
---------- Begin Simulation Statistics ----------
final_tick                               712521526500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75687                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703052                       # Number of bytes of host memory used
host_op_rate                                    75913                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8997.79                       # Real time elapsed on the host
host_tick_rate                               79188511                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   681014408                       # Number of instructions simulated
sim_ops                                     683052022                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.712522                       # Number of seconds simulated
sim_ticks                                712521526500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.186417                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               84992655                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            99772543                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8766839                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        132340388                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          13747774                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       13880621                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          132847                       # Number of indirect misses.
system.cpu0.branchPred.lookups              169849741                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1083932                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018208                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5581253                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151203219                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22723708                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058528                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       77369923                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623623800                       # Number of instructions committed
system.cpu0.commit.committedOps             624643304                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1149446778                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.543430                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.387391                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    869661913     75.66%     75.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    160122873     13.93%     89.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42624888      3.71%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32028763      2.79%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14530504      1.26%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4704979      0.41%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1596259      0.14%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1452891      0.13%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22723708      1.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1149446778                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130055                       # Number of function calls committed.
system.cpu0.commit.int_insts                604939469                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190147275                       # Number of loads committed
system.cpu0.commit.membars                    2037612                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037618      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347108595     55.57%     55.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191165475     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78388989     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624643304                       # Class of committed instruction
system.cpu0.commit.refs                     269554492                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623623800                       # Number of Instructions Simulated
system.cpu0.committedOps                    624643304                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.266206                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.266206                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            248557248                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3193262                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            83410601                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             714492514                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               407509394                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                496876854                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5589884                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9661750                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4602195                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  169849741                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                127257195                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    745786190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3039625                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     732735999                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          634                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17551100                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120183                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408573023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          98740429                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.518472                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1163135575                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630843                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               635148324     54.61%     54.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               394608577     33.93%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                82443949      7.09%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38160315      3.28%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6626121      0.57%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4639667      0.40%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  487417      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018193      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3012      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1163135575                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      250124565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5649962                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               160465431                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.489560                       # Inst execution rate
system.cpu0.iew.exec_refs                   311745340                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  92838348                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              182816013                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            218982271                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021185                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2545882                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            95500363                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          701990656                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            218906992                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4844900                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            691875433                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                745366                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14877958                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5589884                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16930193                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       279807                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16489430                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9228                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9645                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4204837                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     28834996                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     16093135                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9645                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       689153                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4960809                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                303026837                       # num instructions consuming a value
system.cpu0.iew.wb_count                    683794278                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837389                       # average fanout of values written-back
system.cpu0.iew.wb_producers                253751378                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.483842                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     683859245                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               852742237                       # number of integer regfile reads
system.cpu0.int_regfile_writes              436524514                       # number of integer regfile writes
system.cpu0.ipc                              0.441266                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.441266                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038569      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            375344196     53.87%     54.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4406235      0.63%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542711      0.22%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           221107794     31.74%     86.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           92280774     13.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             696720334                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     59                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           55                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2553823                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003665                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 439013     17.19%     17.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4114      0.16%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 430981     16.88%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1468913     57.52%     91.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               210798      8.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             697235529                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2559293710                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    683794223                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        779346845                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 698931573                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                696720334                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059083                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       77347267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           163759                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           555                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19388673                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1163135575                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.599002                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.851361                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          669913721     57.60%     57.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          339598375     29.20%     86.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          121712691     10.46%     97.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20687251      1.78%     99.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7413172      0.64%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1540302      0.13%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1778091      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             323696      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             168276      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1163135575                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.492988                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13067008                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6294184                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           218982271                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           95500363                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    886                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1413260140                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12426957                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              208797204                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399042729                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7641740                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               414256378                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16506718                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                28838                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            877608689                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             710681276                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          456159680                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                494133029                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15897034                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5589884                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             40262165                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                57116883                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       877608633                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         96915                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2909                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18269887                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2898                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1828725312                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1417728791                       # The number of ROB writes
system.cpu0.timesIdled                       12754697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  849                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.050071                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6795789                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9177289                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1006205                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10153539                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            803285                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         948253                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          144968                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12476694                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10170                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017937                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           576174                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114824                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2690905                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054470                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6611535                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57390608                       # Number of instructions committed
system.cpu1.commit.committedOps              58408718                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    251761069                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.232001                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.032220                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    230613626     91.60%     91.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9853340      3.91%     95.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3787434      1.50%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2007556      0.80%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1353763      0.54%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       866033      0.34%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       433499      0.17%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       154913      0.06%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2690905      1.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    251761069                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442939                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55972807                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460807                       # Number of loads committed
system.cpu1.commit.membars                    2035986                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035986      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34547572     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478744     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5604924      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58408718                       # Class of committed instruction
system.cpu1.commit.refs                      21083680                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57390608                       # Number of Instructions Simulated
system.cpu1.committedOps                     58408718                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.421829                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.421829                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            211388488                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               437321                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6389838                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              68073587                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 8916571                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 29485193                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                576509                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               879593                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2612706                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12476694                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8953524                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    241845939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                96962                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      70437902                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2013080                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049165                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10126987                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7599074                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.277564                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         252979467                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.282460                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.738392                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               207909087     82.18%     82.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                29076139     11.49%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9855806      3.90%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3724693      1.47%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1030433      0.41%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  927288      0.37%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  455790      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     222      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           252979467                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         791986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              613588                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11009488                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.247321                       # Inst execution rate
system.cpu1.iew.exec_refs                    22425530                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6804778                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              176642304                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15721305                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018598                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           769118                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7022590                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65011036                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15620752                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           659971                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62762924                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                728400                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4941362                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                576509                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6989170                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        23006                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          748239                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6252                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          418                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1260498                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       399717                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           358                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        80648                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        532940                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36958403                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62374237                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823884                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30449438                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.245789                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62401870                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80014068                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44320025                       # number of integer regfile writes
system.cpu1.ipc                              0.226151                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.226151                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036096      3.21%      3.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38082071     60.04%     63.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248041      0.39%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493589      0.78%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16753550     26.42%     90.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5809535      9.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              1      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63422895                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     17                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 30                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                14                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1914613                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030188                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 256388     13.39%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  6162      0.32%     13.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 418668     21.87%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1096120     57.25%     92.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               137271      7.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63301395                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         381852026                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62374225                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         71613658                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  61956275                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63422895                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054761                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6602317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           112186                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           291                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3093387                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    252979467                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.250704                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.727591                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          213771695     84.50%     84.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25621210     10.13%     94.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8171405      3.23%     97.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2100141      0.83%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2293989      0.91%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             450043      0.18%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             326309      0.13%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             182973      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              61702      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      252979467                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.249921                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6750454                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1123834                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15721305                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7022590                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       253771453                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1171254997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              191709603                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41367267                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7225674                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                10437813                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2621784                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                22622                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             86128905                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67192569                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48048426                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30067036                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10043055                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                576509                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20165821                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6681159                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        86128893                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22685                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               597                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14280953                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           597                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   314090105                       # The number of ROB reads
system.cpu1.rob.rob_writes                  131261856                       # The number of ROB writes
system.cpu1.timesIdled                          40153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11032605                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10164653                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23060987                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              89839                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1661688                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12921665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25783622                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1113626                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       143628                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36205789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6638106                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72387524                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6781734                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11184973                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2214047                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10647823                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              374                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            275                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1735550                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1735549                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11184973                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           580                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38704144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38704144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    968612416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               968612416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              541                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12921752                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12921752    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12921752                       # Request fanout histogram
system.membus.respLayer1.occupancy        66724137331                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         37373680917                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   712521526500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   712521526500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    887640285.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1270256690.595476                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       139000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3474033000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   706308044500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6213482000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    111504764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       111504764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    111504764                       # number of overall hits
system.cpu0.icache.overall_hits::total      111504764                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15752431                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15752431                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15752431                       # number of overall misses
system.cpu0.icache.overall_misses::total     15752431                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 319146184996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 319146184996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 319146184996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 319146184996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    127257195                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    127257195                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    127257195                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    127257195                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.123784                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.123784                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.123784                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.123784                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20260.122707                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20260.122707                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20260.122707                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20260.122707                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2311                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.844828                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14168710                       # number of writebacks
system.cpu0.icache.writebacks::total         14168710                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1583685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1583685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1583685                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1583685                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14168746                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14168746                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14168746                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14168746                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 276081850996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 276081850996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 276081850996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 276081850996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111339                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111339                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111339                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111339                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19485.270679                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19485.270679                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19485.270679                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19485.270679                       # average overall mshr miss latency
system.cpu0.icache.replacements              14168710                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    111504764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      111504764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15752431                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15752431                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 319146184996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 319146184996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    127257195                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    127257195                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.123784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.123784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20260.122707                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20260.122707                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1583685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1583685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14168746                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14168746                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 276081850996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 276081850996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111339                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111339                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19485.270679                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19485.270679                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999928                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          125673384                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14168713                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.869781                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999928                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        268683135                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       268683135                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238614946                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238614946                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238614946                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238614946                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37225197                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37225197                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37225197                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37225197                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1139354510841                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1139354510841                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1139354510841                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1139354510841                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    275840143                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    275840143                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    275840143                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    275840143                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.134952                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.134952                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.134952                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.134952                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30607.078072                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30607.078072                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30607.078072                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30607.078072                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12797747                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        65002                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           673696                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            666                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    18.996323                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    97.600601                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20559493                       # number of writebacks
system.cpu0.dcache.writebacks::total         20559493                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17061349                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17061349                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17061349                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17061349                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     20163848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20163848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     20163848                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20163848                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 473008339680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 473008339680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 473008339680                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 473008339680                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073100                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073100                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073100                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073100                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23458.237717                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23458.237717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23458.237717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23458.237717                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20559493                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    175048252                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      175048252                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22404736                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22404736                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 683430978000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 683430978000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197452988                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197452988                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113469                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113469                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30503.862130                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30503.862130                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7524554                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7524554                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14880182                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14880182                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 339812716000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 339812716000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075361                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075361                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22836.596757                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22836.596757                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63566694                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63566694                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14820461                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14820461                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 455923532841                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 455923532841                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78387155                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78387155                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.189067                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.189067                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30763.114106                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30763.114106                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9536795                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9536795                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5283666                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5283666                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 133195623680                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 133195623680                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.067405                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.067405                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25208.940853                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25208.940853                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1322                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1322                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          588                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          588                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5736000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5736000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.307853                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.307853                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9755.102041                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9755.102041                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          578                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          578                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005236                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005236                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        49700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        49700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1686                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1686                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       750000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       750000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1851                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1851                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089141                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089141                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4545.454545                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4545.454545                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       586000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       586000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089141                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089141                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3551.515152                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3551.515152                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610300                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610300                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407908                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407908                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32666899000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32666899000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400614                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400614                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80083.987076                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80083.987076                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407908                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407908                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32258991000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32258991000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400614                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400614                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79083.987076                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79083.987076                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.973575                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          259800300                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20571472                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.629155                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.973575                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999174                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999174                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        574295728                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       574295728                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12708214                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17638325                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               48482                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              325226                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30720247                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12708214                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17638325                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              48482                       # number of overall hits
system.l2.overall_hits::.cpu1.data             325226                       # number of overall hits
system.l2.overall_hits::total                30720247                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1460528                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2919863                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1071581                       # number of demand (read+write) misses
system.l2.demand_misses::total                5455914                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1460528                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2919863                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3942                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1071581                       # number of overall misses
system.l2.overall_misses::total               5455914                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 118299365500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 268804455562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    357964499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 119500742221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     506962527782                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 118299365500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 268804455562                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    357964499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 119500742221                       # number of overall miss cycles
system.l2.overall_miss_latency::total    506962527782                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14168742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20558188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1396807                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36176161                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14168742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20558188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1396807                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36176161                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.103081                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.142029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.075195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.767165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150815                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.103081                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.142029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.075195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.767165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150815                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80997.670363                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92060.639681                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90807.838407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111518.160756                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92919.816511                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80997.670363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92060.639681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90807.838407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111518.160756                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92919.816511                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             773248                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     24259                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.874686                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7174390                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2214048                       # number of writebacks
system.l2.writebacks::total                   2214048                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         189200                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59971                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              249261                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        189200                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59971                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             249261                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1460460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2730663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1011610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5206653                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1460460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2730663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1011610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7962970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13169623                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 103691376001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 228259289498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    317718499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 104478893996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 436747277994                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 103691376001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 228259289498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    317718499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 104478893996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 730776325631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1167523603625                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.103076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.132826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.074775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.724230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143925                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.103076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.132826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.074775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.724230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.364041                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70999.120826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83591.160644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81050.637500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103279.815340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83882.539895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70999.120826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83591.160644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81050.637500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103279.815340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91771.829560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88652.773403                       # average overall mshr miss latency
system.l2.replacements                       19285677                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6832926                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6832926                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6832926                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6832926                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29224478                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29224478                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29224478                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29224478                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7962970                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7962970                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 730776325631                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 730776325631                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91771.829560                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91771.829560                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 96                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       301000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       361000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.917647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.914286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3858.974359                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3760.416667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1568500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       361000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1929500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.917647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.914286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20108.974359                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20055.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20098.958333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 10166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3388.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        64500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       119500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       184000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20444.444444                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4578396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           125045                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4703441                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1102407                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         729473                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1831880                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 105160010781                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  77890288514                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  183050299295                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5680803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       854518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6535321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.194058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.853666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.280305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95391.276344                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106776.108936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99924.830936                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        74835                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        23779                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            98614                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1027572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       705694                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1733266                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  88870547934                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68541181605                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 157411729539                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.180885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.825839                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.265215                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86485.957124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97125.923708                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90817.987279                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12708214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         48482                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12756696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1460528                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1464470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 118299365500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    357964499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 118657329999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14168742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14221166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.103081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.075195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.102978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80997.670363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90807.838407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81024.076969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1460460                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1464380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 103691376001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    317718499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 104009094500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.103076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.074775                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.102972                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70999.120826                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81050.637500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71026.027739                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     13059929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       200181                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13260110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1817456                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       342108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2159564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 163644444781                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  41610453707                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 205254898488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14877385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       542289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15419674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.122162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.630859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90040.388753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121629.583953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95044.600895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       114365                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        36192                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       150557                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1703091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       305916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2009007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 139388741564                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35937712391                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 175326453955                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.114475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.564120                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130289                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81844.564714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117475.752792                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87270.205607                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           96                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               119                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          527                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          186                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             713                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9070470                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1824476                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10894946                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          623                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          209                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           832                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.845907                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.889952                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.856971                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17211.518027                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9809.010753                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15280.429173                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          104                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          133                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          423                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          157                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          580                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8627952                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3242979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11870931                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.678973                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.751196                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.697115                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20397.049645                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20655.917197                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20467.122414                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999895                       # Cycle average of tags in use
system.l2.tags.total_refs                    79698171                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19285929                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.132452                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.561234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.054244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.569917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.867057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.929586                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.399394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.405150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 597162169                       # Number of tag accesses
system.l2.tags.data_accesses                597162169                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      93469376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     174954560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        250880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      64793600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    493444992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          826913408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     93469376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       250880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      93720256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    141699008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       141699008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1460459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2733665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1012400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7710078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12920522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2214047                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2214047                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        131181126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        245542841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           352102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         90935639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    692533451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1160545159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    131181126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       352102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        131533227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      198869792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198869792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      198869792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       131181126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       245542841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          352102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        90935639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    692533451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1359414951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2016275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1460458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2508211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    988593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7658179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004420428251                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       122736                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       122736                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21510065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1900991                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12920522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2214047                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12920522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2214047                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 301161                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                197772                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            482208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            606426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            555854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            592619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1509193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1691555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            754934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            623335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            571988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            551262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           548373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           817269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           860926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           910152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           474587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1068680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            163012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            163621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            174741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           135693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           140045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86282                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 473781376961                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                63096805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            710394395711                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37544.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56294.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10445624                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1361832                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12920522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2214047                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3590541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1567400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1047585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  814681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  651782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  620858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  586347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  537513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  466962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  400519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 452579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 820312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 402656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 192520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 160963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 134603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 105020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  57875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  86751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 104547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 112733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 116750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 119088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 120820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 122659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 125750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 131404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 124357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 122622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 120634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 118811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 118347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 118305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2828153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.197946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.078370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.160769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       901823     31.89%     31.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       714294     25.26%     57.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       240421      8.50%     65.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       210622      7.45%     73.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       203392      7.19%     80.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       109022      3.85%     84.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        74966      2.65%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        43117      1.52%     88.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       330496     11.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2828153                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       122736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.817046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.390557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    506.884704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       122735    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        122736                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       122736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.427560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.398909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.019602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           100539     81.91%     81.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3429      2.79%     84.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11654      9.50%     94.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4349      3.54%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1733      1.41%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              653      0.53%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              236      0.19%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               94      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               32      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        122736                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              807639104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19274304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               129040192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               826913408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            141699008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1133.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1160.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  712521508500                       # Total gap between requests
system.mem_ctrls.avgGap                      47079.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     93469312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    160525504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       250880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     63269952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    490123456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    129040192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 131181035.973935589194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 225292146.313841938972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 352101.642784542579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88797249.832984521985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 687871787.407674908638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181103569.788077145815                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1460459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2733665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1012400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7710078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2214047                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  43683371728                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 117537321270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    153106230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62522480481                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 486498116002                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17374702456587                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29910.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42996.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39057.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61756.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63098.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7847485.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8497763820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4516660995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         41435112180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4707135000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     56245706400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     309491179740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12984115200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       437877673335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        614.546588                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30954815515                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23792600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 657774110985                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11695284300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6216179640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         48667125360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5817705660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     56245706400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     312712392810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10271514720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       451625908890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.841775                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23646975940                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23792600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 665081950560                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7225881419.753086                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33646650402.352703                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 263182619500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   127225131500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 585296395000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8900155                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8900155                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8900155                       # number of overall hits
system.cpu1.icache.overall_hits::total        8900155                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        53369                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         53369                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        53369                       # number of overall misses
system.cpu1.icache.overall_misses::total        53369                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1056016500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1056016500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1056016500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1056016500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8953524                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8953524                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8953524                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8953524                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005961                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005961                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005961                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005961                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19787.076767                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19787.076767                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19787.076767                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19787.076767                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          308                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52392                       # number of writebacks
system.cpu1.icache.writebacks::total            52392                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          945                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          945                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          945                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          945                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52424                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52424                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52424                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52424                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    977636000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    977636000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    977636000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    977636000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005855                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005855                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005855                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005855                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18648.634213                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18648.634213                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18648.634213                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18648.634213                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52392                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8900155                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8900155                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        53369                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        53369                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1056016500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1056016500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8953524                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8953524                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005961                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005961                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19787.076767                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19787.076767                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          945                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          945                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52424                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52424                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    977636000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    977636000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005855                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005855                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18648.634213                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18648.634213                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984701                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8884648                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52392                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           169.580241                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339460000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984701                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999522                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999522                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17959472                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17959472                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16512474                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16512474                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16512474                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16512474                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3863167                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3863167                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3863167                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3863167                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 376901412183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 376901412183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 376901412183                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 376901412183                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20375641                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20375641                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20375641                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20375641                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189597                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189597                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189597                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189597                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97562.805901                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97562.805901                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97562.805901                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97562.805901                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1423717                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       221593                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            24193                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1502                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.848303                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   147.531957                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1396316                       # number of writebacks
system.cpu1.dcache.writebacks::total          1396316                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2883283                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2883283                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2883283                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2883283                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       979884                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       979884                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       979884                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       979884                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  89479181313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  89479181313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  89479181313                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  89479181313                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048091                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048091                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048091                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91316.095898                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91316.095898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91316.095898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91316.095898                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1396316                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12586941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12586941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2184206                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2184206                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 194871748000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 194871748000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14771147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14771147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.147870                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.147870                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89218.575537                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89218.575537                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1641608                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1641608                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       542598                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       542598                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  44988039500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  44988039500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82912.284048                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82912.284048                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3925533                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3925533                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1678961                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1678961                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 182029664183                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 182029664183                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604494                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604494                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.299574                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.299574                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108418.041981                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108418.041981                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1241675                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1241675                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       437286                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       437286                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44491141813                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44491141813                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.078024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101743.805686                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101743.805686                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5677000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5677000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.312500                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.312500                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39151.724138                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39151.724138                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        51000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        51000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010776                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010776                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        10200                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10200                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       631500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       631500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.255708                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.255708                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5638.392857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5638.392857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       519500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       519500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.255708                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.255708                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4638.392857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4638.392857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588621                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588621                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429316                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429316                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36979387500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36979387500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017937                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017937                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421751                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421751                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86135.591266                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86135.591266                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  36550071500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  36550071500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421751                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421751                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85135.591266                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85135.591266                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.992820                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18509298                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1409060                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.135919                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339471500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.992820                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.937276                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.937276                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44198049                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44198049                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 712521526500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29641596                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9046974                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29343965                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17071629                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13615612                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             379                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           276                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            655                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6559334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6559333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14221170                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15420427                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          832                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          832                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42506197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     61690316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       157240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4202667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108556420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1813596864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2631531072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6708224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    178759296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4630595456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32926604                       # Total snoops (count)
system.tol2bus.snoopTraffic                 143284672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         69107753                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.116683                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.327455                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61187757     88.54%     88.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7776331     11.25%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 143647      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           69107753                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72374543182                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30859710761                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21429580367                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2114342389                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          78653964                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1357934113500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148629                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720084                       # Number of bytes of host memory used
host_op_rate                                   149348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6201.84                       # Real time elapsed on the host
host_tick_rate                              104067944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   921771447                       # Number of instructions simulated
sim_ops                                     926230510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.645413                       # Number of seconds simulated
sim_ticks                                645412587000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.273954                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15158943                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17369378                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2710233                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         30159284                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            842978                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1043488                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          200510                       # Number of indirect misses.
system.cpu0.branchPred.lookups               34756557                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       129074                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        179589                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2178399                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19476764                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5711039                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2616649                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       49144921                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           107170967                       # Number of instructions committed
system.cpu0.commit.committedOps             108312784                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    604454642                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.179191                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.938076                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    566635353     93.74%     93.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     18389573      3.04%     96.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4653047      0.77%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5465894      0.90%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1396414      0.23%     98.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       762731      0.13%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       952325      0.16%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       488266      0.08%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5711039      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    604454642                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     21380                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1718178                       # Number of function calls committed.
system.cpu0.commit.int_insts                105228062                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34107822                       # Number of loads committed
system.cpu0.commit.membars                    1772922                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1777824      1.64%      1.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62641528     57.83%     59.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1098762      1.01%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          493165      0.46%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3268      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          9805      0.01%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1634      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1668      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       34284089     31.65%     92.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       7996036      7.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3322      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1667      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        108312784                       # Class of committed instruction
system.cpu0.commit.refs                      42285114                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  107170967                       # Number of Instructions Simulated
system.cpu0.committedOps                    108312784                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.233972                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.233972                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            463386966                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               539424                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12577392                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             168064631                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                80510025                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 61622628                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2216035                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1174290                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4736906                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   34756557                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13000408                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    519221642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               735710                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         4323                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     199822998                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                2571                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        11942                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5499122                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039387                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          90482521                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16001921                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.226443                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         612472560                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.329658                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.869143                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               497643013     81.25%     81.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                73420879     11.99%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                15348655      2.51%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11960658      1.95%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11637470      1.90%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1272129      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  225416      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   71276      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  893064      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           612472560                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    18411                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   13359                       # number of floating regfile writes
system.cpu0.idleCycles                      269970146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2342514                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23078711                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.166803                       # Inst execution rate
system.cpu0.iew.exec_refs                    65699415                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8857127                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16070099                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             53083025                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1155494                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           525347                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9496630                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          156355040                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             56842288                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1541099                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            147194167                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                159489                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            144548133                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2216035                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            144513242                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2224023                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          288280                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3738                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3111                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          321                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18975203                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1319349                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3111                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       996970                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1345544                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                104223826                       # num instructions consuming a value
system.cpu0.iew.wb_count                    134397544                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.780263                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 81322023                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152302                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     134790234                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               188805758                       # number of integer regfile reads
system.cpu0.int_regfile_writes              103072709                       # number of integer regfile writes
system.cpu0.ipc                              0.121448                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.121448                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816130      1.22%      1.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78167374     52.55%     53.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1656799      1.11%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               493531      0.33%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 45      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3268      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               9805      0.01%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             55      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1634      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1668      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            57830182     38.88%     94.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8749414      5.88%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3596      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1764      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             148735265                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  21857                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              43697                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        21643                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             22454                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1835726                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012342                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 475810     25.92%     25.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2115      0.12%     26.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     19      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     26.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1249696     68.08%     94.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               108064      5.89%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             148733004                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         912244043                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    134375901                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        204377070                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 152919886                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                148735265                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3435154                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       48042340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           508923                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        818505                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27955741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    612472560                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.242844                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.752347                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          529100366     86.39%     86.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           47989804      7.84%     94.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           19075924      3.11%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7853859      1.28%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5252330      0.86%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1766131      0.29%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1028702      0.17%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             223703      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             181741      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      612472560                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.168549                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3006161                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          557228                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            53083025                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9496630                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  60474                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 16391                       # number of misc regfile writes
system.cpu0.numCycles                       882442706                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   408382884                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              164128144                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             80626923                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2502580                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                84309777                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             120747247                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               178974                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            209718725                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             160182325                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          123112876                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 62034694                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2343983                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2216035                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            124855090                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42486021                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            18483                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       209700242                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     174928820                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            971906                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25607242                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        987635                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   755886968                       # The number of ROB reads
system.cpu0.rob.rob_writes                  322941341                       # The number of ROB writes
system.cpu0.timesIdled                        3183805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                35824                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.875510                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16729607                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19945759                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2926879                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33677178                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1433255                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1701721                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          268466                       # Number of indirect misses.
system.cpu1.branchPred.lookups               39417533                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       230566                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        163399                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2384106                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  24765598                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6695305                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2907592                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       47091230                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           133586072                       # Number of instructions committed
system.cpu1.commit.committedOps             134865704                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    669636746                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.201401                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.975842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    620611224     92.68%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24247731      3.62%     96.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6967049      1.04%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6350468      0.95%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2057473      0.31%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       969911      0.14%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1172511      0.18%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       565074      0.08%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6695305      1.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    669636746                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    104256                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2703996                       # Number of function calls committed.
system.cpu1.commit.int_insts                131371317                       # Number of committed integer instructions.
system.cpu1.commit.loads                     39850950                       # Number of loads committed
system.cpu1.commit.membars                    1963263                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1987311      1.47%      1.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        79712287     59.10%     60.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1294904      0.96%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          622788      0.46%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16032      0.01%     62.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         48096      0.04%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8016      0.01%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8016      0.01%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       39998285     29.66%     91.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      11145873      8.26%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16064      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8032      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        134865704                       # Class of committed instruction
system.cpu1.commit.refs                      51168254                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  133586072                       # Number of Instructions Simulated
system.cpu1.committedOps                    134865704                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.944925                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.944925                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            482666380                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               551072                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            14361032                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             193039920                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               113307934                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 74281074                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2447591                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1085068                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4845235                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   39417533                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16341682                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    547610311                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               907615                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         8356                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     224136409                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1994                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         8687                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5983480                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037140                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         126927126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18162862                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.211184                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         677548214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.334017                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.879647                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               548912304     81.01%     81.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                82165602     12.13%     93.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                18097844      2.67%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12908159      1.91%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                12181541      1.80%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1642876      0.24%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  350277      0.05%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  132523      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1157088      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           677548214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    88470                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   64285                       # number of floating regfile writes
system.cpu1.idleCycles                      383783140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2532653                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                28199139                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.162402                       # Inst execution rate
system.cpu1.iew.exec_refs                    74010102                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11953346                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15230470                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             58062251                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1276978                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           689120                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12612868                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          180919841                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             62056756                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1683418                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            172362155                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                156861                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            142752113                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2447591                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            142728869                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2210335                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          702875                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4694                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4038                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          284                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     18211301                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1295564                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4038                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1122410                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1410243                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                115874844                       # num instructions consuming a value
system.cpu1.iew.wb_count                    159618812                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.780464                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 90436182                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.150395                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     160056938                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               222035781                       # number of integer regfile reads
system.cpu1.int_regfile_writes              120391230                       # number of integer regfile writes
system.cpu1.ipc                              0.125867                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125867                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2050383      1.18%      1.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             94571883     54.34%     55.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1769791      1.02%     56.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               624287      0.36%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 16      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16032      0.01%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              48096      0.03%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             63      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8016      0.00%     56.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8016      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            63050134     36.23%     93.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11874509      6.82%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16233      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8114      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             174045573                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 104595                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             209181                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       104437                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            104960                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2102014                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012077                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 519468     24.71%     24.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5609      0.27%     24.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    197      0.01%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1381743     65.73%     90.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               194988      9.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                9      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             173992609                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1027992974                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    159514375                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        226871775                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 177144126                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                174045573                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3775715                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46054137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           460781                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        868123                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26866971                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    677548214                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.256876                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.766777                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          578707824     85.41%     85.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           57945433      8.55%     93.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22290741      3.29%     97.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8939834      1.32%     98.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5963876      0.88%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2053738      0.30%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1166510      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             266162      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             214096      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      677548214                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.163988                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3219790                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          602749                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            58062251                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12612868                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 181664                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 80160                       # number of misc regfile writes
system.cpu1.numCycles                      1061331354                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   229411408                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              161001071                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             99086130                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2614392                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               117299372                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             119563866                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               142289                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            242259997                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             185021734                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          139983427                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 74641073                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2385969                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2447591                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            123837457                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                40897297                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            88507                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       242171490                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     198321650                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1087864                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26397754                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1104929                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   844318315                       # The number of ROB reads
system.cpu1.rob.rob_writes                  371829199                       # The number of ROB writes
system.cpu1.timesIdled                        4637407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20617329                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1542918                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23125029                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                833621                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     33460859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      65156325                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2753359                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1997976                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23391047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     18877593                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     46983476                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       20875569                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           31625646                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4242091                       # Transaction distribution
system.membus.trans_dist::WritebackClean           91                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27478373                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           147268                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          79534                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1573389                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1567773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      31625646                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          9925                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     98349736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               98349736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2395878464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2395878464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           182699                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          33435762                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33435762    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33435762                       # Request fanout histogram
system.membus.respLayer1.occupancy       173635404224                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         89943724294                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   645412587000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   645412587000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23626                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11813                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17285816.346398                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   35054551.547894                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11813    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    868137000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11813                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   441215238500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 204197348500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9803055                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9803055                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9803055                       # number of overall hits
system.cpu0.icache.overall_hits::total        9803055                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3197347                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3197347                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3197347                       # number of overall misses
system.cpu0.icache.overall_misses::total      3197347                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 210025882452                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 210025882452                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 210025882452                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 210025882452                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13000402                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13000402                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13000402                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13000402                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.245942                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.245942                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.245942                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.245942                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65687.547348                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65687.547348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65687.547348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65687.547348                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       165218                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2287                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    72.242239                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2956805                       # number of writebacks
system.cpu0.icache.writebacks::total          2956805                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       239246                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       239246                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       239246                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       239246                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2958101                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2958101                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2958101                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2958101                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 192791236466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 192791236466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 192791236466                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 192791236466                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.227539                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.227539                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.227539                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.227539                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65173.987117                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65173.987117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65173.987117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65173.987117                       # average overall mshr miss latency
system.cpu0.icache.replacements               2956805                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9803055                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9803055                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3197347                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3197347                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 210025882452                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 210025882452                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13000402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13000402                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.245942                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.245942                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65687.547348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65687.547348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       239246                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       239246                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2958101                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2958101                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 192791236466                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 192791236466                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.227539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.227539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65173.987117                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65173.987117                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.990210                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12761281                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2958133                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.313965                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.990210                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28958905                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28958905                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     36910812                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        36910812                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     36910812                       # number of overall hits
system.cpu0.dcache.overall_hits::total       36910812                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16868641                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16868641                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16868641                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16868641                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1403403993337                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1403403993337                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1403403993337                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1403403993337                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     53779453                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     53779453                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     53779453                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     53779453                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.313663                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.313663                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.313663                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.313663                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83196.031816                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83196.031816                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83196.031816                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83196.031816                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    157149164                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        44434                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2488768                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            659                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.143356                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.426404                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7628847                       # number of writebacks
system.cpu0.dcache.writebacks::total          7628847                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9076321                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9076321                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9076321                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9076321                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      7792320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      7792320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      7792320                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      7792320                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 719199799938                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 719199799938                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 719199799938                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 719199799938                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.144894                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.144894                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.144894                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.144894                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92295.978597                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92295.978597                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92295.978597                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92295.978597                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7628727                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     31911503                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31911503                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     14493658                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     14493658                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1232372884000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1232372884000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46405161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46405161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.312329                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.312329                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85028.423052                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85028.423052                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7626979                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7626979                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6866679                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6866679                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 642431473500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 642431473500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147972                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147972                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93557.813537                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93557.813537                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4999309                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4999309                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2374983                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2374983                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 171031109337                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 171031109337                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7374292                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7374292                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.322063                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.322063                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72013.614134                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72013.614134                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1449342                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1449342                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       925641                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       925641                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  76768326438                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  76768326438                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125523                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125523                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82935.313408                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82935.313408                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       606879                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       606879                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        51340                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        51340                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2327446000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2327446000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       658219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       658219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.077998                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.077998                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45333.969614                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45333.969614                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        40249                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        40249                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        11091                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11091                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    260253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    260253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016850                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016850                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23465.242088                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23465.242088                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       581238                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       581238                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        41614                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        41614                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    357708000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    357708000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       622852                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       622852                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.066812                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.066812                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8595.857163                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8595.857163                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        41493                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        41493                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    316247000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    316247000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.066618                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.066618                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7621.695226                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7621.695226                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       581000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       581000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       549000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       549000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       123379                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         123379                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        56210                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        56210                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    953666828                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    953666828                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       179589                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       179589                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.312992                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.312992                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16966.141754                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16966.141754                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        56206                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        56206                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    897430828                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    897430828                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.312970                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.312970                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15966.815429                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15966.815429                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.763521                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           46153416                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7773899                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.936971                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.763521                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992610                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992610                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        118254093                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       118254093                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1081409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              971541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1670629                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1178470                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4902049                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1081409                       # number of overall hits
system.l2.overall_hits::.cpu0.data             971541                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1670629                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1178470                       # number of overall hits
system.l2.overall_hits::total                 4902049                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1876333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6632124                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2727199                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7000722                       # number of demand (read+write) misses
system.l2.demand_misses::total               18236378                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1876333                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6632124                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2727199                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7000722                       # number of overall misses
system.l2.overall_misses::total              18236378                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 176114926995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 694148191443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 247223252494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 724869960441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1842356331373                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 176114926995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 694148191443                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 247223252494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 724869960441                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1842356331373                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2957742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7603665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4397828                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8179192                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23138427                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2957742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7603665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4397828                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8179192                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23138427                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.634380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.872227                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.620124                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.855919                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.788143                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.634380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.872227                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.620124                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.855919                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.788143                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93861.231985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104664.537551                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90650.976513                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103542.171856                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101026.439097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93861.231985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104664.537551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90650.976513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103542.171856                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101026.439097                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              24573                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       783                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.383142                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  14290249                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4242071                       # number of writebacks
system.l2.writebacks::total                   4242071                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          16452                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         335824                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          28751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         398198                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              779225                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         16452                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        335824                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         28751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        398198                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             779225                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1859881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6296300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2698448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6602524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17457153                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1859881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6296300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2698448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6602524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     17810125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         35267278                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 156516766564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 608206903649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 218501864038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 632482594564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1615708128815                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 156516766564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 608206903649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 218501864038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 632482594564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1269073811901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2884781940716                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.628818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.828061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.613587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.807234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.754466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.628818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.828061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.613587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.807234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.524186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84154.183286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96597.510228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80973.160883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95794.062174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92552.785028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84154.183286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96597.510228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80973.160883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95794.062174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71255.749856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81797.691920                       # average overall mshr miss latency
system.l2.replacements                       49728445                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4744859                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4744859                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           19                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             19                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4744878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4744878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           19                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           19                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16364431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16364431                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           91                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             91                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16364522                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16364522                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           91                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           91                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     17810125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       17810125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1269073811901                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1269073811901                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71255.749856                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71255.749856                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            5161                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1170                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6331                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         24402                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13190                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              37592                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     83844500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     64466500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    148311000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        29563                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        14360                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            43923                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.825424                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.918524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.855861                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3435.968363                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4887.528431                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3945.280911                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          103                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           75                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             178                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        24299                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13115                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         37414                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    493266498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    265992494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    759258992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.821940                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.913301                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.851809                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20299.868225                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20281.547388                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20293.446090                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4043                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           855                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4898                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         5140                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         6201                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            11341                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     28710000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     18792500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     47502500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         9183                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         7056                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          16239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.559730                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.878827                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.698380                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5585.603113                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3030.559587                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4188.563619                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          101                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           52                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           153                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         5039                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         6149                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        11188                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    105222948                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    124968486                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    230191434                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.548731                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.871457                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.688959                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20881.712244                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20323.383640                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20574.851090                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           100007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           157945                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                257952                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         774012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         917910                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1691922                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  73899190472                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  85077282471                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  158976472943                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       874019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1075855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1949874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.885578                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.853191                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.867708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95475.510033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92685.865140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93962.057910                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        56430                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        70935                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           127365                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       717582                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       846975                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1564557                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  62542553491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  71718631991                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 134261185482                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.821014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.787258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.802389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87157.361097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 84676.208850                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85814.186049                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1081409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1670629                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2752038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1876333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2727199                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4603532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 176114926995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 247223252494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 423338179489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2957742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4397828                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7355570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.634380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.620124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.625857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93861.231985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90650.976513                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91959.430170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        16452                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        28751                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         45203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1859881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2698448                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4558329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 156516766564                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 218501864038                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 375018630602                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.628818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.613587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.619711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84154.183286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80973.160883                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82271.075783                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       871534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1020525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1892059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5858112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6082812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11940924                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 620249000971                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 639792677970                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1260041678941                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6729646                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7103337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13832983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.870493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.856332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.863221                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105878.651854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105180.412936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105522.962791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       279394                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       327263                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       606657                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5578718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5755549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11334267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 545664350158                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 560763962573                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1106428312731                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.828976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.810260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.819365                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97811.782233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97430.143080                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97617.985595                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1380                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1328                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2708                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3890                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6459                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           10349                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17356000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     12365999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     29721999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         5270                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         7787                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         13057                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.738140                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.829459                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.792602                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  4461.696658                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1914.537699                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  2871.968209                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          267                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          189                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          456                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         3623                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         6270                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         9893                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     70223972                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    121823490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    192047462                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.687476                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.805188                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.757678                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19382.824179                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19429.583732                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19412.459517                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999557                       # Cycle average of tags in use
system.l2.tags.total_refs                    59225533                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  49731641                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.190902                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.273657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.950437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.994689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.587216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.184956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.008602                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.316776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.030476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.062417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.040425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.065390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.484509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 404302225                       # Number of tag accesses
system.l2.tags.data_accesses                404302225                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     119035072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     404252736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     172711360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     424219584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1004160064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2124378816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    119035072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    172711360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     291746432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    271493824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       271493824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1859923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6316449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2698615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6628431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15690001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            33193419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4242091                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4242091                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        184432523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        626347772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        267598376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        657284336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1555842083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3291505091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    184432523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    267598376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        452030899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      420651579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            420651579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      420651579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       184432523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       626347772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       267598376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       657284336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1555842083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3712156670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4064981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1859872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6055054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2698588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6351723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  15490384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000270771750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       251767                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       251767                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            54928947                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3828451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    33193419                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4242182                       # Number of write requests accepted
system.mem_ctrls.readBursts                  33193419                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4242182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 737798                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                177201                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            882916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            877155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2468456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1241628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1426957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4756781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3658587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3442048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1920822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2186117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1917410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3184896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1595313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1339577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           825352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           731606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            218029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            251307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            332584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            275848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            209677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            273659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            357858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            297728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            213048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            267414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           431330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           394314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            97219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           117353                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1065210039124                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               162278105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1673752932874                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32820.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51570.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 23364137                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2698777                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              33193419                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4242182                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5120412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5440500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4534120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4003727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3384264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2831958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2227733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1672085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1160731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  795726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 519533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 340068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 201190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 111872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  59789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  29978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  14216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 129445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 205117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 241350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 256094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 260848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 262300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 262811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 263476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 265247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 268576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 260365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 258518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 256811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 255575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 254614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 254901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     16                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10457676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.502452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.883099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.374217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2476027     23.68%     23.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5035347     48.15%     71.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1225774     11.72%     83.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       586556      5.61%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       318639      3.05%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       202130      1.93%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       143063      1.37%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       100692      0.96%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       369448      3.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10457676                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       251767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.911005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    102.844904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.274119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6900      2.74%      2.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         54885     21.80%     24.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         58114     23.08%     47.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        38103     15.13%     62.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        26739     10.62%     73.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        18554      7.37%     80.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        13501      5.36%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         9691      3.85%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         7385      2.93%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         5310      2.11%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         3870      1.54%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         2813      1.12%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1943      0.77%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447         1352      0.54%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          895      0.36%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          615      0.24%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          407      0.16%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          269      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607          163      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639          111      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           63      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           34      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           25      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        251767                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       251767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.145790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.136505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.574467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           233900     92.90%     92.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4371      1.74%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9483      3.77%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2965      1.18%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              830      0.33%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              167      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               40      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        251767                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2077159744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                47219072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               260158528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2124378816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            271499648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3218.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       403.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3291.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    420.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  645412514500                       # Total gap between requests
system.mem_ctrls.avgGap                      17240.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    119031808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    387523456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    172709632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    406510272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    991384576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    260158528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 184427466.085349202156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 600427484.380622982979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 267595698.439640104771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 629845590.538506150246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1536047787.056870460510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 403088711.376495003700                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1859923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6316449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2698615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6628431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15690001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4242182                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  79144558259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 347658579411                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 106583664825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 359268005588                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 781098124791                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16043070594800                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42552.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55040.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39495.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54201.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49783.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3781796.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          35151769380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18683597130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         97825804020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9648058140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50948124240.001137                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     289747792770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3840291840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       505845437520.009583                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        783.755148                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7571161164                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21551660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 616289765836                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          39516094380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          21003283290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        133907329920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11571121800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50948124240.001137                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     291985050180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1956285600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       550887289410.009521                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        853.542835                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2634508537                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21551660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 621226418463                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33536                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16769                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6843301.657821                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28328189.642373                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16769    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    703877000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16769                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   530657261500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 114755325500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11664983                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11664983                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11664983                       # number of overall hits
system.cpu1.icache.overall_hits::total       11664983                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4676697                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4676697                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4676697                       # number of overall misses
system.cpu1.icache.overall_misses::total      4676697                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 291980350965                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 291980350965                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 291980350965                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 291980350965                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16341680                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16341680                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16341680                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16341680                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.286182                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.286182                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.286182                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.286182                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62433.027191                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62433.027191                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62433.027191                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62433.027191                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       522768                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             5073                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   103.049083                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4397035                       # number of writebacks
system.cpu1.icache.writebacks::total          4397035                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       278608                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       278608                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       278608                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       278608                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4398089                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4398089                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4398089                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4398089                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 272505554969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 272505554969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 272505554969                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 272505554969                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.269133                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.269133                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.269133                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.269133                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61959.991025                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61959.991025                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61959.991025                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61959.991025                       # average overall mshr miss latency
system.cpu1.icache.replacements               4397035                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11664983                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11664983                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4676697                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4676697                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 291980350965                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 291980350965                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16341680                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16341680                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.286182                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.286182                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62433.027191                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62433.027191                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       278608                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       278608                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4398089                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4398089                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 272505554969                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 272505554969                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.269133                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.269133                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61959.991025                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61959.991025                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990395                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16131003                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4398121                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.667703                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990395                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999700                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999700                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37081449                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37081449                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43335264                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43335264                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43335264                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43335264                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18259744                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18259744                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18259744                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18259744                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1470288102648                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1470288102648                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1470288102648                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1470288102648                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     61595008                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     61595008                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     61595008                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     61595008                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.296448                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.296448                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.296448                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.296448                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80520.740195                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80520.740195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80520.740195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80520.740195                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    156125133                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        57144                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2472572                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            818                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.142806                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.858191                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8245400                       # number of writebacks
system.cpu1.dcache.writebacks::total          8245400                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9889507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9889507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9889507                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9889507                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8370237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8370237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8370237                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8370237                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 751595379978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 751595379978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 751595379978                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 751595379978                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.135891                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.135891                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.135891                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.135891                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89793.799145                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89793.799145                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89793.799145                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89793.799145                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8245398                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     35854813                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       35854813                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15281802                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15281802                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1271746992500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1271746992500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     51136615                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     51136615                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.298843                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.298843                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83219.700955                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83219.700955                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8049874                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8049874                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7231928                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7231928                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 662077000000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 662077000000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141424                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141424                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91549.169184                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91549.169184                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7480451                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7480451                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2977942                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2977942                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 198541110148                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 198541110148                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10458393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10458393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.284742                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.284742                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66670.576575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66670.576575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1839633                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1839633                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1138309                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1138309                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  89518379978                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  89518379978                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.108842                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.108842                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78641.546345                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78641.546345                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       665469                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       665469                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        74094                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        74094                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4217693000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4217693000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       739563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       739563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.100186                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100186                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 56923.543067                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 56923.543067                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        37273                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        37273                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        36821                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        36821                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2640084500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2640084500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.049788                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.049788                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71700.510578                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71700.510578                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       650395                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       650395                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        43128                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        43128                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    359956500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    359956500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       693523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       693523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.062187                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.062187                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8346.236784                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8346.236784                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        43107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        43107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    316951500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    316951500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.062157                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.062157                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7352.668940                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7352.668940                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       976500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       976500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       874500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       874500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       115695                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         115695                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        47704                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        47704                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    545422475                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    545422475                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       163399                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       163399                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.291948                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.291948                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11433.474656                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11433.474656                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          186                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          186                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        47518                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        47518                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    491760475                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    491760475                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.290810                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.290810                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10348.930405                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10348.930405                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.752131                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53290428                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8387743                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.353369                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.752131                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992254                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992254                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        134770700                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       134770700                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 645412587000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21502623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8986949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18483149                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        45486394                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         24363357                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              77                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          152779                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         84466                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         237245                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          134                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2002078                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2002079                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7356189                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14146433                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        13057                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        13057                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8872648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     23177750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13192952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24951538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70194888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    378531072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    974881984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    562871232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1051173824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2967458112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        74635389                       # Total snoops (count)
system.tol2bus.snoopTraffic                 294947520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97847115                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.265088                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.490528                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               74067936     75.70%     75.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1               21702016     22.18%     97.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1995374      2.04%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  81789      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97847115                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46720328627                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11729394828                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4443113036                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12639687338                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6603443346                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           115524                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
