{"top":"global.PISO",
"namespaces":{
  "global":{
    "modules":{
      "DFF_init0_has_ceFalse_has_resetFalse":{
        "type":["Record",{
          "I":"BitIn",
          "O":"Bit",
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "inst0":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",1]},
            "modargs":{"init":[["BitVector",1],0]}
          }
        },
        "connections":[
          ["inst0.clk","self.CLK"],
          ["self.I","inst0.in.0"],
          ["self.O","inst0.out.0"]
        ]
      },
      "PISO":{
        "type":["Record",{
          "O":"Bit",
          "SI":"BitIn",
          "PI":["Array",10,"BitIn"],
          "LOAD":"BitIn",
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "inst0":{
            "modref":"global.__silica_BufferPISO"
          },
          "inst1":{
            "modref":"global.Register10"
          },
          "inst2":{
            "modref":"corebit.not"
          },
          "inst3":{
            "modref":"global.SilicaOneHotMux210"
          },
          "inst4":{
            "modref":"global.SilicaOneHotMux2None"
          }
        },
        "connections":[
          ["inst0.O","inst3.S"],
          ["inst0.O","inst4.S"],
          ["inst1.CLK","self.CLK"],
          ["inst1.I","inst3.O"],
          ["inst2.in","self.LOAD"],
          ["inst2.out","inst0.I.1"],
          ["inst3.I0","self.PI"],
          ["inst4.I0","inst1.O.9"],
          ["inst4.I1","inst1.O.9"],
          ["inst4.O","self.O"],
          ["self.LOAD","inst0.I.0"],
          ["self.SI","inst3.I1.0"],
          ["inst1.O.0","inst3.I1.1"],
          ["inst1.O.1","inst3.I1.2"],
          ["inst1.O.2","inst3.I1.3"],
          ["inst1.O.3","inst3.I1.4"],
          ["inst1.O.4","inst3.I1.5"],
          ["inst1.O.5","inst3.I1.6"],
          ["inst1.O.6","inst3.I1.7"],
          ["inst1.O.7","inst3.I1.8"],
          ["inst1.O.8","inst3.I1.9"]
        ]
      },
      "Register10":{
        "type":["Record",{
          "I":["Array",10,"BitIn"],
          "O":["Array",10,"Bit"],
          "CLK":["Named","coreir.clkIn"]
        }],
        "instances":{
          "inst0":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst1":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst2":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst3":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst4":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst5":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst6":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst7":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst8":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          },
          "inst9":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse"
          }
        },
        "connections":[
          ["inst0.CLK","self.CLK"],
          ["inst0.I","self.I.0"],
          ["inst0.O","self.O.0"],
          ["inst1.CLK","self.CLK"],
          ["inst1.I","self.I.1"],
          ["inst1.O","self.O.1"],
          ["inst2.CLK","self.CLK"],
          ["inst2.I","self.I.2"],
          ["inst2.O","self.O.2"],
          ["inst3.CLK","self.CLK"],
          ["inst3.I","self.I.3"],
          ["inst3.O","self.O.3"],
          ["inst4.CLK","self.CLK"],
          ["inst4.I","self.I.4"],
          ["inst4.O","self.O.4"],
          ["inst5.CLK","self.CLK"],
          ["inst5.I","self.I.5"],
          ["inst5.O","self.O.5"],
          ["inst6.CLK","self.CLK"],
          ["inst6.I","self.I.6"],
          ["inst6.O","self.O.6"],
          ["inst7.CLK","self.CLK"],
          ["inst7.I","self.I.7"],
          ["inst7.O","self.O.7"],
          ["inst8.CLK","self.CLK"],
          ["inst8.I","self.I.8"],
          ["inst8.O","self.O.8"],
          ["inst9.CLK","self.CLK"],
          ["inst9.I","self.I.9"],
          ["inst9.O","self.O.9"]
        ]
      },
      "SilicaOneHotMux210":{
        "type":["Record",{
          "I0":["Array",10,"BitIn"],
          "I1":["Array",10,"BitIn"],
          "S":["Array",2,"BitIn"],
          "O":["Array",10,"Bit"]
        }],
        "instances":{
          "inst0":{
            "modref":"global.or10_wrapped"
          },
          "inst1":{
            "modref":"global.and10_wrapped"
          },
          "inst2":{
            "modref":"global.and10_wrapped"
          }
        },
        "connections":[
          ["inst0.I0","inst1.O"],
          ["inst0.I1","inst2.O"],
          ["inst0.O","self.O"],
          ["inst1.I0","self.I0"],
          ["inst2.I0","self.I1"],
          ["inst1.I1.0","self.S.0"],
          ["inst1.I1.1","self.S.0"],
          ["inst1.I1.2","self.S.0"],
          ["inst1.I1.3","self.S.0"],
          ["inst1.I1.4","self.S.0"],
          ["inst1.I1.5","self.S.0"],
          ["inst1.I1.6","self.S.0"],
          ["inst1.I1.7","self.S.0"],
          ["inst1.I1.8","self.S.0"],
          ["inst1.I1.9","self.S.0"],
          ["inst2.I1.0","self.S.1"],
          ["inst2.I1.1","self.S.1"],
          ["inst2.I1.2","self.S.1"],
          ["inst2.I1.3","self.S.1"],
          ["inst2.I1.4","self.S.1"],
          ["inst2.I1.5","self.S.1"],
          ["inst2.I1.6","self.S.1"],
          ["inst2.I1.7","self.S.1"],
          ["inst2.I1.8","self.S.1"],
          ["inst2.I1.9","self.S.1"]
        ]
      },
      "SilicaOneHotMux2None":{
        "type":["Record",{
          "I0":"BitIn",
          "I1":"BitIn",
          "S":["Array",2,"BitIn"],
          "O":"Bit"
        }],
        "instances":{
          "inst0":{
            "modref":"global.or_wrapped"
          },
          "inst1":{
            "modref":"global.and_wrapped"
          },
          "inst2":{
            "modref":"global.and_wrapped"
          }
        },
        "connections":[
          ["inst0.I0","inst1.O"],
          ["inst0.I1","inst2.O"],
          ["inst0.O","self.O"],
          ["inst1.I0","self.I0"],
          ["inst1.I1","self.S.0"],
          ["inst2.I0","self.I1"],
          ["inst2.I1","self.S.1"]
        ]
      },
      "__silica_BufferPISO":{
        "type":["Record",{
          "I":["Array",2,"BitIn"],
          "O":["Array",2,"Bit"]
        }],
        "connections":[
          ["self.I","self.O"]
        ]
      },
      "and10_wrapped":{
        "type":["Record",{
          "I0":["Array",10,"BitIn"],
          "I1":["Array",10,"BitIn"],
          "O":["Array",10,"Bit"]
        }],
        "instances":{
          "inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",10]}
          }
        },
        "connections":[
          ["inst0.in0","self.I0"],
          ["inst0.in1","self.I1"],
          ["inst0.out","self.O"]
        ]
      },
      "and_wrapped":{
        "type":["Record",{
          "I0":"BitIn",
          "I1":"BitIn",
          "O":"Bit"
        }],
        "instances":{
          "inst0":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["inst0.in0","self.I0"],
          ["inst0.in1","self.I1"],
          ["inst0.out","self.O"]
        ]
      },
      "or10_wrapped":{
        "type":["Record",{
          "I0":["Array",10,"BitIn"],
          "I1":["Array",10,"BitIn"],
          "O":["Array",10,"Bit"]
        }],
        "instances":{
          "inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",10]}
          }
        },
        "connections":[
          ["inst0.in0","self.I0"],
          ["inst0.in1","self.I1"],
          ["inst0.out","self.O"]
        ]
      },
      "or_wrapped":{
        "type":["Record",{
          "I0":"BitIn",
          "I1":"BitIn",
          "O":"Bit"
        }],
        "instances":{
          "inst0":{
            "modref":"corebit.or"
          }
        },
        "connections":[
          ["inst0.in0","self.I0"],
          ["inst0.in1","self.I1"],
          ["inst0.out","self.O"]
        ]
      }
    }
  }
}
}