<profile>

<section name = "Vivado HLS Report for 'kernel_matrix'" level="0">
<item name = "Date">Tue Jun 11 15:42:17 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">asymmetric_axi_transfer</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">7.684</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_1">?, ?, 1571, -, -, ?, no</column>
<column name=" + LOOP_2">1568, 1568, 2, -, -, 784, no</column>
<column name="- LOOP_3">1568, 1568, 2, -, -, 784, no</column>
<column name="- LOOP_4">?, ?, 14128, -, -, ?, no</column>
<column name=" + LOOP_5">1568, 1568, 2, -, -, 784, no</column>
<column name=" + LOOP_7">12544, 12544, 16, -, -, 784, no</column>
<column name="- LOOP_6">?, ?, 3, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 530</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 12, 737, 1803</column>
<column name="Memory">5, -, 32, 39200</column>
<column name="Multiplexer">-, -, -, 604</column>
<column name="Register">-, -, 1111, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 5, 1, 79</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="kernel_matrix_CONTROL_BUS_s_axi_U">kernel_matrix_CONTROL_BUS_s_axi, 0, 0, 112, 168</column>
<column name="kernel_matrix_fadfYi_U1">kernel_matrix_fadfYi, 0, 2, 205, 390</column>
<column name="kernel_matrix_fexhbi_U3">kernel_matrix_fexhbi, 0, 7, 277, 924</column>
<column name="kernel_matrix_fmug8j_U2">kernel_matrix_fmug8j, 0, 3, 143, 321</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="kernel_matrix_mulibs_U4">kernel_matrix_mulibs, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_buf_U">kernel_matrix_inpbkb, 0, 32, 39200, 78400, 32, 1, 2508800</column>
<column name="result_buf_U">kernel_matrix_reseOg, 1, 0, 0, 100, 32, 1, 3200</column>
<column name="temp_buf_U">kernel_matrix_temcud, 2, 0, 0, 784, 32, 1, 25088</column>
<column name="temp2_buf_U">kernel_matrix_temcud, 2, 0, 0, 784, 32, 1, 25088</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_430_p2">+, 0, 0, 39, 1, 32</column>
<column name="i_3_fu_520_p2">+, 0, 0, 39, 1, 32</column>
<column name="i_4_fu_567_p2">+, 0, 0, 14, 10, 1</column>
<column name="j_1_fu_442_p2">+, 0, 0, 14, 10, 1</column>
<column name="j_2_fu_480_p2">+, 0, 0, 14, 10, 1</column>
<column name="j_3_fu_536_p2">+, 0, 0, 14, 10, 1</column>
<column name="next_mul2_fu_509_p2">+, 0, 0, 49, 10, 42</column>
<column name="next_mul_fu_418_p2">+, 0, 0, 71, 10, 64</column>
<column name="os_idx_2_fu_584_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_10_fu_452_p2">+, 0, 0, 25, 18, 18</column>
<column name="tmp_11_fu_490_p2">+, 0, 0, 25, 18, 18</column>
<column name="tmp_13_fu_546_p2">+, 0, 0, 25, 18, 18</column>
<column name="in_stream_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_474_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="exitcond2_fu_436_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="exitcond3_fu_579_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond6_fu_515_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_fu_530_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="in_stream_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="last_assign_fu_595_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="out_stream_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_8_fu_424_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_fu_561_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="ap_block_state41">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">193, 44, 1, 44</column>
<column name="grp_fu_392_opcode">15, 3, 2, 6</column>
<column name="grp_fu_392_p0">15, 3, 32, 96</column>
<column name="grp_fu_392_p1">15, 3, 32, 96</column>
<column name="grp_fu_397_p0">15, 3, 32, 96</column>
<column name="grp_fu_397_p1">15, 3, 32, 96</column>
<column name="i2_reg_324">9, 2, 32, 64</column>
<column name="i_i_reg_370">9, 2, 10, 20</column>
<column name="i_reg_279">9, 2, 32, 64</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="in_stream_data_V_0_data_out">9, 2, 32, 64</column>
<column name="in_stream_data_V_0_state">15, 3, 2, 6</column>
<column name="in_stream_dest_V_0_state">15, 3, 2, 6</column>
<column name="input_buf_address0">21, 4, 17, 68</column>
<column name="j1_reg_312">9, 2, 10, 20</column>
<column name="j3_reg_346">9, 2, 10, 20</column>
<column name="j_reg_301">9, 2, 10, 20</column>
<column name="os_idx_reg_381">9, 2, 32, 64</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_stream_data_V_1_data_out">9, 2, 32, 64</column>
<column name="out_stream_data_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_dest_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_id_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_keep_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_last_V_1_data_out">9, 2, 1, 2</column>
<column name="out_stream_last_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_strb_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_user_V_1_state">15, 3, 2, 6</column>
<column name="phi_mul1_reg_335">9, 2, 42, 84</column>
<column name="phi_mul_reg_290">9, 2, 64, 128</column>
<column name="result_buf_address0">15, 3, 7, 21</column>
<column name="sum_i_reg_358">9, 2, 32, 64</column>
<column name="temp2_buf_address0">15, 3, 10, 30</column>
<column name="temp_buf_address0">15, 3, 10, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">43, 0, 43, 0</column>
<column name="i2_reg_324">32, 0, 32, 0</column>
<column name="i_1_reg_631">32, 0, 32, 0</column>
<column name="i_3_reg_680">32, 0, 32, 0</column>
<column name="i_4_reg_706">10, 0, 10, 0</column>
<column name="i_i_reg_370">10, 0, 10, 0</column>
<column name="i_reg_279">32, 0, 32, 0</column>
<column name="in_stream_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="in_stream_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="in_stream_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream_data_V_0_state">2, 0, 2, 0</column>
<column name="in_stream_dest_V_0_state">2, 0, 2, 0</column>
<column name="j1_reg_312">10, 0, 10, 0</column>
<column name="j3_reg_346">10, 0, 10, 0</column>
<column name="j_1_reg_639">10, 0, 10, 0</column>
<column name="j_2_reg_657">10, 0, 10, 0</column>
<column name="j_3_reg_693">10, 0, 10, 0</column>
<column name="j_reg_301">10, 0, 10, 0</column>
<column name="last_assign_reg_760">1, 0, 1, 0</column>
<column name="length_x_0_data_reg">32, 0, 32, 0</column>
<column name="length_x_0_vld_reg">0, 0, 1, 1</column>
<column name="length_x_read_reg_621">32, 0, 32, 0</column>
<column name="my_index_0_data_reg">32, 0, 32, 0</column>
<column name="my_index_0_vld_reg">0, 0, 1, 1</column>
<column name="next_mul2_reg_672">42, 0, 42, 0</column>
<column name="next_mul_reg_616">64, 0, 64, 0</column>
<column name="os_idx_2_reg_750">32, 0, 32, 0</column>
<column name="os_idx_reg_381">32, 0, 32, 0</column>
<column name="out_stream_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="out_stream_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="out_stream_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_data_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_dest_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_id_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_keep_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="out_stream_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="out_stream_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_last_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_strb_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_user_V_1_state">2, 0, 2, 0</column>
<column name="phi_mul1_reg_335">42, 0, 42, 0</column>
<column name="phi_mul_reg_290">64, 0, 64, 0</column>
<column name="reg_408">32, 0, 32, 0</column>
<column name="sum_i_reg_358">32, 0, 32, 0</column>
<column name="temp2_buf_load_reg_726">32, 0, 32, 0</column>
<column name="temp_buf_load_reg_721">32, 0, 32, 0</column>
<column name="tmp_10_reg_644">18, 0, 18, 0</column>
<column name="tmp_12_reg_667">18, 0, 18, 0</column>
<column name="tmp_2_i_reg_742">32, 0, 32, 0</column>
<column name="tmp_3_reg_611">18, 0, 18, 0</column>
<column name="tmp_4_i_reg_731">32, 0, 32, 0</column>
<column name="tmp_7_reg_685">64, 0, 64, 0</column>
<column name="tmp_s_reg_649">18, 0, 18, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 5, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 5, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_matrix, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, kernel_matrix, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, kernel_matrix, return value</column>
<column name="in_stream_TDATA">in, 32, axis, in_stream_data_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_dest_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_dest_V, pointer</column>
<column name="in_stream_TDEST">in, 5, axis, in_stream_dest_V, pointer</column>
<column name="in_stream_TKEEP">in, 4, axis, in_stream_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 4, axis, in_stream_strb_V, pointer</column>
<column name="in_stream_TUSER">in, 4, axis, in_stream_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_last_V, pointer</column>
<column name="in_stream_TID">in, 5, axis, in_stream_id_V, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, out_stream_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_dest_V, pointer</column>
<column name="out_stream_TDEST">out, 5, axis, out_stream_dest_V, pointer</column>
<column name="out_stream_TKEEP">out, 4, axis, out_stream_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 4, axis, out_stream_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 4, axis, out_stream_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_last_V, pointer</column>
<column name="out_stream_TID">out, 5, axis, out_stream_id_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.68</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_2_i', asymmetric_axi_transfer/top.cpp:69->asymmetric_axi_transfer/top.cpp:50">fexp, 7.68, 7.68, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
