# Static-timing-analysis-with-OpenSTA-tool
A complete workflow for performing static timing analysis using the open-source OpenSTA tool on a synthesized digital design. Includes constraint setup (.sdc), open source library file sky130/nangate45 (.lib), Synthesized Verilog file (.v)  and generation of detailed timing reports for setup and hold analysis. Slack calculation. 
