// Seed: 669089074
module module_0;
  initial begin
    id_1 = 1;
    id_1 <= 1'b0;
  end
  wire id_2;
  wor  id_3 = 1;
endmodule
module module_1 ();
  always_ff
    if (id_1) begin
      `define pp_2 0
      `pp_2 -= 1'b0;
      `pp_2 = 1'b0;
      `pp_2[1] <= `pp_2;
      if (1) `pp_2 = `pp_2;
      else `pp_2 <= 1;
      id_1 <= id_1;
    end
  module_0();
  assign id_1 = 1;
  always @(negedge id_1) id_1 <= 1;
  wire id_3;
endmodule
