# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1200 8e-05 1024 0.3 2360 336896 29.1702 16.1259 915.429 503.185 1464.08 1464.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1200 8e-05 1024 0.3 2360 336384 29.1374 16.1608 1090.19 502.677 1638.33 1638.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1200 8e-05 1024 0.3 2360 335360 29.0881 16.1157 1130.86 501.835 1678.06 1678.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1200 8e-05 1024 0.3 2360 336000 29.233 16.1625 1069.89 502.237 1617.69 1617.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1200 8e-05 1024 0.3 2360 336896 29.0846 16.1382 1104.52 502.924 1652.83 1652.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1200 8e-05 1024 0.3 2360 336000 29.2178 16.1441 1104.87 502.391 1652.8 1652.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1200 8e-05 1024 0.3 2360 335872 29.2085 16.1362 1069.46 503.325 1618.29 1618.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1200 8e-05 1024 0.3 2360 334848 29.2946 16.1284 1075.8 503.356 1624.74 1624.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1200 8e-05 1024 0.3 2360 336000 29.2011 16.1495 1159.42 502.837 1707.78 1707.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1200 8e-05 1024 0.3 2360 331776 29.2038 16.0788 1332.87 500.811 1879.13 1879.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1200 8e-05 1024 0.3 2355 336896 29.1383 16.122 933.203 502.862 1481.49 1481.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1200 8e-05 1024 0.3 2355 336640 29.1832 16.1508 943.336 502.212 1491.05 1491.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1200 8e-05 1024 0.3 2355 337152 29.1463 16.1526 938.16 502.88 1486.51 1486.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1200 8e-05 1024 0.3 2355 336896 29.2056 16.1587 962.512 502.414 1510.46 1510.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1200 8e-05 1024 0.3 2355 336896 29.137 16.1219 945.37 503.181 1493.97 1494.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1200 8e-05 1024 0.3 2355 336384 29.1385 16.1566 1112 502.687 1660.16 1660.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1200 8e-05 1024 0.3 2355 335360 29.0983 16.1236 1083.67 501.905 1630.96 1631.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1200 8e-05 1024 0.3 2355 336384 29.1055 16.1239 1156.58 502.73 1704.72 1704.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1200 8e-05 1024 0.3 2355 336000 29.2155 16.1627 1147.45 502.798 1695.8 1695.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1200 8e-05 1024 0.3 2355 336896 29.0834 16.1362 1157.12 507.357 1709.87 1710
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1200 8e-05 1024 0.3 2355 336000 29.2041 16.1548 1133.36 502.252 1681.15 1681.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1200 8e-05 1024 0.3 2355 335872 29.1863 16.126 1085.85 502.789 1634.12 1634.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1200 8e-05 1024 0.3 2355 334848 29.2766 16.13 1267.09 503.323 1815.98 1816.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1200 8e-05 1024 0.3 2355 336000 29.185 16.1448 1276.62 503.32 1825.44 1825.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1200 8e-05 1024 0.3 2355 331776 29.2168 16.0806 1142.36 500.635 1688.46 1688.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1200 8e-05 1024 0.3 2360 336896 29.1048 16.1247 884.477 503.398 1433.28 1433.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1200 8e-05 1024 0.3 2360 336640 29.156 16.156 995.364 502.27 1543.12 1543.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1200 8e-05 1024 0.3 2360 337152 29.1635 16.1449 929.014 503.162 1477.66 1477.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1200 8e-05 1024 0.3 2360 336896 29.1848 16.1461 942.964 502.432 1490.9 1491.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1200 8e-05 1024 0.3 2360 336896 29.1332 16.1255 912.743 503.167 1461.34 1461.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1200 8e-05 1024 0.3 2360 336384 29.1269 16.1497 1170.47 502.797 1718.71 1718.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1200 8e-05 1024 0.3 2360 334080 29.1069 16.1997 811.234 501.242 1357.95 1358.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1200 8e-05 1024 0.3 2360 335360 29.062 16.1147 1119.22 501.519 1666.09 1666.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1200 8e-05 1024 0.3 2360 335360 29.0333 16.2693 785.865 501.59 1332.92 1333.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1200 8e-05 1024 0.3 2360 336384 29.1101 16.1336 1052.34 503.249 1601 1601.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1200 8e-05 1024 0.3 2360 334848 29.2744 16.2017 751.211 503.356 1300.21 1300.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1200 8e-05 1024 0.3 2360 336000 29.1926 16.1631 1100.48 502.324 1648.33 1648.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1200 8e-05 1024 0.3 2360 336000 29.1967 16.1444 777.695 507.403 1330.61 1330.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1200 8e-05 1024 0.3 2360 336896 29.0531 16.1346 1407.14 502.928 1955.42 1955.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1200 8e-05 1024 0.3 2360 333312 29.032 16.0783 907.62 500.596 1453.49 1453.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1200 8e-05 1024 0.3 2360 336000 29.1964 16.1475 1343.63 502.756 1891.9 1892.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1200 8e-05 1024 0.3 2360 334080 28.9923 16.0927 905.367 500.358 1450.98 1451.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1200 8e-05 1024 0.3 2360 335872 29.1835 16.1252 1298.83 502.902 1847.2 1847.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1200 8e-05 1024 0.3 2360 331776 29.1864 16.0829 866.592 500.209 1412.24 1412.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1200 8e-05 1024 0.3 2360 334848 29.2868 16.1321 1127.6 502.94 1676.13 1676.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1200 8e-05 1024 0.3 2360 325632 29.0073 15.9232 778.345 495.487 1318.93 1319.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1200 8e-05 1024 0.3 2360 336000 29.1829 16.1725 1188.1 502.961 1736.58 1736.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1200 8e-05 1024 0.3 2360 332800 28.8818 16.0417 845.58 498.938 1389.61 1389.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1200 8e-05 1024 0.3 2352 336896 29.0922 16.1239 871.167 502.789 1419.33 1419.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1200 8e-05 1024 0.3 2352 336640 29.1554 16.1536 925.174 502.284 1472.94 1473.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1200 8e-05 1024 0.3 2352 337152 29.1448 16.1506 913.994 503.332 1462.79 1462.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1200 8e-05 1024 0.3 2352 336384 29.1195 16.1224 588.142 502.817 1136.37 1136.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1200 8e-05 1024 0.3 2352 336896 29.1194 16.1485 1048.79 502.476 1596.71 1596.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1200 8e-05 1024 0.3 2352 336896 29.0496 16.136 666.957 502.557 1214.86 1215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1200 8e-05 1024 0.3 2352 336896 29.1133 16.1221 973.774 503.306 1522.48 1522.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1200 8e-05 1024 0.3 2352 335872 29.1734 16.1295 631.672 502.91 1180.05 1180.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1200 8e-05 1024 0.3 2352 336384 29.1159 16.1506 1115.34 502.319 1663.1 1663.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1200 8e-05 1024 0.3 2352 334080 29.0915 16.1061 779.057 501.29 1325.71 1325.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1200 8e-05 1024 0.3 2352 335360 29.0643 16.1152 1055.55 501.85 1602.75 1602.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1200 8e-05 1024 0.3 2352 335360 29.0416 16.1022 758.611 501.736 1305.66 1305.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1200 8e-05 1024 0.3 2352 336384 29.0955 16.1199 1365.63 503.238 1914.25 1914.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1200 8e-05 1024 0.3 2352 334848 29.2786 16.1302 865.5 502.947 1414.03 1414.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1200 8e-05 1024 0.3 2352 336000 29.1878 16.1569 1335.06 502.358 1882.93 1883.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1200 8e-05 1024 0.3 2352 336000 29.1864 16.1472 905.622 502.923 1454.04 1454.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1200 8e-05 1024 0.3 2352 336896 29.0599 16.1322 1305.18 502.515 1853.05 1853.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1200 8e-05 1024 0.3 2352 333312 29.0208 16.0749 860.628 500.658 1406.55 1406.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1200 8e-05 1024 0.3 2352 336000 29.1836 16.1505 1273.39 502.294 1821.18 1821.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1200 8e-05 1024 0.3 2352 334080 28.986 16.0891 820.832 500.261 1366.33 1366.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1200 8e-05 1024 0.3 2352 335872 29.1829 16.1221 1217.3 502.915 1765.69 1765.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1200 8e-05 1024 0.3 2352 331776 29.202 16.0796 809.311 500.964 1355.72 1355.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1200 8e-05 1024 0.3 2375 336384 29.1215 16.1327 998.471 507.619 1551.51 1551.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1200 8e-05 1024 0.3 2375 336000 29.2284 16.1565 896.027 502.197 1443.78 1443.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1200 8e-05 1024 0.3 2375 335360 29.0994 16.1156 579.087 501.473 1125.94 1126.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1200 8e-05 1024 0.3 2375 336384 29.1749 16.1494 955.748 502.818 1504.06 1504.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1200 8e-05 1024 0.3 2375 336384 29.1237 16.214 618.041 507.708 1171.26 1171.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1200 8e-05 1024 0.3 2375 336000 29.1973 16.158 1017.76 502.39 1565.68 1565.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1200 8e-05 1024 0.3 2375 335104 29.1929 16.1423 644.632 502.875 1193.02 1193.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1200 8e-05 1024 0.3 2375 335872 29.1861 16.1261 1023.24 503.136 1571.86 1571.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1200 8e-05 1024 0.3 2375 335872 29.1806 16.123 663.75 502.909 1212.13 1212.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1200 8e-05 1024 0.3 2375 335232 29.2096 16.1529 1124.96 502.689 1673.18 1673.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1200 8e-05 1024 0.3 2375 334080 29.1006 16.1086 806.085 501.293 1352.75 1352.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1200 8e-05 1024 0.3 2375 335360 29.0796 16.1133 1091.95 501.471 1638.78 1638.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1200 8e-05 1024 0.3 2375 335360 29.0498 16.0993 769.998 502.327 1317.64 1317.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1200 8e-05 1024 0.3 2375 336384 29.1055 16.1262 1334.89 502.754 1883.04 1883.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1200 8e-05 1024 0.3 2375 334848 29.2847 16.1302 889.083 502.99 1437.65 1437.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1200 8e-05 1024 0.3 2375 336000 29.1973 16.1611 1330.01 502.329 1877.86 1877.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1200 8e-05 1024 0.3 2375 336000 29.1843 16.1491 892.825 507.425 1445.75 1445.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1200 8e-05 1024 0.3 2375 335104 29.1895 16.2017 1285.4 502.908 1833.87 1834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1200 8e-05 1024 0.3 2375 333312 29.0187 16.0812 847.149 500.757 1393.18 1393.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1200 8e-05 1024 0.3 2375 336000 29.1811 16.1472 1260.42 502.547 1808.46 1808.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1200 8e-05 1024 0.3 2375 334080 28.9764 16.0915 828.421 499.965 1373.62 1373.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1200 8e-05 1024 0.3 2375 335872 29.1834 16.5168 1201.7 503.292 1750.86 1750.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1200 8e-05 1024 0.3 2375 331776 29.1895 16.0829 834.357 500.712 1380.51 1380.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1200 8e-05 1024 0.3 2368 336896 29.0908 16.128 875.356 503.213 1423.96 1424.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1200 8e-05 1024 0.3 2368 336896 29.1196 16.1222 564.072 502.825 1112.3 1112.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1200 8e-05 1024 0.3 2368 336640 29.139 16.1483 894.663 502.317 1442.43 1442.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1200 8e-05 1024 0.3 2368 335360 29.078 17.0721 574.342 501.461 1122.12 1122.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1200 8e-05 1024 0.3 2368 337152 29.1124 16.1449 966.479 502.67 1514.58 1514.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1200 8e-05 1024 0.3 2368 336384 29.0975 16.1203 620.916 503.237 1169.54 1169.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1200 8e-05 1024 0.3 2368 336896 29.1419 16.1485 957.267 502.84 1505.57 1505.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1200 8e-05 1024 0.3 2368 336896 29.0761 18.1247 611.45 502.91 1161.74 1161.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1200 8e-05 1024 0.3 2368 336000 29.0509 16.13 499.643 501.431 1046.42 1046.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1200 8e-05 1024 0.3 2368 336896 29.1022 16.126 935.12 503.304 1483.83 1483.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1200 8e-05 1024 0.3 2368 335872 29.2099 16.1269 604.487 502.903 1152.9 1153.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1200 8e-05 1024 0.3 2368 334848 29.3034 16.1341 504.242 503.066 1052.91 1053.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1200 8e-05 1024 0.3 2368 336384 29.1258 16.1567 1383.6 502.194 1931.25 1931.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1200 8e-05 1024 0.3 2368 334080 29.0978 16.2046 864.536 501.502 1411.51 1411.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1200 8e-05 1024 0.3 2368 335232 29.0837 16.1532 720.276 501.445 1267.12 1267.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1200 8e-05 1024 0.3 2368 335360 29.077 16.1181 1276.17 501.423 1822.95 1823.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1200 8e-05 1024 0.3 2368 335360 29.056 16.0957 856.582 502.059 1403.96 1404.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1200 8e-05 1024 0.3 2368 334080 28.9906 16.0853 716.306 500.152 1261.7 1261.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1200 8e-05 1024 0.3 2368 336384 29.1015 16.129 1220.46 503.293 1769.15 1769.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1200 8e-05 1024 0.3 2368 334848 29.2852 16.1322 787.363 502.959 1335.91 1336.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1200 8e-05 1024 0.3 2368 331776 29.2502 16.0996 681.026 500.948 1227.5 1227.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1200 8e-05 1024 0.3 2368 336000 29.202 16.1585 1199.77 502.697 1747.99 1748.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1200 8e-05 1024 0.3 2368 336000 29.1997 16.1542 830.236 502.865 1378.63 1378.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1200 8e-05 1024 0.3 2368 336000 29.2317 16.214 693.578 502.981 1242.18 1242.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1200 8e-05 1024 0.3 2368 336896 29.061 16.3144 1160.89 503.021 1709.45 1709.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1200 8e-05 1024 0.3 2368 333312 29.0125 16.0733 802.121 505.097 1352.47 1352.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1200 8e-05 1024 0.3 2368 333312 28.8352 16.0336 665.16 498.401 1208.6 1208.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1200 8e-05 1024 0.3 2368 336000 29.1756 16.1444 1124.56 502.754 1672.8 1672.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1200 8e-05 1024 0.3 2368 334080 28.9991 16.0905 813.975 500.394 1359.63 1359.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1200 8e-05 1024 0.3 2368 334080 29.3573 16.1485 672.886 502.592 1221.16 1221.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1200 8e-05 1024 0.3 2368 335872 29.1746 16.1254 1149.17 503.338 1697.98 1698.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1200 8e-05 1024 0.3 2368 331776 29.2143 16.0837 771.406 500.319 1317.19 1317.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1200 8e-05 1024 0.3 2368 325632 28.9963 15.9252 677.65 495.022 1217.76 1217.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1200 8e-05 1024 0.3 2360 336896 29.0982 16.1772 883.459 502.724 1431.63 1431.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1200 8e-05 1024 0.3 2360 336896 29.1176 16.124 567.516 503.543 1116.46 1116.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1200 8e-05 1024 0.3 2360 336000 29.202 16.1549 987.783 502.627 1535.93 1536.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1200 8e-05 1024 0.3 2360 335360 29.0697 16.1321 636.822 501.458 1183.65 1183.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1200 8e-05 1024 0.3 2360 336000 29.1986 16.2451 524.184 502.748 1072.54 1072.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1200 8e-05 1024 0.3 2360 336384 29.1636 16.1406 926.199 502.674 1474.35 1474.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1200 8e-05 1024 0.3 2360 336384 29.095 16.1721 604.79 503.418 1153.64 1153.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1200 8e-05 1024 0.3 2360 334080 29.1045 16.1137 496.001 500.842 1042.22 1042.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1200 8e-05 1024 0.3 2360 336000 29.1933 16.1488 1336.63 502.839 1884.98 1885.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1200 8e-05 1024 0.3 2360 335104 29.198 16.1401 834.296 502.549 1382.35 1382.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1200 8e-05 1024 0.3 2360 333312 29.2699 16.1262 675.551 501.419 1222.53 1222.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1200 8e-05 1024 0.3 2360 336896 29.0956 18.0182 1230.64 503.164 1781.09 1781.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1200 8e-05 1024 0.3 2360 335872 29.1787 16.1317 756.99 502.924 1305.4 1305.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1200 8e-05 1024 0.3 2360 334848 29.298 16.1368 618.493 503.008 1167.11 1167.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1200 8e-05 1024 0.3 2360 336384 29.1178 16.1585 1271.47 502.275 1819.19 1819.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1200 8e-05 1024 0.3 2360 334080 29.0954 16.1128 820.753 500.834 1366.97 1367.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1200 8e-05 1024 0.3 2360 335232 29.0882 16.122 723.393 500.961 1269.73 1269.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1200 8e-05 1024 0.3 2360 331776 29.2632 16.1017 638.898 501.066 1185.49 1185.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1200 8e-05 1024 0.3 2360 335360 29.0501 16.1171 1184.67 501.829 1731.84 1731.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1200 8e-05 1024 0.3 2360 335360 29.0527 16.1044 804.357 501.999 1351.68 1351.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1200 8e-05 1024 0.3 2360 334080 28.9958 16.0894 674.116 499.846 1219.21 1219.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1200 8e-05 1024 0.3 2360 332800 29.2708 16.1426 648.305 501.796 1195.68 1195.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1200 8e-05 1024 0.3 2360 336384 29.068 16.128 1106.4 503.256 1655.02 1655.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1200 8e-05 1024 0.3 2360 334848 29.2915 16.1434 790.817 503.007 1339.43 1339.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1200 8e-05 1024 0.3 2360 331776 29.2477 16.3286 649.199 501.073 1196.02 1196.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1200 8e-05 1024 0.3 2360 325632 29.0265 15.9288 600.485 495.016 1140.63 1140.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1200 8e-05 1024 0.3 2360 336000 29.2004 16.1773 1157.85 502.368 1705.76 1705.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1200 8e-05 1024 0.3 2360 336000 29.2064 16.1449 791.929 502.495 1339.94 1340.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1200 8e-05 1024 0.3 2360 336000 29.2333 16.1567 683.356 507.553 1236.47 1236.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1200 8e-05 1024 0.3 2360 332800 28.8944 16.2263 623.99 498.463 1167.74 1167.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1200 8e-05 1024 0.3 2352 335872 29.1486 16.1234 957.023 503.251 1505.71 1505.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1200 8e-05 1024 0.3 2352 335872 29.1632 16.121 613.512 503.148 1162.1 1162.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1200 8e-05 1024 0.3 2352 334848 29.2248 16.1219 506.29 503.237 1055.03 1055.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1200 8e-05 1024 0.3 2352 335360 29.1998 16.1551 920.927 502.276 1468.73 1468.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1200 8e-05 1024 0.3 2352 334080 29.152 16.1198 600.721 501.408 1147.56 1147.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1200 8e-05 1024 0.3 2352 334080 29.3191 16.1432 493.549 502.844 1042.02 1042.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1200 8e-05 1024 0.3 2352 335616 29.2135 16.1444 1301.24 502.695 1849.46 1849.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1200 8e-05 1024 0.3 2352 334848 29.2426 16.1196 812.005 502.868 1360.4 1360.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1200 8e-05 1024 0.3 2352 334080 29.0923 16.1081 655.97 501.236 1202.58 1202.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1200 8e-05 1024 0.3 2352 334848 29.2771 16.1301 555.866 502.94 1104.38 1104.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1200 8e-05 1024 0.3 2352 336000 29.1962 16.1716 1205.38 502.348 1753.27 1753.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1200 8e-05 1024 0.3 2352 335104 29.1857 16.1325 757.887 502.888 1306.26 1306.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1200 8e-05 1024 0.3 2352 333312 29.2928 16.13 618.426 501.795 1165.82 1165.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1200 8e-05 1024 0.3 2352 333312 29.0126 16.0731 556.98 500.173 1102.41 1102.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1200 8e-05 1024 0.3 2352 335872 29.1738 16.1264 1139.69 502.906 1688.07 1688.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1200 8e-05 1024 0.3 2352 335872 29.1878 16.126 728.031 502.913 1276.42 1276.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1200 8e-05 1024 0.3 2352 334848 29.3004 16.1358 591.931 503.013 1140.55 1140.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1200 8e-05 1024 0.3 2352 331776 29.2204 16.0791 519.296 500.393 1065.16 1065.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1200 8e-05 1024 0.3 2352 335232 29.2154 16.1485 1118.83 502.272 1666.63 1666.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1200 8e-05 1024 0.3 2352 334080 29.0906 16.1034 784.6 500.761 1330.72 1330.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1200 8e-05 1024 0.3 2352 331776 29.3643 16.1254 660.509 500.96 1207.13 1207.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1200 8e-05 1024 0.3 2352 331776 29.2392 16.09 659.968 501.07 1206.54 1206.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1200 8e-05 1024 0.3 2352 334080 29.1504 16.1139 1100.57 501.893 1647.9 1648.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1200 8e-05 1024 0.3 2352 332800 29.2487 16.099 792.627 501.574 1339.72 1339.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1200 8e-05 1024 0.3 2352 330240 29.3304 16.2991 652.992 499.953 1198.74 1198.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1200 8e-05 1024 0.3 2352 332800 29.2973 16.0973 615.316 502.212 1163.08 1163.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1200 8e-05 1024 0.3 2400 334848 29.2316 16.1193 995.072 502.772 1543.36 1543.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1200 8e-05 1024 0.3 2400 334848 29.2519 16.1263 644.843 503.252 1193.64 1193.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1200 8e-05 1024 0.3 2400 334848 29.2426 16.1278 530.275 502.943 1078.75 1078.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1200 8e-05 1024 0.3 2400 334080 29.3115 16.155 941.948 502.274 1489.86 1489.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1200 8e-05 1024 0.3 2400 332800 29.3052 16.1219 602.291 501.478 1149.36 1149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1200 8e-05 1024 0.3 2400 334080 29.312 16.1396 505.672 502.757 1054.04 1054.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1200 8e-05 1024 0.3 2400 332800 29.2547 16.103 432.759 501.455 979.736 979.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1200 8e-05 1024 0.3 2400 334848 29.272 16.1439 1299.41 502.805 1847.8 1847.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1200 8e-05 1024 0.3 2400 334848 29.2347 16.1282 804.83 502.87 1353.23 1353.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1200 8e-05 1024 0.3 2400 331776 29.2925 16.1099 650.61 500.876 1197.05 1197.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1200 8e-05 1024 0.3 2400 334848 29.2801 16.1308 559.897 503.337 1108.81 1108.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1200 8e-05 1024 0.3 2400 334208 29.2935 16.1743 1192.29 502.818 1740.74 1740.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1200 8e-05 1024 0.3 2400 333312 29.3364 16.1345 753.7 502.537 1301.88 1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1200 8e-05 1024 0.3 2400 333312 29.2873 16.1329 616.598 501.297 1163.49 1163.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1200 8e-05 1024 0.3 2400 329728 29.3061 16.0748 548.984 500.971 1095.5 1095.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1200 8e-05 1024 0.3 2400 334848 29.2537 16.1226 1158.11 502.833 1706.48 1706.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1200 8e-05 1024 0.3 2400 333824 29.3275 16.1314 745.006 503.277 1293.91 1294.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1200 8e-05 1024 0.3 2400 334848 29.2731 16.133 621.91 507.831 1175.32 1175.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1200 8e-05 1024 0.3 2400 331776 29.2083 16.0812 538.334 500.349 1084.14 1084.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1200 8e-05 1024 0.3 2400 334080 29.3 16.2191 1193.01 502.318 1741.02 1741.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1200 8e-05 1024 0.3 2400 331776 29.3001 16.1139 843.916 501.237 1390.74 1390.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1200 8e-05 1024 0.3 2400 331776 29.3511 16.1206 697.466 500.92 1244.03 1244.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1200 8e-05 1024 0.3 2400 331776 29.2532 16.0953 663.355 501.415 1210.29 1210.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1200 8e-05 1024 0.3 2400 334080 29.3375 16.1546 611.953 502.957 1160.57 1160.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1200 8e-05 1024 0.3 2400 332800 29.282 16.1219 1151.23 501.464 1698.27 1698.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1200 8e-05 1024 0.3 2400 332800 29.2397 16.096 797.516 501.948 1344.97 1345.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1200 8e-05 1024 0.3 2400 330240 29.319 16.0926 670.078 500.055 1215.71 1215.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1200 8e-05 1024 0.3 2400 332800 29.296 16.1034 623.825 501.787 1171.18 1171.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1200 8e-05 1024 0.3 2400 326400 29.3544 16.0456 584.325 503.365 1133.26 1133.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1200 8e-05 1024 0.3 2400 336384 29.0961 16.1241 930.657 502.771 1478.82 1478.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1200 8e-05 1024 0.3 2400 335872 29.16 16.5163 609.478 503.379 1158.7 1158.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1200 8e-05 1024 0.3 2400 336384 29.1012 16.1215 497.892 503.239 1046.52 1046.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1200 8e-05 1024 0.3 2400 335872 29.1972 16.1423 429.808 502.921 978.237 978.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1200 8e-05 1024 0.3 2400 336000 29.1826 16.1506 1300.38 502.762 1848.64 1848.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1200 8e-05 1024 0.3 2400 335360 29.0858 16.1198 803.827 501.55 1350.75 1350.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1200 8e-05 1024 0.3 2400 336000 29.1899 16.1464 656.976 502.399 1204.88 1205.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1200 8e-05 1024 0.3 2400 335360 29.05 16.1044 556.602 501.59 1103.51 1103.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1200 8e-05 1024 0.3 2400 336384 29.1385 16.2928 1195.02 503.23 1743.85 1743.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1200 8e-05 1024 0.3 2400 336384 29.0865 16.1203 751.271 502.741 1299.39 1299.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1200 8e-05 1024 0.3 2400 334080 29.102 16.1131 609.581 501.231 1156.2 1156.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1200 8e-05 1024 0.3 2400 334848 29.2959 16.1273 550.061 503.008 1098.66 1098.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1200 8e-05 1024 0.3 2400 334080 28.9897 16.1747 477.111 500.202 1022.64 1022.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1200 8e-05 1024 0.3 2400 336000 29.1949 16.1505 1133.96 502.561 1682.02 1682.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1200 8e-05 1024 0.3 2400 335104 29.1884 16.1409 719.418 502.423 1267.34 1267.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1200 8e-05 1024 0.3 2400 333312 29.2841 16.1282 600.129 501.584 1147.29 1147.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1200 8e-05 1024 0.3 2400 333312 29.0233 16.0826 527.508 500.659 1073.44 1073.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1200 8e-05 1024 0.3 2400 331520 29.1548 16.092 463.828 499.25 1008.49 1008.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1200 8e-05 1024 0.3 2400 335872 29.1637 16.1219 1053.69 503.134 1602.28 1602.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1200 8e-05 1024 0.3 2400 335872 29.202 16.1299 697.872 502.777 1246.15 1246.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1200 8e-05 1024 0.3 2400 334848 29.2851 16.1269 576.966 503.004 1125.55 1125.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1200 8e-05 1024 0.3 2400 331776 29.218 16.0896 514.56 500.691 1060.73 1060.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1200 8e-05 1024 0.3 2400 332800 29.2962 17.578 474.59 502.159 1023.78 1023.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1200 8e-05 1024 0.3 2368 335360 29.1971 16.1247 914.801 502.776 1463.07 1463.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1200 8e-05 1024 0.3 2368 334848 29.252 16.1664 586.182 503.199 1134.97 1135.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1200 8e-05 1024 0.3 2368 334848 29.2402 16.2386 486.461 503.225 1035.33 1035.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1200 8e-05 1024 0.3 2368 333824 29.3535 16.126 417.952 502.831 966.422 966.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1200 8e-05 1024 0.3 2368 334720 29.2431 16.5274 1239.27 502.282 1787.5 1787.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1200 8e-05 1024 0.3 2368 334080 29.1371 16.1169 758.947 501.9 1306.26 1306.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1200 8e-05 1024 0.3 2368 334080 29.3155 16.6236 623.203 502.766 1172.08 1172.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1200 8e-05 1024 0.3 2368 332800 29.2371 16.0987 534.287 502.002 1081.8 1081.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1200 8e-05 1024 0.3 2368 332800 29.4364 16.145 487.451 502.858 1036.05 1036.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1200 8e-05 1024 0.3 2368 335616 29.2175 16.1415 1151.02 503.178 1699.72 1699.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1200 8e-05 1024 0.3 2368 334848 29.2278 16.1302 719.742 503.481 1268.74 1268.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1200 8e-05 1024 0.3 2368 334080 29.0882 16.114 586.375 500.877 1132.63 1132.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1200 8e-05 1024 0.3 2368 334848 29.2966 16.1306 520.947 503.409 1069.95 1070.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1200 8e-05 1024 0.3 2368 330240 29.3178 16.0918 453.101 504.775 1003.45 1003.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1200 8e-05 1024 0.3 2368 335104 29.261 16.1485 1071.73 502.898 1620.21 1620.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1200 8e-05 1024 0.3 2368 335104 29.1965 16.1342 679.579 502.868 1228.21 1228.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1200 8e-05 1024 0.3 2368 333312 29.2764 16.1297 574.126 501.847 1121.54 1121.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1200 8e-05 1024 0.3 2368 333312 29.0181 16.0764 505.319 500.739 1051.32 1051.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1200 8e-05 1024 0.3 2368 331520 29.1548 16.0931 445.359 499.16 989.933 990.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1200 8e-05 1024 0.3 2368 334848 29.2442 16.1269 1036.15 503.253 1584.95 1585.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1200 8e-05 1024 0.3 2368 333824 29.3499 16.1321 673.594 503.232 1222.48 1222.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1200 8e-05 1024 0.3 2368 334848 29.3024 16.1291 558.612 503 1107.21 1107.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1200 8e-05 1024 0.3 2368 331776 29.2153 16.0782 500.369 500.324 1046.15 1046.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1200 8e-05 1024 0.3 2368 332800 29.29 16.3963 460.748 502.176 1008.78 1008.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1200 8e-05 1024 0.3 2368 325632 29.0063 15.9274 418.929 494.954 958.983 959.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1200 8e-05 1024 0.3 2432 335360 29.2306 16.143 923.236 502.85 1471.64 1471.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1200 8e-05 1024 0.3 2432 335360 29.1884 16.13 1050.45 503.215 1599.14 1599.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1200 8e-05 1024 0.3 2432 334848 29.2513 16.7956 679.871 502.706 1228.8 1228.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1200 8e-05 1024 0.3 2432 334848 29.2356 16.1242 550.831 502.948 1099.31 1099.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1200 8e-05 1024 0.3 2432 333824 29.3454 16.2591 492.225 502.924 1040.92 1041.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1200 8e-05 1024 0.3 2432 332800 29.2511 16.1381 450.33 501.577 997.465 997.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1200 8e-05 1024 0.3 2432 334848 29.2966 16.1341 418.377 502.991 966.973 967.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1200 8e-05 1024 0.3 2432 333312 29.0343 16.0756 392.576 500.269 938.118 938.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1200 8e-05 1024 0.3 2432 331776 29.2148 16.0817 370.511 500.317 916.29 916.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1200 8e-05 1024 0.3 2400 333312 29.0311 16.0756 355.443 500.284 901.003 901.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1200 8e-05 1024 0.3 2368 333312 29.0269 16.0779 346.669 500.673 892.618 892.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1200 8e-05 1024 0.3 2400 331520 29.1492 16.0977 356.828 499.554 901.791 901.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1200 8e-05 1024 0.3 2352 331520 29.1559 16.0904 348.827 499.163 893.4 893.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1200 8e-05 1024 0.3 2368 335872 29.1761 16.1321 404.777 502.904 953.152 953.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1200 8e-05 1024 0.3 2368 330240 28.6913 15.9293 606.976 495.603 1147.36 1147.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1200 8e-05 4096 0.3 9390 336640 97.8637 74.2835 13753.7 2221.87 16148 16148.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1200 8e-05 4096 0.3 9390 336672 98.1086 74.3847 16456.6 2217.08 18846.4 18846.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1200 8e-05 4096 0.3 9390 336640 97.8568 74.3118 17124.7 2217.81 19514.9 19515.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1200 8e-05 4096 0.3 9390 336768 97.6788 74.236 15988.6 2219.86 18380.6 18380.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1200 8e-05 4096 0.3 9390 336800 98.4428 74.4695 16249 2217.24 18639.4 18639.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1200 8e-05 4096 0.3 9390 336448 97.8261 74.3261 16493.9 2214.46 18880.7 18880.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1200 8e-05 4096 0.3 9390 336480 98.3613 74.4858 16716.4 2219.5 19109 19109.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1200 8e-05 4096 0.3 9390 336384 97.9404 74.3506 16151.1 2218.13 18541.7 18541.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1200 8e-05 4096 0.3 9390 336384 98.0279 74.3885 16321 2220.69 18714.4 18714.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1200 8e-05 4096 0.3 9390 336000 98.2545 74.4339 17370.3 2216.73 19760 19760.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1200 8e-05 4096 0.3 9390 334848 97.8414 74.2844 20098.7 2217.18 22488.2 22488.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1200 8e-05 4096 0.3 9390 336896 97.7924 74.268 14175.3 2220.91 16568.5 16568.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1200 8e-05 4096 0.3 9390 336800 98.308 74.43 14286.2 2215.02 16674.2 16674.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1200 8e-05 4096 0.3 9390 336768 97.8819 74.3465 14271.4 2216.48 16660.3 16660.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1200 8e-05 4096 0.3 9390 336672 98.2388 74.4021 14493.2 2215.07 16881.1 16881.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1200 8e-05 4096 0.3 9390 336640 97.881 74.3178 14290.4 2215.71 16678.6 16678.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1200 8e-05 4096 0.3 9390 336672 98.0637 74.3804 16697.8 2214.55 19085 19085.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1200 8e-05 4096 0.3 9390 336640 97.8936 74.3216 16257.6 2214.74 18644.8 18645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1200 8e-05 4096 0.3 9390 336768 97.5728 74.249 17298.7 2214.76 19685.5 19685.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1200 8e-05 4096 0.3 9390 336800 98.3717 74.4364 17263.8 2216.75 19653.6 19653.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1200 8e-05 4096 0.3 9390 336448 97.7665 74.3178 17357.8 2216.49 19746.6 19746.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1200 8e-05 4096 0.3 9390 336480 98.3093 74.5124 17209.1 2218.62 19600.8 19601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1200 8e-05 4096 0.3 9390 336384 97.9595 74.3512 16465.9 2217.66 18856.1 18856.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1200 8e-05 4096 0.3 9390 336384 97.8935 74.409 18877 2240.19 21289.7 21289.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1200 8e-05 4096 0.3 9390 336000 98.2339 74.4413 19135.6 2218.05 21526.5 21526.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1200 8e-05 4096 0.3 9390 334848 97.8724 74.2787 17435.9 2215.84 19824.1 19824.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1200 8e-05 4096 0.3 9400 336896 97.7883 74.2616 13375.7 2215.6 15763.6 15763.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1200 8e-05 4096 0.3 9400 336800 98.3402 74.4066 15029.5 2237.57 17440.1 17440.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1200 8e-05 4096 0.3 9400 336768 97.9071 74.3003 13942.2 2216.33 16331 16331.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1200 8e-05 4096 0.3 9400 336672 98.2465 74.3996 14156.6 2215.06 16544.5 16544.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1200 8e-05 4096 0.3 9400 336640 97.9895 74.2953 13804 2220.05 16196.6 16196.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1200 8e-05 4096 0.3 9400 336672 98.15 74.3992 17489.9 2215.93 19878.6 19878.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1200 8e-05 4096 0.3 9400 336384 97.7035 74.2972 12066.1 2214.52 14452.8 14453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1200 8e-05 4096 0.3 9400 336640 97.8276 74.3178 17033.7 2215.15 19421.2 19421.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1200 8e-05 4096 0.3 9400 336000 97.5986 74.2893 11763.1 2219.94 14155.2 14155.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1200 8e-05 4096 0.3 9400 336768 97.6663 74.3029 15961.1 2215.18 18348.5 18348.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1200 8e-05 4096 0.3 9400 336384 97.9115 74.3746 11242.1 2223.44 13638 13638.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1200 8e-05 4096 0.3 9400 336800 98.3785 74.4516 16553.4 2217.17 18943.6 18943.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1200 8e-05 4096 0.3 9400 336000 98.163 74.4642 11516 2217.96 13906.8 13907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1200 8e-05 4096 0.3 9400 336448 97.751 74.2876 20801.1 2236.14 23209.5 23209.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1200 8e-05 4096 0.3 9400 336000 97.823 74.3813 13829 2217.52 16219 16219.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1200 8e-05 4096 0.3 9400 336480 98.2524 74.4986 20120 2220.92 22513.9 22514.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1200 8e-05 4096 0.3 9400 336000 97.8621 74.4075 13566.7 2216.86 15956 15956.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1200 8e-05 4096 0.3 9400 336384 97.8411 74.3572 19647.1 2220.29 22039.8 22040
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1200 8e-05 4096 0.3 9400 334848 97.8424 74.2758 13090.6 2217.48 15480.4 15480.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1200 8e-05 4096 0.3 9400 336384 97.9072 74.406 17213 2220.03 19605.6 19605.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1200 8e-05 4096 0.3 9400 334848 97.5799 74.1485 11864.5 2212.63 14249.1 14249.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1200 8e-05 4096 0.3 9400 336000 98.1636 74.4555 17554.2 2219.06 19946.2 19946.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1200 8e-05 4096 0.3 9400 336000 98.2445 74.4364 12709.9 2221.67 15104.5 15104.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1200 8e-05 4096 0.3 9408 336768 97.7971 74.2727 13252.8 2217.67 15642.8 15643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1200 8e-05 4096 0.3 9408 336640 98.3485 74.4322 13889.4 2221.98 16284.4 16284.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1200 8e-05 4096 0.3 9408 336576 97.9052 74.3532 13702.6 2217.44 16092.5 16092.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1200 8e-05 4096 0.3 9408 336384 97.8652 74.3314 8879.25 2219.9 11271.6 11271.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1200 8e-05 4096 0.3 9408 336448 98.1284 74.4165 15830.2 2237.99 18240.9 18241.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1200 8e-05 4096 0.3 9408 336000 97.8948 74.3876 9984.36 2216.42 12373.3 12373.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1200 8e-05 4096 0.3 9408 336640 97.7533 74.2836 14798.5 2215.62 17186.3 17186.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1200 8e-05 4096 0.3 9408 336384 97.8614 74.4037 9448.32 2219.44 11840.3 11840.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1200 8e-05 4096 0.3 9408 336384 103.423 74.4248 16842.6 2238.4 19259 19259.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1200 8e-05 4096 0.3 9408 335808 97.8977 74.384 11739.7 2219.14 14131.4 14131.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1200 8e-05 4096 0.3 9408 336320 97.916 74.3893 16051.2 2216.57 18440.3 18440.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1200 8e-05 4096 0.3 9408 336000 97.548 74.2873 11346.6 2218.58 13737.2 13737.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1200 8e-05 4096 0.3 9408 336384 97.7162 74.3758 20133.9 2238.96 22545.2 22545.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1200 8e-05 4096 0.3 9408 336384 97.8452 74.3935 13164 2221.12 15557.6 15557.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1200 8e-05 4096 0.3 9408 336400 98.4965 74.5245 20026.6 2220.66 22420.5 22420.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1200 8e-05 4096 0.3 9408 336000 98.0976 74.4489 13518.9 2219.12 15910.8 15911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1200 8e-05 4096 0.3 9408 336000 97.8757 74.3727 19625.8 2218.9 22017.2 22017.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1200 8e-05 4096 0.3 9408 336000 97.7528 74.3641 12896.1 2218.07 15286.5 15286.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1200 8e-05 4096 0.3 9408 336480 98.2249 74.5212 18921.5 2218.44 21312.9 21313.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1200 8e-05 4096 0.3 9408 336000 97.8907 74.3671 12231.7 2219.57 14623.8 14623.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1200 8e-05 4096 0.3 9408 336384 97.7986 74.3875 18071.5 2217.06 20461 20461.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1200 8e-05 4096 0.3 9408 334848 97.8342 74.2804 12353.2 2216.37 14741.9 14742.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1200 8e-05 4096 0.3 9400 336768 97.7991 74.2851 14926.8 2215.46 17314.6 17314.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1200 8e-05 4096 0.3 9400 336800 98.3655 74.4136 13358.9 2215.58 15747.5 15747.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1200 8e-05 4096 0.3 9400 336640 97.9175 74.3004 8607.43 2217.55 10997.4 10997.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1200 8e-05 4096 0.3 9400 336576 97.9659 74.37 14270.1 2215.78 16658.4 16658.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1200 8e-05 4096 0.3 9400 336384 97.8156 74.3593 9250.08 2217.57 11640.1 11640.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1200 8e-05 4096 0.3 9400 336672 98.1324 74.3807 15195 2216.63 17584.3 17584.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1200 8e-05 4096 0.3 9400 336448 97.8044 74.3016 9596.52 2219.38 11988.2 11988.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1200 8e-05 4096 0.3 9400 336640 97.8167 74.2707 15427.3 2217.27 17816.9 17817.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1200 8e-05 4096 0.3 9400 336384 97.895 74.3696 9879.99 2240.07 12292.5 12292.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1200 8e-05 4096 0.3 9400 336384 98.2092 74.431 16891.8 2221.05 19285.8 19285.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1200 8e-05 4096 0.3 9400 335808 97.8635 74.3763 11982.5 2218.01 14373 14373.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1200 8e-05 4096 0.3 9400 336640 97.8558 74.3035 16344.2 2215.81 18732.4 18732.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1200 8e-05 4096 0.3 9400 336000 97.5855 74.3079 11359.4 2218.72 13750.2 13750.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1200 8e-05 4096 0.3 9400 336384 97.7039 74.3304 19691.9 2217.13 22081.3 22081.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1200 8e-05 4096 0.3 9400 336384 97.8757 74.3754 13282.5 2219.85 15674.8 15675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1200 8e-05 4096 0.3 9400 336400 98.4635 74.5103 19909.3 2218.39 22300.9 22301.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1200 8e-05 4096 0.3 9400 336000 98.1084 74.44 13265 2217.11 15654.9 15655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1200 8e-05 4096 0.3 9400 336448 97.7262 74.3057 19110.9 2215.72 21498.9 21499.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1200 8e-05 4096 0.3 9400 336000 97.8299 74.3627 12412.8 2220.72 14805.9 14806.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1200 8e-05 4096 0.3 9400 336480 98.2657 74.496 18453.7 2217.55 20844.3 20844.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1200 8e-05 4096 0.3 9400 336000 97.8984 74.3589 12381.6 2218.3 14772.3 14772.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1200 8e-05 4096 0.3 9400 336384 97.8612 74.3224 17743.8 2219.11 20135.3 20135.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1200 8e-05 4096 0.3 9400 334848 97.7953 74.285 12656.3 2220.72 15049.3 15049.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1200 8e-05 4096 0.3 9408 336768 97.675 74.2789 13009.1 2217.62 15398.9 15399.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1200 8e-05 4096 0.3 9408 336640 97.8279 74.2704 8364.87 2219.99 10757.2 10757.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1200 8e-05 4096 0.3 9408 336800 98.3147 74.4267 13368.9 2217.15 15759 15759.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1200 8e-05 4096 0.3 9408 336640 97.835 74.3101 8624.4 2219.86 11016.6 11016.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1200 8e-05 4096 0.3 9408 336576 97.8664 74.3256 14446 2237.11 16855.5 16855.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1200 8e-05 4096 0.3 9408 336384 97.7558 74.3671 9148.94 2217.57 11538.9 11539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1200 8e-05 4096 0.3 9408 336672 98.1123 74.3813 14067.9 2216.89 16457.5 16457.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1200 8e-05 4096 0.3 9408 336448 97.7844 74.2816 9073.18 2215.13 11460.6 11460.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1200 8e-05 4096 0.3 9408 336000 98.0986 74.3772 7447.56 2216.8 9837.05 9837.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1200 8e-05 4096 0.3 9408 336640 97.7621 74.2782 13848.5 2215.6 16236.4 16236.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1200 8e-05 4096 0.3 9408 336384 97.8378 74.3563 9020.03 2219.67 11412.1 11412.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1200 8e-05 4096 0.3 9408 336384 97.881 74.3997 7463.11 2223.65 9859.27 9859.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1200 8e-05 4096 0.3 9408 336384 98.0725 74.409 20127.7 2217.69 22518.1 22518.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1200 8e-05 4096 0.3 9408 335808 97.821 74.3988 13190.5 2218.03 15580.9 15581.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1200 8e-05 4096 0.3 9408 335232 98.3467 74.5098 10718.1 2219.63 13110.8 13111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1200 8e-05 4096 0.3 9408 336640 97.7785 74.3044 19069.9 2215.12 21457.3 21457.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1200 8e-05 4096 0.3 9408 336000 97.5499 74.2806 12743.4 2215.49 15131 15131.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1200 8e-05 4096 0.3 9408 336000 97.882 74.4038 10771.6 2217.23 13161.3 13161.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1200 8e-05 4096 0.3 9408 336384 97.7199 74.3449 17892.6 2219.65 20284.6 20284.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1200 8e-05 4096 0.3 9408 336384 97.9015 74.369 11752.2 2218.83 14143.5 14143.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1200 8e-05 4096 0.3 9408 335232 98.1516 74.4942 10016.9 2226.39 12416.2 12416.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1200 8e-05 4096 0.3 9408 336400 98.4531 74.5348 17681.3 2217.53 20072.1 20072.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1200 8e-05 4096 0.3 9408 336000 98.1093 74.4473 12521.7 2216.38 14910.8 14911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1200 8e-05 4096 0.3 9408 336000 98.7772 74.5315 10304.4 2219.47 12697.4 12697.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1200 8e-05 4096 0.3 9408 336448 97.7463 74.3117 17360.4 2216.03 19748.7 19748.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1200 8e-05 4096 0.3 9408 336000 97.822 74.361 12145.6 2220.77 14538.8 14538.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1200 8e-05 4096 0.3 9408 334656 97.9487 74.3791 9901.77 2217.65 12292 12292.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1200 8e-05 4096 0.3 9408 336480 98.3067 74.5356 17193.1 2218.05 19584.2 19584.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1200 8e-05 4096 0.3 9408 336000 97.864 74.38 12011 2216.93 14400.4 14400.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1200 8e-05 4096 0.3 9408 335520 98.6138 74.5907 10192.3 2223.03 12588.8 12589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1200 8e-05 4096 0.3 9408 336384 97.8495 74.3791 16919.3 2217.8 19309.6 19309.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1200 8e-05 4096 0.3 9408 334848 97.8554 74.2977 11487.8 2218.46 13878.6 13878.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1200 8e-05 4096 0.3 9408 334848 97.6347 74.1739 10540.1 2234.02 12946.2 12946.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1200 8e-05 4096 0.3 9400 336640 97.8493 74.3033 13264.1 2238.41 15674.9 15675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1200 8e-05 4096 0.3 9400 336384 97.8423 74.3212 8549.8 2217.99 10940.2 10940.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1200 8e-05 4096 0.3 9400 336640 98.2884 74.4346 15181.5 2218.01 17572.5 17572.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1200 8e-05 4096 0.3 9400 336320 97.9063 74.3571 9569.88 2216.97 11959.3 11959.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1200 8e-05 4096 0.3 9400 336480 98.2602 74.4906 7785.44 2219.11 10177.5 10177.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1200 8e-05 4096 0.3 9400 336576 97.9374 74.3686 13873.3 2215.83 16261.7 16261.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1200 8e-05 4096 0.3 9400 336384 97.785 74.3451 8991.69 2219.07 11383.1 11383.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1200 8e-05 4096 0.3 9400 335808 97.8688 74.3656 7437.85 2216.96 9827.26 9827.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1200 8e-05 4096 0.3 9400 336448 98.2134 74.4432 19597.9 2217.94 21988.7 21988.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1200 8e-05 4096 0.3 9400 336000 97.8759 74.373 12317.1 2216.56 14706.1 14706.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1200 8e-05 4096 0.3 9400 336000 98.017 74.3775 10043.5 2217.48 12433.6 12433.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1200 8e-05 4096 0.3 9400 336384 97.7861 74.3311 18040 2216.51 20428.9 20429.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1200 8e-05 4096 0.3 9400 336384 97.8479 74.3549 11105.6 2219.09 13497.2 13497.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1200 8e-05 4096 0.3 9400 336384 97.8698 74.3981 9116.14 2220.5 11509.1 11509.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1200 8e-05 4096 0.3 9400 336384 98.1228 74.4306 18729.2 2215.48 21117.4 21117.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1200 8e-05 4096 0.3 9400 335808 97.8758 74.3574 12062 2216.86 14451.3 14451.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1200 8e-05 4096 0.3 9400 335232 98.351 74.4897 10666.2 2218.88 13058.1 13058.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1200 8e-05 4096 0.3 9400 335232 98.112 74.4921 9576.41 2222.33 11971.6 11971.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1200 8e-05 4096 0.3 9400 336320 97.8541 74.378 17490.6 2219.8 19882.8 19883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1200 8e-05 4096 0.3 9400 336000 97.5947 74.3132 12105.6 2217.57 14495.3 14495.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1200 8e-05 4096 0.3 9400 336000 97.8812 74.399 10099.6 2219.34 12491.5 12491.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1200 8e-05 4096 0.3 9400 335360 97.7113 74.2873 10079.2 2214.12 12465.5 12465.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1200 8e-05 4096 0.3 9400 336384 97.7323 74.3644 16800.2 2216.81 19189.4 19189.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1200 8e-05 4096 0.3 9400 336384 97.8799 74.3903 11825.2 2218.45 14216.2 14216.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1200 8e-05 4096 0.3 9400 335232 98.1843 74.4858 9712.16 2223.4 12108.5 12108.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1200 8e-05 4096 0.3 9400 334848 97.6057 74.1568 9023.09 2215.68 11410.8 11410.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1200 8e-05 4096 0.3 9400 336400 98.5134 74.5435 17220 2219.02 19612.4 19612.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1200 8e-05 4096 0.3 9400 336000 98.1118 74.4489 11713.4 2218.02 14104.2 14104.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1200 8e-05 4096 0.3 9400 336000 98.5099 74.5337 10574 2219.69 12967 12967.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1200 8e-05 4096 0.3 9400 336000 98.2172 74.4363 9307.26 2220.33 11700.5 11700.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1200 8e-05 4096 0.3 9408 336384 97.7959 74.3776 14303 2223.1 16698.5 16698.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1200 8e-05 4096 0.3 9408 336128 97.9561 74.436 9075.06 2221.12 11468.8 11469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1200 8e-05 4096 0.3 9408 336000 97.8832 74.4164 7494.41 2219.64 9886.57 9886.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1200 8e-05 4096 0.3 9408 336320 98.3208 74.5226 13830 2220.23 16223.3 16223.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1200 8e-05 4096 0.3 9408 336000 98.0132 74.4284 8980.64 2219.39 11372.7 11372.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1200 8e-05 4096 0.3 9408 336000 98.5084 74.6135 7404.53 2234.06 9811.93 9812.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1200 8e-05 4096 0.3 9408 336192 97.9285 74.4321 19028.5 2219.12 21420.2 21420.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1200 8e-05 4096 0.3 9408 336000 97.8764 74.426 11984.9 2241.09 14398.5 14398.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1200 8e-05 4096 0.3 9408 335808 97.8481 74.401 9710.63 2220.3 12103.4 12103.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1200 8e-05 4096 0.3 9408 335616 98.2814 74.5418 8178.32 2222.47 10573.8 10574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1200 8e-05 4096 0.3 9408 336224 98.1917 74.4795 17564.4 2220.32 19957.6 19957.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1200 8e-05 4096 0.3 9408 336000 97.9044 74.3719 11168.8 2218.02 13559.4 13559.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1200 8e-05 4096 0.3 9408 335328 98.336 74.5433 9149.27 2221.35 11543.7 11543.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1200 8e-05 4096 0.3 9408 336000 97.805 74.3726 8293.58 2217.44 10683.4 10683.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1200 8e-05 4096 0.3 9408 336128 97.9218 74.3758 16674.7 2220.82 19068.1 19068.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1200 8e-05 4096 0.3 9408 335872 98.0353 74.4577 10668.1 2222.79 13063.6 13063.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1200 8e-05 4096 0.3 9408 335616 98.2923 74.5239 8757.15 2245.07 11175.3 11175.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1200 8e-05 4096 0.3 9408 334848 97.8428 74.2949 7673.78 2238.12 10084.3 10084.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1200 8e-05 4096 0.3 9408 336096 98.2154 74.4827 17011.7 2217.76 19402.4 19402.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1200 8e-05 4096 0.3 9408 335808 97.8223 74.3822 11780.3 2217.58 14170.3 14170.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1200 8e-05 4096 0.3 9408 335232 98.3141 74.5182 9917.6 2219.55 12310.2 12310.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1200 8e-05 4096 0.3 9408 335232 98.1497 74.4919 9901.07 2221.5 12295.4 12295.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1200 8e-05 4096 0.3 9408 336000 97.9077 74.4348 16836.9 2240.35 19249.8 19250
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1200 8e-05 4096 0.3 9408 335360 97.9442 74.4244 11899.8 2220.89 14293.3 14293.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1200 8e-05 4096 0.3 9408 335040 98.433 74.5841 9863.12 2223.99 12260.4 12260.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1200 8e-05 4096 0.3 9408 334080 98.2301 74.4892 9031.42 2243.43 11447.8 11448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1200 8e-05 4096 0.3 9400 336512 97.737 74.332 15022.6 2217.66 17412.5 17412.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1200 8e-05 4096 0.3 9400 336384 97.7778 74.3323 9502.57 2218.33 11893.2 11893.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1200 8e-05 4096 0.3 9400 336384 97.7156 74.3506 7767.15 2219.03 10158.5 10158.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1200 8e-05 4096 0.3 9400 336480 98.2194 74.48 13862.4 2220.07 16255.4 16255.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1200 8e-05 4096 0.3 9400 336320 97.9201 74.3955 8898.36 2218.3 11289.2 11289.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1200 8e-05 4096 0.3 9400 336480 98.2509 74.4876 7427.95 2218.97 9819.9 9820.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1200 8e-05 4096 0.3 9400 336000 97.5908 74.3062 6406.54 2216.15 8794.8 8794.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1200 8e-05 4096 0.3 9400 336384 97.8472 74.3871 18750.4 2216.88 21139.7 21139.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1200 8e-05 4096 0.3 9400 336384 97.6446 74.3401 11604.2 2217.72 13994.1 13994.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1200 8e-05 4096 0.3 9400 335808 97.8719 74.3765 9511.93 2218.05 11902.5 11902.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1200 8e-05 4096 0.3 9400 336384 97.8387 74.374 8119.62 2219.96 10512 10512.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1200 8e-05 4096 0.3 9400 336224 98.2306 74.4684 17216.2 2218.58 19607.7 19607.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1200 8e-05 4096 0.3 9400 336000 97.9063 74.3853 10962.5 2220.48 13355.5 13355.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1200 8e-05 4096 0.3 9400 335328 98.3781 74.5266 8955.79 2218.84 11347.8 11347.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1200 8e-05 4096 0.3 9400 336000 97.821 74.3713 8087.66 2219.92 10480 10480.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1200 8e-05 4096 0.3 9400 336384 97.787 74.3459 16698.1 2217.34 19087.8 19088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1200 8e-05 4096 0.3 9400 336384 97.8368 74.341 10855 2219.81 13247.2 13247.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1200 8e-05 4096 0.3 9400 336384 97.8719 74.4161 9006.09 2218.59 11397.2 11397.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1200 8e-05 4096 0.3 9400 334848 97.7904 74.2923 7856.83 2218.66 10247.8 10248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1200 8e-05 4096 0.3 9400 336096 98.2607 74.5026 17588.7 2220.5 19982.2 19982.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1200 8e-05 4096 0.3 9400 335808 97.9082 74.4041 12521 2218.96 14912.5 14912.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1200 8e-05 4096 0.3 9400 335232 98.3437 74.4947 10268.8 2239.5 12681.4 12681.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1200 8e-05 4096 0.3 9400 335232 98.1604 74.4777 9626.45 2226.33 12025.6 12025.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1200 8e-05 4096 0.3 9400 335520 98.6322 74.5751 8868.12 2220.8 11262.4 11262.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1200 8e-05 4096 0.3 9400 336320 97.8293 74.3632 17024.4 2221.5 19418.3 19418.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1200 8e-05 4096 0.3 9400 336000 97.5744 74.2859 11593.9 2217.2 13983.2 13983.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1200 8e-05 4096 0.3 9400 336000 97.8815 74.4091 10116.2 2217.51 12506.2 12506.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1200 8e-05 4096 0.3 9400 335360 97.6536 74.2505 9120.71 2215.96 11508.8 11509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1200 8e-05 4096 0.3 9400 336000 98.2272 74.4445 8839.16 2240.35 11252.4 11252.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1200 8e-05 4096 0.3 9420 336896 97.6303 74.2789 13769.9 2218.16 16160.2 16160.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1200 8e-05 4096 0.3 9420 336640 97.7555 74.3088 8940.06 2217.34 11329.7 11329.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1200 8e-05 4096 0.3 9420 336768 97.515 74.3163 7303.46 2218.16 9693.69 9693.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1200 8e-05 4096 0.3 9420 336384 97.8556 74.3828 6308.13 2219.3 8699.89 8700.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1200 8e-05 4096 0.3 9420 336800 98.0693 74.4083 18759.9 2217.1 21149.7 21149.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1200 8e-05 4096 0.3 9420 336640 97.7004 74.3412 11613.3 2217.25 14002.8 14003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1200 8e-05 4096 0.3 9420 336480 98.2322 74.5239 9522.93 2220.03 11915.9 11916.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1200 8e-05 4096 0.3 9420 336000 97.601 74.3255 8063.69 2215.98 10451.8 10452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1200 8e-05 4096 0.3 9420 336768 97.7648 74.3111 17244.6 2214.77 19631.6 19631.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1200 8e-05 4096 0.3 9420 336768 97.5779 74.2687 10796.8 2215.99 13184.9 13185.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1200 8e-05 4096 0.3 9420 336384 97.7225 74.2612 8896.56 2215.01 11283.8 11284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1200 8e-05 4096 0.3 9420 336384 97.8533 74.387 8009.55 2218.54 10400.6 10400.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1200 8e-05 4096 0.3 9420 336000 97.8649 74.3681 6948.37 2216.34 9337.16 9337.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1200 8e-05 4096 0.3 9420 336672 98.0276 74.3904 16459.1 2216.17 18847.9 18848.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1200 8e-05 4096 0.3 9420 336448 97.783 74.3055 10429.9 2217.36 12819.6 12819.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1200 8e-05 4096 0.3 9420 336000 98.0404 74.3944 8791.7 2217.98 11182.3 11182.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1200 8e-05 4096 0.3 9420 336000 97.8154 74.3757 7708.47 2220.28 10101.2 10101.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1200 8e-05 4096 0.3 9420 336000 98.0895 74.3424 6814.13 2213.54 9200.32 9200.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1200 8e-05 4096 0.3 9420 336640 97.7183 74.2806 15233.2 2217.25 17622.7 17622.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1200 8e-05 4096 0.3 9420 336384 97.789 74.3833 10175.8 2238.97 12587.2 12587.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1200 8e-05 4096 0.3 9420 336384 97.8975 74.411 8428.84 2220.14 10821.5 10821.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1200 8e-05 4096 0.3 9420 334848 97.8111 74.2842 7525.1 2221.98 9919.4 9919.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1200 8e-05 4096 0.3 9420 335360 97.7338 74.2582 6927.19 2216.33 9315.74 9315.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1200 8e-05 4096 0.3 9408 336640 97.6486 74.2974 13530.7 2216.2 15919 15919.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1200 8e-05 4096 0.3 9408 336384 97.8334 74.3515 8667.07 2221.56 11061 11061.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1200 8e-05 4096 0.3 9408 336384 97.7181 74.3401 7169.37 2217.81 9559.46 9559.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1200 8e-05 4096 0.3 9408 336384 97.7893 74.4204 6190.74 2217.74 8580.91 8581.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1200 8e-05 4096 0.3 9408 336640 98.1434 74.4379 18062.3 2218.4 20453.6 20453.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1200 8e-05 4096 0.3 9408 336320 97.876 74.3705 10919.6 2218.55 13310.6 13310.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1200 8e-05 4096 0.3 9408 336480 98.2446 74.5214 9068.59 2239.47 11481.1 11481.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1200 8e-05 4096 0.3 9408 336000 97.5707 74.2772 7777.16 2237.2 10186.4 10186.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1200 8e-05 4096 0.3 9408 336000 98.1495 74.4846 7135.25 2218.04 9526.13 9526.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1200 8e-05 4096 0.3 9408 336576 97.7546 74.3538 16633.6 2217.49 19023.4 19023.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1200 8e-05 4096 0.3 9408 336384 97.6818 74.3452 10427.3 2220.66 12820.2 12820.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1200 8e-05 4096 0.3 9408 335808 97.852 74.3947 8560.75 2218.9 10952.1 10952.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1200 8e-05 4096 0.3 9408 336384 97.8952 74.3916 7553.14 2218.38 9944.04 9944.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1200 8e-05 4096 0.3 9408 336000 97.8618 74.3716 6689.69 2218.47 9080.61 9080.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1200 8e-05 4096 0.3 9408 336448 98.0925 74.4106 15562.7 2217.82 17953.3 17953.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1200 8e-05 4096 0.3 9408 336000 97.8774 74.3892 9964.22 2220.47 12357.2 12357.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1200 8e-05 4096 0.3 9408 336000 98.0095 74.3786 8422.61 2215.24 10810.5 10810.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1200 8e-05 4096 0.3 9408 336000 97.8084 74.3679 7375.98 2220.65 9769.04 9769.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1200 8e-05 4096 0.3 9408 334880 98.6293 74.5598 6528.32 2224.63 8926.36 8926.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1200 8e-05 4096 0.3 9408 336384 97.8553 74.3353 15066 2218.94 17457.3 17457.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1200 8e-05 4096 0.3 9408 336384 97.8264 74.3936 9889.28 2219.05 12280.8 12281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1200 8e-05 4096 0.3 9408 336384 97.8458 74.4002 8181.32 2218.21 10572 10572.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1200 8e-05 4096 0.3 9408 334848 97.8293 74.2902 7349.34 2217.3 9738.99 9739.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1200 8e-05 4096 0.3 9408 335360 97.661 74.2351 6731.78 2235.98 9139.89 9140.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1200 8e-05 4096 0.3 9408 334848 97.6194 74.2011 6246.51 2214.05 8632.6 8632.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1200 8e-05 4096 0.3 9472 336704 97.9692 74.3881 13510.6 2216.62 15899.8 15900
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1200 8e-05 4096 0.3 9472 336640 97.7324 74.3216 15069.9 2220.12 17462.3 17462.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1200 8e-05 4096 0.3 9472 336384 97.9928 74.3238 9747.92 2218.57 12139 12139.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1200 8e-05 4096 0.3 9472 336384 98.0414 74.3452 7952.14 2217.48 10342.2 10342.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1200 8e-05 4096 0.3 9472 336384 98.0219 74.3577 7101.52 2217.95 9492.07 9492.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1200 8e-05 4096 0.3 9472 336000 97.8668 74.3127 6489.38 2220.91 8882.68 8882.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1200 8e-05 4096 0.3 9472 336384 98.0246 74.3629 6013.86 2220.97 8407.43 8407.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1200 8e-05 4096 0.3 9472 336000 97.9478 74.3652 5631.48 2222.81 8026.83 8027.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1200 8e-05 4096 0.3 9472 334848 98.1255 74.3428 5332.6 2217.5 7722.8 7722.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1200 8e-05 4096 0.3 9420 336000 97.7849 74.3625 5180.42 2217.99 7570.78 7570.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1200 8e-05 4096 0.3 9408 336000 97.8401 74.3739 5090.8 2239.4 7502.62 7502.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1200 8e-05 4096 0.3 9400 334880 98.6536 74.6001 5214.28 2219.82 7607.58 7607.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1200 8e-05 4096 0.3 9408 334880 98.6132 74.5669 5184.31 2221.48 7579.19 7579.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1200 8e-05 4096 0.3 9408 336384 97.8888 74.3731 6024.31 2220.67 8417.46 8417.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1200 8e-05 4096 0.3 9408 336000 97.8668 74.4135 9003.72 2221.95 11398.2 11398.4
