read -sv run_verilog_mid/adder_32b_10_70_f4eca589744fb92830c3b73620864957.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_70_f4eca589744fb92830c3b73620864957_yosys.v
