module CNT(
	input wire clk,
	input wire rst_n,
	output wire [7:0] counter
);

	always@(posedge clk or negedge rst_n) begin
		if(!rst_n) begin
			counter = 8'd0;
		end else if (counter == 59) begin
			counter = 8'd0;
		end else begin
			counter = counter + 1;
		end

	end

endmodule