// Seed: 1537798753
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output wire id_2
);
  uwire id_4;
  wire  id_6;
  assign id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output tri id_2,
    input tri1 id_3,
    input tri id_4,
    output wire id_5,
    output tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11
    , id_20,
    input wor id_12,
    input tri id_13,
    input tri id_14,
    input supply0 id_15,
    input uwire id_16,
    input wand id_17,
    input tri0 id_18
);
  tri1 id_21 = id_11 == id_11;
  module_0(
      id_0, id_2, id_2
  );
endmodule
