--debug "typical" --relax --include "c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/vio/labtools_general_components_lib_v2_0/hdl/verilog" --include "c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/vio/labtools_xsdb_slave_lib_v3_0/hdl/verilog" --include "c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/vio/vio_v3_0/hdl" --include "c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/ila/labtools_general_components_lib_v2_0/hdl/verilog" --include "c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/ila/labtools_xsdb_slave_lib_v3_0/hdl/verilog" --include "c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/ila/ila_v4_0/hdl/verilog" -L "xbip_utils_v3_0" -L "axi_utils_v2_0" -L "xbip_pipe_v3_0" -L "xbip_bram18k_v3_0" -L "mult_gen_v12_0" -L "xbip_dsp48_wrapper_v3_0" -L "xbip_dsp48_addsub_v3_0" -L "xbip_dsp48_multadd_v3_0" -L "dds_compiler_v6_0" -L "xil_defaultlib" -L "fir_compiler_v7_1" -L "cmpy_v6_0" -L "blk_mem_gen_v8_2" -L "unisims_ver" -L "unimacro_ver" -L "secureip" --snapshot "KC705_fmc150_tb_behav" --prj "C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.sim/sim_1/behav/KC705_fmc150_tb.prj" "xil_defaultlib.KC705_fmc150_tb" "xil_defaultlib.glbl" 
