  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=conv2d.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/conv2d.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=conv2d_tb.cpp' from hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/conv2d_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=conv2d' from hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.997 seconds; current allocated memory: 134.035 MB.
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.362 seconds; current allocated memory: 136.555 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (conv2d.cpp:15:11)
INFO: [HLS 214-376] Pipelining loop< VITIS_LOOP_41_6> at conv2d.cpp:41:30 due to pipeline_loops threshold
INFO: [HLS 214-376] Pipelining loop< VITIS_LOOP_33_5> at conv2d.cpp:33:34 due to pipeline_loops threshold
INFO: [HLS 214-376] Pipelining loop< VITIS_LOOP_23_3> at conv2d.cpp:23:30 due to pipeline_loops threshold
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_7' is marked as complete unroll implied by the pipeline pragma (conv2d.cpp:46:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_8' is marked as complete unroll implied by the pipeline pragma (conv2d.cpp:47:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_7' (conv2d.cpp:46:34) in function 'conv2d' completely with a factor of 3 (conv2d.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_8' (conv2d.cpp:47:38) in function 'conv2d' completely with a factor of 3 (conv2d.cpp:6:0)
INFO: [HLS 214-115] Multiple burst writes of length 5408 and bit width 32 in loop 'VITIS_LOOP_19_1'(conv2d.cpp:19:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (conv2d.cpp:19:22)
INFO: [HLS 214-115] Multiple burst reads of length 84 and bit width 32 in loop 'VITIS_LOOP_22_2'(conv2d.cpp:22:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (conv2d.cpp:22:26)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 32 in loop 'VITIS_LOOP_33_5'(conv2d.cpp:33:34) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (conv2d.cpp:33:34)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (conv2d.cpp:46:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.322 seconds; current allocated memory: 138.770 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 138.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 143.645 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 145.238 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 167.145 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_22_2'(conv2d.cpp:22:26) and 'VITIS_LOOP_23_3'(conv2d.cpp:23:30) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_2' (conv2d.cpp:22:26) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 188.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2_VITIS_LOOP_23_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_2_VITIS_LOOP_23_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 192.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 193.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 193.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 193.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_41_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'linebuf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_6'.
WARNING: [HLS 200-448] Lower bound of II is 9 due to multiple bus read operation ('gmem_addr_read', conv2d.cpp:49) on port 'gmem' (conv2d.cpp:49), bus read operation ('gmem_addr_read_1', conv2d.cpp:49) on port 'gmem' (conv2d.cpp:49), bus read operation ('gmem_addr_read_2', conv2d.cpp:49) on port 'gmem' (conv2d.cpp:49), bus read operation ('gmem_addr_read_3', conv2d.cpp:49) on port 'gmem' (conv2d.cpp:49), bus read operation ('gmem_addr_read_4', conv2d.cpp:49) on port 'gmem' (conv2d.cpp:49), bus read operation ('gmem_addr_read_5', conv2d.cpp:49) on port 'gmem' (conv2d.cpp:49), bus read operation ('gmem_addr_read_6', conv2d.cpp:49) on port 'gmem' (conv2d.cpp:49), bus read operation ('gmem_addr_read_7', conv2d.cpp:49) on port 'gmem' (conv2d.cpp:49), bus read operation ('gmem_addr_read_8', conv2d.cpp:49) on port 'gmem' (conv2d.cpp:49) accessing 'gmem' m_axi read
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 60, loop 'VITIS_LOOP_41_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.755 seconds; current allocated memory: 193.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 193.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 193.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 194.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3' pipeline 'VITIS_LOOP_22_2_VITIS_LOOP_23_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_23_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 196.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_33_5' pipeline 'VITIS_LOOP_33_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_33_5/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_33_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.665 seconds; current allocated memory: 197.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_41_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_41_6' pipeline 'VITIS_LOOP_41_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_41_6/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_41_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 200.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/bias' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'weights', 'output_r', 'bias' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [RTMG 210-278] Implementing memory 'conv2d_linebuf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.918 seconds; current allocated memory: 205.594 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 209.617 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-2225] Wrote inferred directives to file C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/syn/inferred_directives.ini
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.945 seconds; current allocated memory: 215.754 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 5 seconds. Total elapsed time: 27.494 seconds; peak allocated memory: 215.809 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
