/******************************************************************************
*
* SOC.h - SOC memory map header file
*
* Copyright (c) 2008-2013 Texas Instruments Incorporated.  All rights reserved.
* Software License Agreement
*
* Texas Instruments (TI) is supplying this software for use solely and
* exclusively on TI devices. The software is owned by TI and/or its
* suppliers, and is protected under applicable patent and copyright laws.
*
* You may not combine this software with any open-source software if such
* combination would cause this software to become subject to any of the
* license terms applicable to such open source software.
*
* THIS SOFTWARE IS PROVIDED "AS IS" AND WITH ALL FAULTS.
* NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT
* NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. TI SHALL NOT, UNDER ANY
* CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL
* DAMAGES, FOR ANY REASON WHATSOEVER.
* 
******************************************************************************
*/
#ifndef _SOC_H_
#define _SOC_H_

#ifdef __cplusplus
extern "C"
{
#endif

#define SOC_GPMC_MEM_REG                                                        (0x0U)
#define SOC_QSPI_REG                                                            (0x30000000U)
#define SOC_MPU_ROM_SECURE_REG                                                  (0x40000000U)
#define SOC_MPU_ROM_PUBLIC_REG                                                  (0x40030000U)
#define SOC_MPU_SRAM_REG                                                        (0x402f0000U)
#define SOC_OCMCRAM_REG                                                         (0x40300000U)
#define SOC_MPU_L2_CACHE_REG                                                    (0x40500000U)
#define SOC_L3S_CFG_REG                                                         (0x44800000U)
#define SOC_L4_WKUP_AP_REG                                                      (0x44c00000U)
#define SOC_L4_WKUP_LA_REG                                                      (0x44c00800U)
#define SOC_L4_WKUP_REG_IP0_REG                                                 (0x44c01000U)
#define SOC_L4_WKUP_REG_IP1_REG                                                 (0x44c01400U)
#define SOC_WKUP_PROC_UMEM_L4_REG                                               (0x44d00000U)
#define SOC_WKUP_PROC_DMEM_L4_REG                                               (0x44d80000U)
#define SOC_OCP_SOCKET_PRM_REG                                                  (0x44df0000U)
#define SOC_PRM_MPU_REG                                                         (0x44df0300U)
#define SOC_PRM_GFX_REG                                                         (0x44df0400U)
#define SOC_PRM_RTC_REG                                                         (0x44df0524U)
#define SOC_PRM_TAMPER_REG                                                      (0x44df0624U)
#define SOC_PRM_CEFUSE_REG                                                      (0x44df0700U)
#define SOC_PRM_PER_REG                                                         (0x44df0800U)
#define SOC_PRM_WKUP_REG                                                        (0x44df2010U)
#define SOC_CM_WKUP_REG                                                         (0x44df2800U)
#define SOC_PRM_DEVICE_REG                                                      (0x44df4000U)
#define SOC_CM_DEVICE_REG                                                       (0x44df4100U)
#define SOC_CM_DPLL_REG                                                         (0x44df4200U)
#define SOC_CM_MPU_REG                                                          (0x44df8300U)
#define SOC_CM_GFX_REG                                                          (0x44df8400U)
#define SOC_CM_RTC_REG                                                          (0x44df8500U)
#define SOC_CM_TAMPER_REG                                                       (0x44df8600U)
#define SOC_CM_CEFUSE_REG                                                       (0x44df8700U)
#define SOC_CM_PER_REG                                                          (0x44df8800U)
#define SOC_TA_PRCM_REG                                                         (0x44e00000U)
#define SOC_DMTIMER0_REG                                                        (0x44e05000U)
#define SOC_TA_TIMER0_REG                                                       (0x44e06000U)
#define SOC_GPIO0_REG                                                           (0x44e07000U)
#define SOC_TA_GPIO0_REG                                                        (0x44e08000U)
#define SOC_UART0_REG                                                           (0x44e09000U)
#define SOC_TA_UART0_REG                                                        (0x44e0a000U)
#define SOC_I2C0_REG                                                            (0x44e0b000U)
#define SOC_TA_I2C0_REG                                                         (0x44e0c000U)
#define SOC_ADC_TSC_REG                                                         (0x44e0d000U)
#define SOC_CONTROL_MODULE_REG                                                  (0x44e10000U)
#define SOC_TA_CONTROL_REG                                                      (0x44e30000U)
#define SOC_DMTIMER1_1MS_REG                                                    (0x44e31000U)
#define SOC_WDT0_REG                                                            (0x44e33000U)
#define SOC_TA_WDT0_REG                                                         (0x44e34000U)
#define SOC_WDT1_REG                                                            (0x44e35000U)
#define SOC_TA_WDT1_REG                                                         (0x44e36000U)
#define SOC_SMARTREFLEX0_REG                                                    (0x44e37000U)
#define SOC_TA_SMARTREFLEX0_REG                                                 (0x44e38000U)
#define SOC_SMARTREFLEX1_REG                                                    (0x44e39000U)
#define SOC_TA_SMARTREFLEX1_REG                                                 (0x44e3a000U)
#define SOC_RTCSS_REG                                                           (0x44e3e000U)
#define SOC_TA_RTCSS_REG                                                        (0x44e3f000U)
#define SOC_L4_DEBUGSS_REG                                                      (0x44e40000U)
#define SOC_SYNCTIMER_REG                                                       (0x44e86000U)
#define SOC_TA_SYNCTIMER_REG                                                    (0x44e87000U)
#define SOC_TPMSS_BBD_CFG_INST_0_REG                                            (0x44e88000U)
#define SOC_TPMSS_CORE_CFG_INST_0_REG                                           (0x44e88000U)
#define SOC_TA_TPMSS_REG                                                        (0x44e92000U)
#define SOC_MMCSD2_REG                                                          (0x47810000U)
#define SOC_QSPI_ADDRSP0_REG                                                    (0x47900000U)
#define SOC_L4_FW_AP_REG                                                        (0x47c00000U)
#define SOC_L4_FW_LA_REG                                                        (0x47c00800U)
#define SOC_L4_FW_REG_REG                                                       (0x47c01000U)
#define SOC_EMIF_FW_REG                                                         (0x47c0c000U)
#define SOC_GPMC_FW_REG                                                         (0x47c0e000U)
#define SOC_OCMCRAM_FW_REG                                                      (0x47c10000U)
#define SOC_MPU_L2_CACHE_FW_REG                                                 (0x47c12000U)
#define SOC_GFX_FW_REG                                                          (0x47c14000U)
#define SOC_MMCSD2_FW_REG                                                       (0x47c24000U)
#define SOC_MCASP0_FW_REG                                                       (0x47c26000U)
#define SOC_MCASP1_FW_REG                                                       (0x47c28000U)
#define SOC_EDMA3TC_FW_REG                                                      (0x47c30000U)
#define SOC_QSPI_FW_REG                                                         (0x47c34000U)
#define SOC_PRU_ICSS_FW_REG                                                     (0x47c36000U)
#define SOC_EDMA3CC_FW_REG                                                      (0x47c38000U)
#define SOC_DEBUGSS_FW_REG                                                      (0x47c3e000U)
#define SOC_AES_FW_REG                                                          (0x47c40000U)
#define SOC_DES_FW_REG                                                          (0x47c42000U)
#define SOC_SHA_FW_REG                                                          (0x47c44000U)
#define SOC_ADC_TSC_FW_REG                                                      (0x47c46000U)
#define SOC_MAGCARD_FW_REG                                                      (0x47c48000U)
#define SOC_L4_PER_AP_REG                                                       (0x48000000U)
#define SOC_L4_PER_LA_REG                                                       (0x48000800U)
#define SOC_L4_PER_REG_IP0_REG                                                  (0x48001000U)
#define SOC_L4_PER_REG_IP1_REG                                                  (0x48001400U)
#define SOC_L4_PER_REG_IP2_REG                                                  (0x48001800U)
#define SOC_L4_PER_REG_IP3_REG                                                  (0x48001c00U)
#define SOC_CEFUSE_REG                                                          (0x48008000U)
#define SOC_TA_CEFUSE_REG                                                       (0x48009000U)
#define SOC_UART1_REG                                                           (0x48022000U)
#define SOC_TA_USART0_REG                                                       (0x48023000U)
#define SOC_UART2_REG                                                           (0x48024000U)
#define SOC_TA_USART1_REG                                                       (0x48025000U)
#define SOC_I2C1_REG                                                            (0x4802a000U)
#define SOC_TA_I2C1_REG                                                         (0x4802b000U)
#define SOC_MCSPI0_REG                                                          (0x48030000U)
#define SOC_TA_SPI0_REG                                                         (0x48031000U)
#define SOC_USIM0_REG                                                           (0x48034000U)
#define SOC_TA_USIM0_REG                                                        (0x48035000U)
#define SOC_USIM1_REG                                                           (0x48036000U)
#define SOC_TA_USIM1_REG                                                        (0x48037000U)
#define SOC_MCASP0_CFG_REG                                                      (0x48038000U)
#define SOC_TA_MCASP0_REG                                                       (0x4803a000U)
#define SOC_MCASP1_CFG_REG                                                      (0x4803c000U)
#define SOC_TA_MCASP1_REG                                                       (0x4803e000U)
#define SOC_DMTIMER2_REG                                                        (0x48040000U)
#define SOC_TA_TIMER2_REG                                                       (0x48041000U)
#define SOC_DMTIMER3_REG                                                        (0x48042000U)
#define SOC_TA_TIMER3_REG                                                       (0x48043000U)
#define SOC_DMTIMER4_REG                                                        (0x48044000U)
#define SOC_TA_TIMER4_REG                                                       (0x48045000U)
#define SOC_DMTIMER5_REG                                                        (0x48046000U)
#define SOC_TA_TIMER5_REG                                                       (0x48047000U)
#define SOC_DMTIMER6_REG                                                        (0x48048000U)
#define SOC_TA_TIMER6_REG                                                       (0x48049000U)
#define SOC_DMTIMER7_REG                                                        (0x4804a000U)
#define SOC_TA_TIMER7_REG                                                       (0x4804b000U)
#define SOC_GPIO1_REG                                                           (0x4804c000U)
#define SOC_TA_GPIO1_REG                                                        (0x4804d000U)
#define SOC_MMCSD0_REG                                                          (0x48060000U)
#define SOC_TA_MMC0_REG                                                         (0x48061000U)
#define SOC_ELM_REG                                                             (0x48080000U)
#define SOC_TA_ELM_REG                                                          (0x48090000U)
#define SOC_MAILBOX0_REG                                                        (0x480c8000U)
#define SOC_TA_MAILBOX0_REG                                                     (0x480c9000U)
#define SOC_SPINLOCK_REG                                                        (0x480ca000U)
#define SOC_TA_SPINLOCK_REG                                                     (0x480cb000U)
#define SOC_OCP_WP_NOC_REG                                                      (0x4818c000U)
#define SOC_TA_OCP_WP_NOC_REG                                                   (0x4818d000U)
#define SOC_P1500_REG                                                           (0x4818e000U)
#define SOC_TA_P1500_REG                                                        (0x4818f000U)
#define SOC_I2C2_REG                                                            (0x4819c000U)
#define SOC_TA_I2C2_REG                                                         (0x4819d000U)
#define SOC_MCSPI1_REG                                                          (0x481a0000U)
#define SOC_TA_SPI1_REG                                                         (0x481a1000U)
#define SOC_MCSPI2_REG                                                          (0x481a2000U)
#define SOC_TA_SPI2_REG                                                         (0x481a3000U)
#define SOC_MCSPI3_REG                                                          (0x481a4000U)
#define SOC_TA_SPI3_REG                                                         (0x481a5000U)
#define SOC_UART3_REG                                                           (0x481a6000U)
#define SOC_TA_USART2_REG                                                       (0x481a7000U)
#define SOC_UART4_REG                                                           (0x481a8000U)
#define SOC_TA_UART1_REG                                                        (0x481a9000U)
#define SOC_UART5_REG                                                           (0x481aa000U)
#define SOC_TA_UART2_REG                                                        (0x481ab000U)
#define SOC_GPIO2_REG                                                           (0x481ac000U)
#define SOC_TA_GPIO2_REG                                                        (0x481ad000U)
#define SOC_GPIO3_REG                                                           (0x481ae000U)
#define SOC_TA_GPIO3_REG                                                        (0x481af000U)
#define SOC_DMTIMER8_REG                                                        (0x481c1000U)
#define SOC_TA_TIMER8_REG                                                       (0x481c2000U)
#define SOC_DCAN0_REG                                                           (0x481cc000U)
#define SOC_TA_DCAN0_REG                                                        (0x481ce000U)
#define SOC_DCAN1_REG                                                           (0x481d0000U)
#define SOC_TA_DCAN1_REG                                                        (0x481d2000U)
#define SOC_MMCSD1_REG                                                          (0x481d8000U)
#define SOC_TA_MMC1_REG                                                         (0x481d9000U)
#define SOC_MPU_SCU_REG                                                         (0x48240000U)
#define SOC_MPU_PL310_REG                                                       (0x48242000U)
#define SOC_MPU_SCM_REG                                                         (0x48280004U)
#define SOC_MPU_WAKEUP_GEN_REG                                                  (0x48281000U)
#define SOC_MPU_CMU_REG                                                         (0x48290000U)
#define SOC_A2OCMURR_REG                                                        (0x482a0000U)
#define SOC_A2ORPT_REG                                                          (0x482a1000U)
#define SOC_A2OMISC_REG                                                         (0x482a2000U)
#define SOC_PWMSS0_REG                                                          (0x48300000U)
#define SOC_PWMSS0_ECAP_REG                                                     (0x48300100U)
#define SOC_PWMSS0_EQEP_REG                                                     (0x48300180U)
#define SOC_PWMSS0_EPWM_REG                                                     (0x48300200U)
#define SOC_TA_EPWMSS0_REG                                                      (0x48301000U)
#define SOC_PWMSS1_REG                                                          (0x48302000U)
#define SOC_PWMSS1_ECAP_REG                                                     (0x48302100U)
#define SOC_PWMSS1_EQEP_REG                                                     (0x48302180U)
#define SOC_PWMSS1_EPWM_REG                                                     (0x48302200U)
#define SOC_TA_EPWMSS1_REG                                                      (0x48303000U)
#define SOC_PWMSS2_REG                                                          (0x48304000U)
#define SOC_PWMSS2_ECAP_REG                                                     (0x48304100U)
#define SOC_PWMSS2_EQEP_REG                                                     (0x48304180U)
#define SOC_PWMSS2_EPWM_REG                                                     (0x48304200U)
#define SOC_TA_EPWMSS2_REG                                                      (0x48305000U)
#define SOC_PWMSS3_REG                                                          (0x48306000U)
#define SOC_PWMSS3_EPWM_REG                                                     (0x48306200U)
#define SOC_TA_EPWMSS3_REG                                                      (0x48307000U)
#define SOC_PWMSS4_REG                                                          (0x48308000U)
#define SOC_PWMSS4_EPWM_REG                                                     (0x48308200U)
#define SOC_TA_EPWMSS4_REG                                                      (0x48309000U)
#define SOC_PWMSS5_REG                                                          (0x4830a000U)
#define SOC_PWMSS5_EPWM_REG                                                     (0x4830a200U)
#define SOC_TA_EPWMSS5_REG                                                      (0x4830b000U)
#define SOC_RNG_REG                                                             (0x48310000U)
#define SOC_TA_RNG_REG                                                          (0x48312000U)
#define SOC_CRYPTODMA_REG                                                       (0x48313000U)
#define SOC_TA_CRYPTODMA_REG                                                    (0x48314000U)
#define SOC_PKA_REG                                                             (0x48318080U)
#define SOC_TA_PKA_REG                                                          (0x4831c000U)
#define SOC_GPIO4_REG                                                           (0x48320000U)
#define SOC_TA_GPIO4_REG                                                        (0x48321000U)
#define SOC_GPIO5_REG                                                           (0x48322000U)
#define SOC_TA_GPIO5_REG                                                        (0x48323000U)
#define SOC_VPFE0_REG                                                           (0x48326000U)
#define SOC_TA_VPFE0_REG                                                        (0x48327000U)
#define SOC_VPFE1_REG                                                           (0x48328000U)
#define SOC_TA_VPFE1_REG                                                        (0x48329000U)
#define SOC_DSS_TOP_REG                                                         (0x4832a000U)
#define SOC_DSS_DISPC_REG                                                       (0x4832a400U)
#define SOC_DSS_MADDRSPACE2_REG                                                 (0x4832a800U)
#define SOC_DSS_MADDRSPACE3_REG                                                 (0x4832ac00U)
#define SOC_DSS_MADDRSPACE4_REG                                                 (0x4832b000U)
#define SOC_TA_DSS_REG                                                          (0x4832c000U)
#define SOC_DMTIMER9_REG                                                        (0x4833d000U)
#define SOC_TA_TIMER9_REG                                                       (0x4833e000U)
#define SOC_DMTIMER10_REG                                                       (0x4833f000U)
#define SOC_TA_TIMER10_REG                                                      (0x48340000U)
#define SOC_DMTIMER11_REG                                                       (0x48341000U)
#define SOC_TA_TIMER11_REG                                                      (0x48342000U)
#define SOC_MCSPI4_REG                                                          (0x48345000U)
#define SOC_TA_SPI4_REG                                                         (0x48346000U)
#define SOC_HDQ1W_REG                                                           (0x48347000U)
#define SOC_TA_HDQ1W_REG                                                        (0x48348000U)
#define SOC_MAGCARD_REG                                                         (0x4834c000U)
#define SOC_TA_MAG_CARD_REG                                                     (0x4834e000U)
#define SOC_USBOTGSS_C2_WRAPPER_REG                                             (0x48380000U)
#define SOC_DWC_USB3_REG                                                        (0x48390000U)
#define SOC_TA_USB0_SLV0_REG                                                    (0x483a0000U)
#define SOC_OCP2SCP_INST_0_REG                                                  (0x483a8000U)
#define SOC_USB2PHY_INST_0_REG                                                  (0x483ac000U)
#define SOC_TA_USB0_SLV1_REG                                                    (0x483b0000U)
#define SOC_USB1_CONTROL_REG                                                    (0x483c0000U)
#define SOC_TA_USB1_SLV0_REG                                                    (0x483e0000U)
#define SOC_USB1_PHY_REG                                                        (0x483e8000U)
#define SOC_TA_USB1_SLV1_REG                                                    (0x483f0000U)
#define SOC_ERMC_REG                                                            (0x483f2000U)
#define SOC_TA_OCMC8_REG                                                        (0x483f4000U)
#define SOC_EDMA3CC_REG                                                         (0x49000000U)
#define SOC_EDMA3TC0_REG                                                        (0x49800000U)
#define SOC_EDMA3TC1_REG                                                        (0x49900000U)
#define SOC_EDMA3TC2_REG                                                        (0x49a00000U)
#define SOC_L4_FAST_AP_REG                                                      (0x4a000000U)
#define SOC_L4_FAST_LA_REG                                                      (0x4a000800U)
#define SOC_L4_FAST_REG_REG                                                     (0x4a001000U)
#define SOC_ISS_REG                                                             (0x4a100000U)
#define SOC_IPORT_REG                                                           (0x4a100100U)
#define SOC_ICPDMA_REG                                                          (0x4a100800U)
#define SOC_ISTATERAM_REG                                                       (0x4a100a00U)
#define SOC_ICPTS_REG                                                           (0x4a100c00U)
#define SOC_IALE_REG                                                            (0x4a100d00U)
#define SOC_ISL1_REG                                                            (0x4a100d80U)
#define SOC_ISL2_REG                                                            (0x4a100dc0U)
#define SOC_IWR_REG                                                             (0x4a101200U)
#define SOC_TA_CPGMAC0_REG                                                      (0x4a108000U)
#define SOC_OTFA_REG                                                            (0x4a400000U)
#define SOC_TA_OTFA_EMIF_REG                                                    (0x4a402000U)
#define SOC_DEBUGSS_REG                                                         (0x4b000000U)
#define SOC_EMIF_ADDRSP0_REG                                                    (0x4c000000U)
#define SOC_GPMC_CONFIG_REG                                                     (0x50000000U)
#define SOC_SHA_ADDRSP0_REG                                                     (0x53000000U)
#define SOC_AES_ADDRSP0_REG                                                     (0x53400000U)
#define SOC_DES_ADDRSP0_REG                                                     (0x53600000U)
#define SOC_PRU_ICSS1_U_DATA_RAM0                                               (0x54400000U)
#define SOC_PRU_ICSS1_U_DATA_RAM1                                               (0x54402000U)
#define SOC_PRU_ICSS1_U_SHARED_RAM                                              (0x54410000U)
#define SOC_PRU_ICSS1_U_INTC_REG                                                (0x54420000U)
#define SOC_PRU_ICSS1_U_PRU0_CTRL_REG                                           (0x54422000U)
#define SOC_PRU_ICSS1_U_PRU0_DEBUG_REG                                          (0x54422400U)
#define SOC_PRU_ICSS1_U_PRU1_CTRL_REG                                           (0x54424000U)
#define SOC_PRU_ICSS1_U_PRU1_DEBUG_REG                                          (0x54424400U)
#define SOC_PRU_ICSS1_U_CFG_REG                                                 (0x54426000U)
#define SOC_PRU_ICSS1_U_UART_REG                                                (0x54428000U)
#define SOC_PRU_ICSS1_U_IEP_REG                                                 (0x5442e000U)
#define SOC_PRU_ICSS1_U_ECAP_REG                                                (0x54430000U)
#define SOC_PRU_ICSS1_U_MII_RT_CFG_REG                                          (0x54432000U)
#define SOC_PRU_ICSS1_U_MII_MDIO_REG                                            (0x54432400U)
#define SOC_PRU_ICSS1_U_INST_RAM0                                               (0x54434000U)
#define SOC_PRU_ICSS1_U_INST_RAM1                                               (0x54438000U)
#define SOC_PRU_ICSS0_U_DATA_RAM0                                               (0x54440000U)
#define SOC_PRU_ICSS0_U_DATA_RAM1                                               (0x54442000U)
#define SOC_PRU_ICSS0_U_SHARED_RAM                                              (0x54450000U)
#define SOC_PRU_ICSS0_U_INTC_REG                                                (0x54460000U)
#define SOC_PRU_ICSS0_U_PRU0_CTRL_REG                                           (0x54462000U)
#define SOC_PRU_ICSS0_U_PRU0_DEBUG_REG                                          (0x54462400U)
#define SOC_PRU_ICSS0_U_PRU1_CTRL_REG                                           (0x54464000U)
#define SOC_PRU_ICSS0_U_PRU1_DEBUG_REG                                          (0x54464400U)
#define SOC_PRU_ICSS0_U_CFG_REG                                                 (0x54466000U)
#define SOC_PRU_ICSS0_U_UART_REG                                                (0x54468000U)
#define SOC_PRU_ICSS0_U_IEP_REG                                                 (0x5446e000U)
#define SOC_PRU_ICSS0_U_ECAP_REG                                                (0x54470000U)
#define SOC_PRU_ICSS0_U_MII_RT_CFG_REG                                          (0x54472000U)
#define SOC_PRU_ICSS0_U_MII_MDIO_REG                                            (0x54472400U)
#define SOC_PRU_ICSS0_U_INST_RAM0                                               (0x54474000U)
#define SOC_PRU_ICSS0_U_INST_RAM1                                               (0x54478000U)
#define SOC_MAGCARD_DMA_REG                                                     (0x54800000U)
#define SOC_ADC_TSC_DMA_REG                                                     (0x54c00000U)
#define SOC_GFX_REG                                                             (0x56000000U)
#define SOC_EMIF_ADDRSP1_REG                                                    (0x80000000U)
#define SOC_L3F_CFG_REG                                                         (0x88000000U)

/* Memory Sizes */
#define SOC_PRU_ICSS0_U_DATA_RAM0_SIZE                                          (0x1000U)
#define SOC_PRU_ICSS0_U_DATA_RAM1_SIZE                                          (0x1000U)
#define SOC_PRU_ICSS0_U_INST_RAM0_SIZE                                          (0x1000U)
#define SOC_PRU_ICSS0_U_INST_RAM1_SIZE                                          (0x1000U)
#define SOC_PRU_ICSS0_U_SHARED_RAM_SIZE                                         (0x0000U)

#define SOC_PRU_ICSS1_U_OCMC_RAM_SIZE                                           (0x40000U)
#define SOC_PRU_ICSS1_U_DATA_RAM0_SIZE                                          (0x2000U)
#define SOC_PRU_ICSS1_U_DATA_RAM1_SIZE                                          (0x2000U)
#define SOC_PRU_ICSS1_U_INST_RAM0_SIZE                                          (0x3000U)
#define SOC_PRU_ICSS1_U_INST_RAM1_SIZE                                          (0x3000U)
#define SOC_PRU_ICSS1_U_SHARED_RAM_SIZE                                         (0x8000U)

#ifdef __cplusplus
}
#endif
#endif /* _SOC_H_ */
