

================================================================
== Vitis HLS Report for 'estimate'
================================================================
* Date:           Sun Feb  5 17:06:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.660 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_estimate_Pipeline_1_fu_287                 |estimate_Pipeline_1                 |     3003|     3003|  0.180 ms|  0.180 ms|  3003|  3003|       no|
        |grp_estimate_Pipeline_2_fu_294                 |estimate_Pipeline_2                 |        4|        ?|  0.240 us|         ?|     4|     ?|       no|
        |grp_estimate_Pipeline_3_fu_305                 |estimate_Pipeline_3                 |     2003|     2003|  0.120 ms|  0.120 ms|  2003|  2003|       no|
        |grp_estimate_Pipeline_4_fu_312                 |estimate_Pipeline_4                 |        4|        ?|  0.240 us|         ?|     4|     ?|       no|
        |grp_estimate_Pipeline_VITIS_LOOP_122_1_fu_323  |estimate_Pipeline_VITIS_LOOP_122_1  |        ?|        ?|         ?|         ?|     ?|     ?|       no|
        |grp_RANSAC_PnP_fu_339                          |RANSAC_PnP                          |        ?|        ?|         ?|         ?|     ?|     ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        |- VITIS_LOOP_114_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      211|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      281|  8410|   352041|  1817018|    2|
|Memory               |        4|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      606|    -|
|Register             |        -|     -|      464|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      285|  8410|   352505|  1817835|    3|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  2976|   871680|   435840|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       21|   282|       40|      417|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     2688|  5952|  1743360|   871680|  640|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       10|   141|       20|      208|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+------+--------+---------+-----+
    |                    Instance                   |               Module               | BRAM_18K|  DSP |   FF   |   LUT   | URAM|
    +-----------------------------------------------+------------------------------------+---------+------+--------+---------+-----+
    |grp_RANSAC_PnP_fu_339                          |RANSAC_PnP                          |      281|  8398|  350172|  1805199|    2|
    |ddiv_64ns_64ns_64_5_no_dsp_1_U4767             |ddiv_64ns_64ns_64_5_no_dsp_1        |        0|     0|       0|        0|    0|
    |grp_estimate_Pipeline_1_fu_287                 |estimate_Pipeline_1                 |        0|     0|      28|      276|    0|
    |grp_estimate_Pipeline_2_fu_294                 |estimate_Pipeline_2                 |        0|     0|     114|     1262|    0|
    |grp_estimate_Pipeline_3_fu_305                 |estimate_Pipeline_3                 |        0|     0|      26|      274|    0|
    |grp_estimate_Pipeline_4_fu_312                 |estimate_Pipeline_4                 |        0|     0|     114|     1253|    0|
    |grp_estimate_Pipeline_VITIS_LOOP_122_1_fu_323  |estimate_Pipeline_VITIS_LOOP_122_1  |        0|    12|    1587|     8754|    0|
    +-----------------------------------------------+------------------------------------+---------+------+--------+---------+-----+
    |Total                                          |                                    |      281|  8410|  352041|  1817018|    2|
    +-----------------------------------------------+------------------------------------+---------+------+--------+---------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ref_tmp2_U  |ProjectPoints_ref_tmp_RAM_AUTO_1R1W    |        4|  0|   0|    0|  1001|   64|     1|        64064|
    |ref_tmp_U   |RANSAC_PnP_ref_tmp_i220_RAM_AUTO_1R1W  |        0|  0|   0|    1|  1501|   64|     1|        96064|
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                       |        4|  0|   0|    1|  2502|  128|     2|       160128|
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_23_fu_506_p2            |         +|   0|  0|  39|          32|           1|
    |add_ln114_fu_422_p2               |         +|   0|  0|  39|          32|           1|
    |empty_1466_fu_452_p2              |         -|   0|  0|  23|          16|          16|
    |ap_block_state13_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done   |       and|   0|  0|   2|           1|           1|
    |empty_1463_fu_408_p2              |      icmp|   0|  0|  20|          32|           1|
    |empty_1470_fu_492_p2              |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln114_24_fu_501_p2           |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln114_fu_417_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln97_fu_580_p2               |      icmp|   0|  0|  20|          32|           9|
    |empty_1474_fu_550_p2              |       xor|   0|  0|   6|           5|           6|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 211|         247|         101|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  102|         21|    1|         21|
    |em_address0        |   37|          7|   11|         77|
    |em_address1        |   26|          5|   11|         55|
    |em_ce0             |   31|          6|    1|          6|
    |em_ce1             |   20|          4|    1|          4|
    |em_d0              |   37|          7|  256|       1792|
    |em_d1              |   20|          4|  256|       1024|
    |em_we0             |   37|          7|   32|        224|
    |em_we1             |   20|          4|   32|        128|
    |grp_fu_750_ce      |   14|          3|    1|          3|
    |grp_fu_750_p0      |   14|          3|   64|        192|
    |grp_fu_750_p1      |   14|          3|   64|        192|
    |i_145_fu_166       |    9|          2|   32|         64|
    |i_fu_150           |    9|          2|   32|         64|
    |k_address0         |   14|          3|    4|         12|
    |k_address1         |   14|          3|    4|         12|
    |ref_tmp2_address0  |   26|          5|   10|         50|
    |ref_tmp2_ce0       |   20|          4|    1|          4|
    |ref_tmp2_d0        |   14|          3|   64|        192|
    |ref_tmp2_we0       |   14|          3|    8|         24|
    |ref_tmp_address0   |   26|          5|   11|         55|
    |ref_tmp_ce0        |   20|          4|    1|          4|
    |ref_tmp_d0         |   14|          3|   64|        192|
    |ref_tmp_we0        |   14|          3|    8|         24|
    |tmpArray_address0  |   20|          4|   19|         76|
    |tmpArray_ce0       |   20|          4|    1|          4|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  606|        122|  989|       4495|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_23_reg_697                                        |  32|   0|   32|          0|
    |add_ln114_reg_648                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                   |  20|   0|   20|          0|
    |empty_1463_reg_641                                          |   1|   0|    1|          0|
    |empty_1466_reg_653                                          |  13|   0|   16|          3|
    |empty_1467_reg_658                                          |  11|   0|   14|          3|
    |empty_1468_reg_663                                          |   2|   0|    5|          3|
    |empty_1469_reg_680                                          |  32|   0|   32|          0|
    |empty_1470_reg_690                                          |   1|   0|    1|          0|
    |empty_1474_reg_712                                          |   5|   0|    5|          0|
    |empty_reg_631                                               |  32|   0|   32|          0|
    |grp_RANSAC_PnP_fu_339_ap_start_reg                          |   1|   0|    1|          0|
    |grp_estimate_Pipeline_1_fu_287_ap_start_reg                 |   1|   0|    1|          0|
    |grp_estimate_Pipeline_2_fu_294_ap_start_reg                 |   1|   0|    1|          0|
    |grp_estimate_Pipeline_3_fu_305_ap_start_reg                 |   1|   0|    1|          0|
    |grp_estimate_Pipeline_4_fu_312_ap_start_reg                 |   1|   0|    1|          0|
    |grp_estimate_Pipeline_VITIS_LOOP_122_1_fu_323_ap_start_reg  |   1|   0|    1|          0|
    |i_145_fu_166                                                |  32|   0|   32|          0|
    |i_fu_150                                                    |  32|   0|   32|          0|
    |k_load_1_reg_732                                            |  64|   0|   64|          0|
    |k_load_reg_727                                              |  64|   0|   64|          0|
    |p_cast14_reg_707                                            |   9|   0|   13|          4|
    |p_cast1_reg_636                                             |  32|   0|   32|          0|
    |p_cast4_reg_685                                             |  32|   0|   32|          0|
    |tmp_s_reg_702                                               |  12|   0|   16|          4|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 464|   0|  481|         17|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|      estimate|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|      estimate|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|      estimate|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|      estimate|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|      estimate|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|      estimate|  return value|
|em_address0         |  out|   11|   ap_memory|            em|         array|
|em_ce0              |  out|    1|   ap_memory|            em|         array|
|em_we0              |  out|   32|   ap_memory|            em|         array|
|em_d0               |  out|  256|   ap_memory|            em|         array|
|em_q0               |   in|  256|   ap_memory|            em|         array|
|em_address1         |  out|   11|   ap_memory|            em|         array|
|em_ce1              |  out|    1|   ap_memory|            em|         array|
|em_we1              |  out|   32|   ap_memory|            em|         array|
|em_d1               |  out|  256|   ap_memory|            em|         array|
|em_q1               |   in|  256|   ap_memory|            em|         array|
|match_val_address0  |  out|   10|   ap_memory|     match_val|         array|
|match_val_ce0       |  out|    1|   ap_memory|     match_val|         array|
|match_val_q0        |   in|    9|   ap_memory|     match_val|         array|
|p_read              |   in|   10|     ap_none|        p_read|        scalar|
|kp0_address0        |  out|   10|   ap_memory|           kp0|         array|
|kp0_ce0             |  out|    1|   ap_memory|           kp0|         array|
|kp0_q0              |   in|   64|   ap_memory|           kp0|         array|
|kp0_address1        |  out|   10|   ap_memory|           kp0|         array|
|kp0_ce1             |  out|    1|   ap_memory|           kp0|         array|
|kp0_q1              |   in|   64|   ap_memory|           kp0|         array|
|kp1_address0        |  out|   10|   ap_memory|           kp1|         array|
|kp1_ce0             |  out|    1|   ap_memory|           kp1|         array|
|kp1_q0              |   in|   64|   ap_memory|           kp1|         array|
|kp1_address1        |  out|   10|   ap_memory|           kp1|         array|
|kp1_ce1             |  out|    1|   ap_memory|           kp1|         array|
|kp1_q1              |   in|   64|   ap_memory|           kp1|         array|
|k_address0          |  out|    4|   ap_memory|             k|         array|
|k_ce0               |  out|    1|   ap_memory|             k|         array|
|k_q0                |   in|   64|   ap_memory|             k|         array|
|k_address1          |  out|    4|   ap_memory|             k|         array|
|k_ce1               |  out|    1|   ap_memory|             k|         array|
|k_q1                |   in|   64|   ap_memory|             k|         array|
|depth_address0      |  out|   19|   ap_memory|         depth|         array|
|depth_ce0           |  out|    1|   ap_memory|         depth|         array|
|depth_q0            |   in|   64|   ap_memory|         depth|         array|
|tmpArray_address0   |  out|   19|   ap_memory|      tmpArray|         array|
|tmpArray_ce0        |  out|    1|   ap_memory|      tmpArray|         array|
|tmpArray_q0         |   in|    1|   ap_memory|      tmpArray|         array|
+--------------------+-----+-----+------------+--------------+--------------+

