# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/rafael/Documentos/RFSoc/MTS_4x4_PD_nw/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6.xci
# IP: The module: 'design_1_axis_data_fifo_0_6' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/rafael/Documentos/RFSoc/MTS_4x4_PD_nw/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_axis_data_fifo_0_6'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: /home/rafael/Documentos/RFSoc/MTS_4x4_PD_nw/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6.xci
# IP: The module: 'design_1_axis_data_fifo_0_6' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/rafael/Documentos/RFSoc/MTS_4x4_PD_nw/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_axis_data_fifo_0_6'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
