#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri May  6 15:08:47 2022
# Process ID: 7288
# Current directory: V:/cpu/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12336 V:\cpu\cpu\cpu.xpr
# Log file: V:/cpu/cpu/vivado.log
# Journal file: V:/cpu/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/cpu/cpu/cpu.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/cpu/cpu/cpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1210.434 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open V:/cpu/cpu/cpu.srcs/sources_1/new/fwdamux.v w ]
add_files V:/cpu/cpu/cpu.srcs/sources_1/new/fwdamux.v
close [ open V:/cpu/cpu/cpu.srcs/sources_1/new/fwdbmux.v w ]
add_files V:/cpu/cpu/cpu.srcs/sources_1/new/fwdbmux.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/cpu/cpu/cpu.srcs/sources_1/new/fwdbmux.v] -no_script -reset -force -quiet
remove_files  V:/cpu/cpu/cpu.srcs/sources_1/new/fwdbmux.v
export_ip_user_files -of_objects  [get_files V:/cpu/cpu/cpu.srcs/sources_1/new/fwdamux.v] -no_script -reset -force -quiet
remove_files  V:/cpu/cpu/cpu.srcs/sources_1/new/fwdamux.v
close [ open V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v w ]
add_files V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v
update_compile_order -fileset sources_1
close [ open V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v w ]
add_files V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: datapath
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.324 ; gain = 261.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.527 ; gain = 310.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1681.527 ; gain = 310.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1681.527 ; gain = 310.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1681.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1799.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1902.855 ; gain = 532.090
37 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1902.855 ; gain = 692.422
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1950.359 ; gain = 31.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1988.012 ; gain = 69.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.855 ; gain = 93.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.855 ; gain = 93.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2019.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2019.422 ; gain = 100.824
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2019.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2019.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.426 ; gain = 9.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.426 ; gain = 9.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2039.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2039.930 ; gain = 20.508
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid_pipeline_register
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regrt_multiplexer
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.idexe_pipeline_register
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exmem_pipeline_register
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb_pipeline_register
Compiling module xil_defaultlib.writeback_mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May  6 20:34:46 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2309.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2309.102 ; gain = 0.000
close [ open V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v w ]
add_files V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2309.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2331.238 ; gain = 22.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2331.238 ; gain = 22.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2345.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2345.637 ; gain = 36.535
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'rs' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'rt' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'mrn' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'mm2reg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'mwreg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'etwo' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'em2reg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'ewreg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwda' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwdb' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7023] instance 'control_unit' of module 'control_unit' has 18 connections declared, but only 8 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2345.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2345.637 ; gain = 0.000
refresh_design
ERROR: [Synth 8-1031] ern is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:70]
ERROR: [Synth 8-1031] ern is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:70]
INFO: [Synth 8-2350] module control_unit ignored due to previous errors [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
Failed to read verilog 'V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.637 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-1031] ern is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:70]
ERROR: [Synth 8-1031] ern is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:70]
ERROR: [Synth 8-1031] ern is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:83]
ERROR: [Synth 8-1031] ern is not declared [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:83]
INFO: [Synth 8-2350] module control_unit ignored due to previous errors [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
Failed to read verilog 'V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'rs' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'rt' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'mrn' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'mm2reg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'mwreg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'ern' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'em2reg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'ewreg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwda' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwdb' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7023] instance 'control_unit' of module 'control_unit' has 18 connections declared, but only 8 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2345.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2345.637 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'rs' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'rt' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'mm2reg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'mwreg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'ern' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'em2reg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'ewreg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwda' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwdb' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7023] instance 'control_unit' of module 'control_unit' has 18 connections declared, but only 9 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2345.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2345.637 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'rs' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'rt' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'mwreg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'ern' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'em2reg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'ewreg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwda' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwdb' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7023] instance 'control_unit' of module 'control_unit' has 18 connections declared, but only 10 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2345.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2345.637 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'rs' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'rt' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'ern' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'em2reg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'ewreg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwda' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwdb' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7023] instance 'control_unit' of module 'control_unit' has 18 connections declared, but only 11 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.637 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2346.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2346.297 ; gain = 0.660
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2346.297 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'rs' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'rt' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'em2reg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'ewreg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwda' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwdb' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7023] instance 'control_unit' of module 'control_unit' has 18 connections declared, but only 12 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.297 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.297 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.297 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2354.969 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2354.969 ; gain = 8.672
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2354.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'rs' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'rt' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'ewreg' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwda' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwdb' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7023] instance 'control_unit' of module 'control_unit' has 18 connections declared, but only 13 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2354.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2354.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2354.969 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2355.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2355.199 ; gain = 0.230
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2355.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'rs' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'rt' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwda' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwdb' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7023] instance 'control_unit' of module 'control_unit' has 18 connections declared, but only 14 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2355.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2355.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2355.199 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2363.215 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2363.215 ; gain = 8.016
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2363.215 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'rs' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'rt' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwda' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwdb' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7023] instance 'control_unit' of module 'control_unit' has 18 connections declared, but only 14 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2363.215 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2363.215 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2363.215 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2368.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2368.562 ; gain = 5.348
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2368.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'fwda' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwdb' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7023] instance 'control_unit' of module 'control_unit' has 18 connections declared, but only 16 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2368.562 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2368.562 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2368.562 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2378.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2378.480 ; gain = 9.918
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2378.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-7071] port 'fwda' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7071] port 'fwdb' of module 'control_unit' is unconnected for instance 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
WARNING: [Synth 8-7023] instance 'control_unit' of module 'control_unit' has 18 connections declared, but only 16 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2378.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2378.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2378.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2382.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2382.477 ; gain = 3.996
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-2254] instance name 'fwd_a_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-2254] instance name 'fwd_b_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2382.477 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fwda' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-689] width (1) of port connection 'fwdb' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
WARNING: [Synth 8-7071] port 'fwda' of module 'fwd_a_mux' is unconnected for instance 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-7071] port 'qa' of module 'fwd_a_mux' is unconnected for instance 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-7071] port 'r' of module 'fwd_a_mux' is unconnected for instance 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-7071] port 'mr' of module 'fwd_a_mux' is unconnected for instance 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-7071] port 'mdo' of module 'fwd_a_mux' is unconnected for instance 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-7071] port 'fwda_output' of module 'fwd_a_mux' is unconnected for instance 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-7023] instance 'fwd_a_mux' of module 'fwd_a_mux' has 6 connections declared, but only 0 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
WARNING: [Synth 8-7071] port 'fwdb' of module 'fwd_b_mux' is unconnected for instance 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
WARNING: [Synth 8-7071] port 'qb' of module 'fwd_b_mux' is unconnected for instance 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
WARNING: [Synth 8-7071] port 'r' of module 'fwd_b_mux' is unconnected for instance 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
WARNING: [Synth 8-7071] port 'mr' of module 'fwd_b_mux' is unconnected for instance 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
WARNING: [Synth 8-7071] port 'mdo' of module 'fwd_b_mux' is unconnected for instance 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
WARNING: [Synth 8-7071] port 'fwdb_output' of module 'fwd_b_mux' is unconnected for instance 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
WARNING: [Synth 8-7023] instance 'fwd_b_mux' of module 'fwd_b_mux' has 6 connections declared, but only 0 given [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (18#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (19#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2382.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2382.477 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2383.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2383.645 ; gain = 1.168
set_property SEVERITY {Warning} [get_drc_checks NSTD-1]
set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/cpu/cpu.runs/synth_1

save_constraints -force
launch_runs impl_1 -jobs 4
[Fri May  6 22:25:47 2022] Launched synth_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/synth_1/runme.log
[Fri May  6 22:25:47 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
refresh_design
WARNING: [Synth 8-2254] instance name 'fwd_a_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
WARNING: [Synth 8-2254] instance name 'fwd_b_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2383.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fwda' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-689] width (1) of port connection 'fwdb' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'fwda' does not match port width (2) of module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
WARNING: [Synth 8-689] width (1) of port connection 'fwda_output' does not match port width (32) of module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
ERROR: [Synth 8-448] named port connection 'fwda' does not exist for instance 'fwd_b_mux' of module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
ERROR: [Synth 8-448] named port connection 'fwda_output' does not exist for instance 'fwd_b_mux' of module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2383.645 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2383.645 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2254] instance name 'fwd_a_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
WARNING: [Synth 8-2254] instance name 'fwd_b_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2383.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fwda' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-689] width (1) of port connection 'fwdb' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'fwda' does not match port width (2) of module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
WARNING: [Synth 8-689] width (1) of port connection 'fwda_output' does not match port width (32) of module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
ERROR: [Synth 8-448] named port connection 'fwda' does not exist for instance 'fwd_b_mux' of module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
WARNING: [Synth 8-689] width (1) of port connection 'fwdb_output' does not match port width (32) of module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2383.645 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2383.645 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2254] instance name 'fwd_a_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
WARNING: [Synth 8-2254] instance name 'fwd_b_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2383.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fwda' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-689] width (1) of port connection 'fwdb' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'fwda' does not match port width (2) of module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
WARNING: [Synth 8-689] width (1) of port connection 'fwda_output' does not match port width (32) of module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'fwdb' does not match port width (2) of module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
WARNING: [Synth 8-689] width (1) of port connection 'fwdb_output' does not match port width (32) of module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (18#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (19#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2383.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2384.562 ; gain = 0.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2384.562 ; gain = 0.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2398.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2398.926 ; gain = 15.281
refresh_design
WARNING: [Synth 8-2254] instance name 'fwd_a_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
WARNING: [Synth 8-2254] instance name 'fwd_b_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2398.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fwda' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-689] width (1) of port connection 'fwdb' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fwda_output' does not match port width (32) of module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fwdb_output' does not match port width (32) of module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'qa' does not match port width (32) of module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:120]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (18#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (19#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2398.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2398.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2398.926 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2403.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.273 ; gain = 4.348
refresh_design
WARNING: [Synth 8-2254] instance name 'fwd_a_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
WARNING: [Synth 8-2254] instance name 'fwd_b_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2403.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fwda' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-689] width (1) of port connection 'fwdb' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'qa' does not match port width (32) of module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:120]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (18#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (19#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2403.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2403.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2403.273 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2405.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2405.918 ; gain = 2.645
refresh_design
WARNING: [Synth 8-2254] instance name 'fwd_a_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:112]
WARNING: [Synth 8-2254] instance name 'fwd_b_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2405.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fwda' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
WARNING: [Synth 8-689] width (1) of port connection 'fwdb' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:110]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'qa' does not match port width (32) of module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:120]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (18#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (19#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2405.918 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2405.918 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2405.918 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2418.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2418.699 ; gain = 12.781
refresh_design
WARNING: [Synth 8-2254] instance name 'fwd_a_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
WARNING: [Synth 8-2254] instance name 'fwd_b_mux' matches net/port name [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:114]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2418.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fwda' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
WARNING: [Synth 8-689] width (1) of port connection 'fwdb' does not match port width (2) of module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (18#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (19#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2418.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2418.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2418.699 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2428.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2428.859 ; gain = 10.160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol fwd_a_mux, assumed default net type wire [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
INFO: [VRFC 10-2458] undeclared symbol fwd_b_mux, assumed default net type wire [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:111]
ERROR: [VRFC 10-2934] 'fwd_a_mux' is already declared [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:113]
ERROR: [VRFC 10-2934] 'fwd_b_mux' is already declared [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:114]
ERROR: [VRFC 10-2865] module 'datapath' ignored due to previous errors [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.not_gate
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid_pipeline_register
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fwd_a_mux
Compiling module xil_defaultlib.fwd_b_mux
Compiling module xil_defaultlib.regrt_multiplexer
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.idexe_pipeline_register
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exmem_pipeline_register
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb_pipeline_register
Compiling module xil_defaultlib.writeback_mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May  6 23:31:49 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2428.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2428.859 ; gain = 0.000
