// Seed: 69272474
module module_0 (
    output supply0 id_0,
    input  supply1 id_1,
    input  uwire   id_2
);
  wire id_4;
endmodule
module module_1 (
    input logic id_0,
    output supply0 id_1,
    output wor id_2,
    output logic id_3,
    output wor id_4,
    input wire id_5,
    output tri1 id_6,
    input wand id_7,
    output wor id_8
);
  tri1 id_10;
  tri1 id_11 = 1;
  assign id_10 = 1;
  wire id_12;
  wand id_13;
  module_0(
      id_6, id_5, id_7
  );
  always @(posedge (id_7)) @(posedge $display);
  always @(posedge 1 > id_13) begin
    id_3 <= id_0;
  end
endmodule
