// Seed: 3047312349
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  logic id_3;
  type_7(
      1, 1, id_2
  );
  always @(negedge id_0) begin
    id_2 = 1;
  end
endmodule
