{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 21:14:08 2014 " "Info: Processing started: Tue Feb 04 21:14:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off design8template -c design8template " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off design8template -c design8template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design8template.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file design8template.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 design8template " "Info: Found entity 1: design8template" {  } { { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_DOWN.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK_DOWN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DOWN-BEHAVIORAL " "Info: Found design unit 1: CLK_DOWN-BEHAVIORAL" {  } { { "CLK_DOWN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/CLK_DOWN.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DOWN " "Info: Found entity 1: CLK_DOWN" {  } { { "CLK_DOWN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/CLK_DOWN.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INT_CLK_GEN.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file INT_CLK_GEN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INT_CLK_GEN-BEHAVIORAL " "Info: Found design unit 1: INT_CLK_GEN-BEHAVIORAL" {  } { { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INT_CLK_GEN " "Info: Found entity 1: INT_CLK_GEN" {  } { { "INT_CLK_GEN.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/INT_CLK_GEN.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "design8template " "Info: Elaborating entity \"design8template\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "FSM_CTRL.vhd 2 1 " "Warning: Using design file FSM_CTRL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_CTRL-BEHAVIORAL " "Info: Found design unit 1: FSM_CTRL-BEHAVIORAL" {  } { { "FSM_CTRL.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/FSM_CTRL.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM_CTRL " "Info: Found entity 1: FSM_CTRL" {  } { { "FSM_CTRL.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/FSM_CTRL.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_CTRL FSM_CTRL:FSM_CTRL_1 " "Info: Elaborating entity \"FSM_CTRL\" for hierarchy \"FSM_CTRL:FSM_CTRL_1\"" {  } { { "design8template.bdf" "FSM_CTRL_1" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 144 648 848 256 "FSM_CTRL_1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT_CLK_GEN INT_CLK_GEN:INT_CLK_GEN_1 " "Info: Elaborating entity \"INT_CLK_GEN\" for hierarchy \"INT_CLK_GEN:INT_CLK_GEN_1\"" {  } { { "design8template.bdf" "INT_CLK_GEN_1" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 336 648 832 416 "INT_CLK_GEN_1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DOWN CLK_DOWN:CLK_DOWN_1 " "Info: Elaborating entity \"CLK_DOWN\" for hierarchy \"CLK_DOWN:CLK_DOWN_1\"" {  } { { "design8template.bdf" "CLK_DOWN_1" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 336 936 1048 400 "CLK_DOWN_1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "SEG7DEC.vhd 2 1 " "Warning: Using design file SEG7DEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7DEC-BEHAVIORAL " "Info: Found design unit 1: SEG7DEC-BEHAVIORAL" {  } { { "SEG7DEC.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/SEG7DEC.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC " "Info: Found entity 1: SEG7DEC" {  } { { "SEG7DEC.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/SEG7DEC.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC SEG7DEC:SEG7DEC_1 " "Info: Elaborating entity \"SEG7DEC\" for hierarchy \"SEG7DEC:SEG7DEC_1\"" {  } { { "design8template.bdf" "SEG7DEC_1" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { -8 936 1104 72 "SEG7DEC_1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "TABLE.vhd 2 1 " "Warning: Using design file TABLE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TABLE-BEHAVIORAL " "Info: Found design unit 1: TABLE-BEHAVIORAL" {  } { { "TABLE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/TABLE.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TABLE " "Info: Found entity 1: TABLE" {  } { { "TABLE.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project7/TABLE.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TABLE TABLE:TABLE_1 " "Info: Elaborating entity \"TABLE\" for hierarchy \"TABLE:TABLE_1\"" {  } { { "design8template.bdf" "TABLE_1" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { -8 736 888 88 "TABLE_1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "CLK_DOWN:CLK_DOWN_1\|\\P1:CURRENT_CNT\[1\]~0 10 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: \"CLK_DOWN:CLK_DOWN_1\|\\P1:CURRENT_CNT\[1\]~0\"" {  } {  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "CLK_DOWN:CLK_DOWN_2\|\\P1:CURRENT_CNT\[1\]~0 10 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: \"CLK_DOWN:CLK_DOWN_2\|\\P1:CURRENT_CNT\[1\]~0\"" {  } {  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "INT_CLK_GEN:INT_CLK_GEN_1\|\\ADC_CLK:ADC_CNT\[0\]~0 7 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=7) from the following logic: \"INT_CLK_GEN:INT_CLK_GEN_1\|\\ADC_CLK:ADC_CNT\[0\]~0\"" {  } {  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "INT_CLK_GEN:INT_CLK_GEN_1\|\\FSM_CLK:FSM_CNT\[0\]~0 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"INT_CLK_GEN:INT_CLK_GEN_1\|\\FSM_CLK:FSM_CNT\[0\]~0\"" {  } {  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_DOWN:CLK_DOWN_1\|lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0 " "Info: Elaborated megafunction instantiation \"CLK_DOWN:CLK_DOWN_1\|lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_DOWN:CLK_DOWN_1\|lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0 " "Info: Instantiated megafunction \"CLK_DOWN:CLK_DOWN_1\|lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_DOWN:CLK_DOWN_1\|lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter CLK_DOWN:CLK_DOWN_1\|lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0 " "Info: Elaborated megafunction instantiation \"CLK_DOWN:CLK_DOWN_1\|lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"CLK_DOWN:CLK_DOWN_1\|lpm_counter:\\P1:CURRENT_CNT\[1\]_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_2 " "Info: Elaborated megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_2 " "Info: Instantiated megafunction \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_2\|alt_counter_f10ke:wysi_counter INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_2 " "Info: Elaborated megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_2\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\ADC_CLK:ADC_CNT\[0\]_rtl_2\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3 " "Info: Elaborated megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3 " "Info: Instantiated megafunction \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3 " "Info: Elaborated megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"INT_CLK_GEN:INT_CLK_GEN_1\|lpm_counter:\\FSM_CLK:FSM_CNT\[0\]_rtl_3\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LFT_DP_Z VCC " "Warning (13410): Pin \"LFT_DP_Z\" is stuck at VCC" {  } { { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 248 1048 1224 264 "LFT_DP_Z" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RGT_DP_Z VCC " "Warning (13410): Pin \"RGT_DP_Z\" is stuck at VCC" {  } { { "design8template.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project7/design8template.bdf" { { 264 1048 1224 280 "RGT_DP_Z" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Info: Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Info: Implemented 161 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 21:14:11 2014 " "Info: Processing ended: Tue Feb 04 21:14:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
