Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Mon Jul 30 12:08:18 2018
| Host             : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.927        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.796        |
| Device Static (W)        | 0.131        |
| Total Off-Chip Power (W) | 0.004        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.8         |
| Junction Temperature (C) | 47.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.008 |        7 |       --- |             --- |
| Slice Logic             |     0.002 |     9340 |       --- |             --- |
|   LUT as Logic          |     0.001 |     2899 |     17600 |           16.47 |
|   Register              |    <0.001 |     5043 |     35200 |           14.33 |
|   CARRY4                |    <0.001 |      131 |      4400 |            2.98 |
|   F7/F8 Muxes           |    <0.001 |      566 |     17600 |            3.22 |
|   LUT as Shift Register |    <0.001 |       64 |      6000 |            1.07 |
|   Others                |     0.000 |      348 |       --- |             --- |
| Signals                 |     0.005 |     7169 |       --- |             --- |
| Block RAM               |     0.008 |       30 |        60 |           50.00 |
| MMCM                    |     0.122 |        1 |         2 |           50.00 |
| I/O                     |     0.122 |       36 |       100 |           36.00 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.131 |          |           |                 |
| Total                   |     1.927 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.024 |      0.009 |
| Vccaux    |       1.800 |     0.081 |       0.072 |      0.009 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.048 |       0.047 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.717 |      0.033 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK0              |            25.0 |
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            25.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |             8.3 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            25.0 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------+-----------+
| Name                                                                                  | Power (W) |
+---------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                      |     1.796 |
|   design_1_i                                                                          |     1.796 |
|     axi_interconnect_0                                                                |     0.002 |
|       s00_couplers                                                                    |     0.001 |
|         auto_pc                                                                       |     0.001 |
|           inst                                                                        |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                      |     0.001 |
|               RD.ar_channel_0                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                          |    <0.001 |
|                 cmd_translator_0                                                      |    <0.001 |
|                   incr_cmd_0                                                          |    <0.001 |
|                   wrap_cmd_0                                                          |    <0.001 |
|               RD.r_channel_0                                                          |    <0.001 |
|                 rd_data_fifo_0                                                        |    <0.001 |
|                 transaction_fifo_0                                                    |    <0.001 |
|               SI_REG                                                                  |    <0.001 |
|                 ar.ar_pipe                                                            |    <0.001 |
|                 aw.aw_pipe                                                            |    <0.001 |
|                 b.b_pipe                                                              |    <0.001 |
|                 r.r_pipe                                                              |    <0.001 |
|               WR.aw_channel_0                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                          |    <0.001 |
|                 cmd_translator_0                                                      |    <0.001 |
|                   incr_cmd_0                                                          |    <0.001 |
|                   wrap_cmd_0                                                          |    <0.001 |
|               WR.b_channel_0                                                          |    <0.001 |
|                 bid_fifo_0                                                            |    <0.001 |
|                 bresp_fifo_0                                                          |    <0.001 |
|       xbar                                                                            |    <0.001 |
|         inst                                                                          |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                    |    <0.001 |
|             addr_arbiter_inst                                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                                              |    <0.001 |
|             reg_slice_r                                                               |    <0.001 |
|             splitter_ar                                                               |    <0.001 |
|             splitter_aw                                                               |    <0.001 |
|     cccd_0                                                                            |    <0.001 |
|       inst                                                                            |    <0.001 |
|         cccd_v1_0_S00_AXI_inst                                                        |    <0.001 |
|     clk_wiz_0                                                                         |     0.122 |
|       inst                                                                            |     0.122 |
|     dinbuf_0                                                                          |     0.003 |
|       inst                                                                            |     0.003 |
|     dinbuf_1                                                                          |     0.003 |
|       inst                                                                            |     0.003 |
|     dips_0                                                                            |     0.002 |
|       inst                                                                            |     0.002 |
|         dips_v1_0_S01_AXI_inst                                                        |     0.002 |
|     fifo_generator_0                                                                  |     0.013 |
|       U0                                                                              |     0.013 |
|         inst_fifo_gen                                                                 |     0.013 |
|           gconvfifo.rf                                                                |     0.013 |
|             grf.rf                                                                    |     0.013 |
|               gntv_or_sync_fifo.gcx.clkx                                              |     0.001 |
|                 rd_pntr_cdc_inst                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                     |    <0.001 |
|                 gras.grdc1.rdc                                                        |    <0.001 |
|                 gras.rsts                                                             |    <0.001 |
|                   c0                                                                  |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                 rpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                |     0.002 |
|                 gwas.gwdc0.wdc                                                        |    <0.001 |
|                 gwas.wsts                                                             |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                   c2                                                                  |    <0.001 |
|                 gwhf.whf                                                              |    <0.001 |
|                 wpntr                                                                 |     0.002 |
|               gntv_or_sync_fifo.mem                                                   |     0.009 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                              |     0.009 |
|                   inst_blk_mem_gen                                                    |     0.009 |
|                     gnbram.gnativebmg.native_blk_mem_gen                              |     0.009 |
|                       valid.cstr                                                      |     0.009 |
|                         has_mux_b.B                                                   |    <0.001 |
|                         ramloop[0].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[10].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[11].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[12].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[13].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[14].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[15].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[16].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[17].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[18].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[19].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[1].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[20].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[21].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[22].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[23].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[24].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[25].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[26].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[27].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[28].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[29].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[2].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[3].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[4].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[5].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[6].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[7].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[8].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[9].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|               rstblk                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|     main_0                                                                            |     0.112 |
|       inst                                                                            |     0.112 |
|         housekeeper                                                                   |     0.111 |
|     proc_sys_reset_0                                                                  |    <0.001 |
|       U0                                                                              |    <0.001 |
|         EXT_LPF                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                   |    <0.001 |
|         SEQ                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                 |    <0.001 |
|     processing_system7_0                                                              |     1.530 |
|       inst                                                                            |     1.530 |
|     tdc_0                                                                             |     0.003 |
|       inst                                                                            |     0.003 |
|         data_recorder_inst                                                            |     0.002 |
|         tdc_v1_0_S00_AXI_inst                                                         |     0.001 |
|         trig_arbiter_inst                                                             |    <0.001 |
|     util_ds_buf_1                                                                     |     0.005 |
|       U0                                                                              |     0.005 |
|     xlconcat_0                                                                        |     0.000 |
+---------------------------------------------------------------------------------------+-----------+


