

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>VHDL comparison &mdash; SpinalHDL 1.11 documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Introduction" href="core/TypeIntroduction.html" />
    <link rel="prev" title="VHDL equivalences" href="core/vhdl_perspective.html" /> 

  
  <script src="../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../index.html" class="icon icon-home"> SpinalHDL
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">About SpinalHDL:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="introduction.html#site-purpose-and-structure">Site purpose and structure</a></li>
<li class="toctree-l2"><a class="reference internal" href="introduction.html#what-is-spinalhdl">What is SpinalHDL ?</a><ul>
<li class="toctree-l3"><a class="reference internal" href="introduction.html#advantages-of-using-spinalhdl-over-vhdl-verilog">Advantages of using SpinalHDL over VHDL / Verilog</a></li>
<li class="toctree-l3"><a class="reference internal" href="introduction.html#license">License</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="introduction.html#getting-started">Getting started</a></li>
<li class="toctree-l2"><a class="reference internal" href="introduction.html#links">Links</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="support.html">Support</a><ul>
<li class="toctree-l2"><a class="reference internal" href="support.html#communication-channels">Communication channels</a></li>
<li class="toctree-l2"><a class="reference internal" href="support.html#commercial-support">Commercial support</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="faq.html">FAQ</a><ul>
<li class="toctree-l2"><a class="reference internal" href="faq.html#what-is-the-overhead-of-spinalhdl-generated-rtl-compared-to-human-written-vhdl-verilog">What is the overhead of SpinalHDL generated RTL compared to human written VHDL/Verilog?</a></li>
<li class="toctree-l2"><a class="reference internal" href="faq.html#what-if-spinalhdl-becomes-unsupported-in-the-future">What if SpinalHDL becomes unsupported in the future?</a></li>
<li class="toctree-l2"><a class="reference internal" href="faq.html#does-spinalhdl-keep-comments-in-generated-vhdl-verilog">Does SpinalHDL keep comments in generated VHDL/verilog?</a></li>
<li class="toctree-l2"><a class="reference internal" href="faq.html#could-spinalhdl-scale-up-to-big-projects">Could SpinalHDL scale up to big projects?</a></li>
<li class="toctree-l2"><a class="reference internal" href="faq.html#how-spinalhdl-came-to-be">How SpinalHDL came to be</a></li>
<li class="toctree-l2"><a class="reference internal" href="faq.html#why-develop-a-new-language-when-there-is-vhdl-verilog-systemverilog">Why develop a new language when there is VHDL/Verilog/SystemVerilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="faq.html#how-to-use-an-unreleased-version-of-spinalhdl-but-commited-on-git">How to use an unreleased version of SpinalHDL (but commited on git)</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Getting Started:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="getting_started.html">Getting Started</a><ul>
<li class="toctree-l2"><a class="reference internal" href="getting_started.html#requirements-things-to-download-to-get-started-requirements">Requirements / Things to download to get started {#requirements}</a></li>
<li class="toctree-l2"><a class="reference internal" href="getting_started.html#how-to-start-programming-with-spinalhdl">How to start programming with SpinalHDL</a><ul>
<li class="toctree-l3"><a class="reference internal" href="getting_started.html#the-sbt-way-sbtway">The SBT way {#sbtWay}</a><ul>
<li class="toctree-l4"><a class="reference internal" href="getting_started.html#sbt-in-a-environnement-isolated-from-internet">SBT in a environnement isolated from internet</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="getting_started.html#the-ide-way-with-intellij-idea-and-its-scala-plugin-ideway">The IDE way, with IntelliJ IDEA and its Scala plugin {#ideWay}</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="getting_started.html#a-very-simple-spinalhdl-example-example">A very simple SpinalHDL example {#example}</a><ul>
<li class="toctree-l3"><a class="reference internal" href="getting_started.html#generated-code">Generated code</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="getting_started.html#what-to-do-next">What to do next?</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="scala/introduction.html">Scala guide</a><ul>
<li class="toctree-l2"><a class="reference internal" href="scala/introduction.html#introduction">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="scala/basics.html">Basics</a><ul>
<li class="toctree-l2"><a class="reference internal" href="scala/basics.html#types">Types</a></li>
<li class="toctree-l2"><a class="reference internal" href="scala/basics.html#variable">Variable</a></li>
<li class="toctree-l2"><a class="reference internal" href="scala/basics.html#function">Function</a><ul>
<li class="toctree-l3"><a class="reference internal" href="scala/basics.html#return">Return</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/basics.html#return-type-inferation">Return type inferation</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/basics.html#curly-braces">Curly braces</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/basics.html#function-that-return-nothing">Function that return nothing</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/basics.html#arguements-default-value">Arguements default value</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/basics.html#apply">Apply</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="scala/basics.html#object">Object</a></li>
<li class="toctree-l2"><a class="reference internal" href="scala/basics.html#entry-point-main">Entry point (main)</a></li>
<li class="toctree-l2"><a class="reference internal" href="scala/basics.html#class">Class</a><ul>
<li class="toctree-l3"><a class="reference internal" href="scala/basics.html#inheritance">Inheritance</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/basics.html#case-class">Case class</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="scala/basics.html#templates-type-parameterization">Templates / Type parameterization</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="scala/coding_conventions.html">Coding conventions</a><ul>
<li class="toctree-l2"><a class="reference internal" href="scala/coding_conventions.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="scala/coding_conventions.html#class-vs-case-class">class vs case class</a><ul>
<li class="toctree-l3"><a class="reference internal" href="scala/coding_conventions.html#case-class">[case] class</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/coding_conventions.html#companion-object">companion object</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/coding_conventions.html#function">function</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/coding_conventions.html#instances">instances</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/coding_conventions.html#if-when">if / when</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/coding_conventions.html#switch">switch</a></li>
<li class="toctree-l3"><a class="reference internal" href="scala/coding_conventions.html#parameters">Parameters</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="scala/interaction.html">Interaction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="scala/interaction.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="scala/interaction.html#how-spinalhdl-work-behind-the-api">How SpinalHDL work behind the API</a></li>
<li class="toctree-l2"><a class="reference internal" href="scala/interaction.html#everything-is-reference">Everything is reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="scala/interaction.html#hardware-types">Hardware types</a><ul>
<li class="toctree-l3"><a class="reference internal" href="scala/interaction.html#rgb-example">RGB example</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="scala/interaction.html#names-of-signals-in-the-generated-rtl">Names of signals in the generated RTL</a></li>
<li class="toctree-l2"><a class="reference internal" href="scala/interaction.html#scala-is-for-elaboration-spinalhdl-for-hardware-description">Scala is for elaboration, SpinalHDL for hardware description</a></li>
<li class="toctree-l2"><a class="reference internal" href="scala/interaction.html#scala-elaboration-capabilities-if-for-functional-programming">Scala elaboration capabilities (if, for, functional programming)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/vhdl_perspective.html">VHDL equivalences</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/vhdl_perspective.html#entity-and-architecture">Entity and architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/vhdl_perspective.html#data-types">Data types</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/vhdl_perspective.html#signal">Signal</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/vhdl_perspective.html#assignements">Assignements</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/vhdl_perspective.html#literals">Literals</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/vhdl_perspective.html#registers">Registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/vhdl_perspective.html#process-blocks">Process blocks</a></li>
</ul>
</li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">VHDL comparison</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="#process">Process</a></li>
<li class="toctree-l2"><a class="reference internal" href="#implicit-vs-explicit-definitions">Implicit vs explicit definitions</a></li>
<li class="toctree-l2"><a class="reference internal" href="#clock-domains">Clock domains</a></li>
<li class="toctree-l2"><a class="reference internal" href="#component-s-internal-organization">Component’s internal organization</a></li>
<li class="toctree-l2"><a class="reference internal" href="#safety">Safety</a></li>
<li class="toctree-l2"><a class="reference internal" href="#functions-and-procedures">Functions and procedures</a></li>
<li class="toctree-l2"><a class="reference internal" href="#buses-and-interfaces">Buses and Interfaces</a></li>
<li class="toctree-l2"><a class="reference internal" href="#signal-declaration">Signal declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="#component-instantiation">Component instantiation</a></li>
<li class="toctree-l2"><a class="reference internal" href="#casting">Casting</a></li>
<li class="toctree-l2"><a class="reference internal" href="#resizing">Resizing</a></li>
<li class="toctree-l2"><a class="reference internal" href="#parameterization">Parameterization</a></li>
<li class="toctree-l2"><a class="reference internal" href="#meta-hardware-description">Meta hardware description</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Data types:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="core/TypeIntroduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="core/bool.html">Bool</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/bool.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/bool.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/bool.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/bool.html#logic">Logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/bool.html#edge-detection">Edge detection</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/bool.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/bool.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/bool.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/bits.html">Bits</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/bits.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/bits.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/bits.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/bits.html#logic">Logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/bits.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/bits.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/bits.html#bit-extraction">Bit extraction</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/bits.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/Int.html">Unit/SInt</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/Int.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/Int.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/Int.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/Int.html#logic">Logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Int.html#arithmetic">Arithmetic</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Int.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Int.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Int.html#bit-extraction">Bit extraction</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Int.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/enum.html">SpinalEnum</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/enum.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/enum.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/enum.html#encoding">Encoding</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/enum.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/enum.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/enum.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/enum.html#type-cast">Type cast</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/bundle.html">Bundle</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/bundle.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/bundle.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/bundle.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/bundle.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/bundle.html#type-cast">Type cast</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/bundle.html#elements-direction">Elements direction</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/bundle.html#in-out">in/out</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/bundle.html#master-slave">master/slave</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/Vec.html">Vec</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/Vec.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/Vec.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/Vec.html#examples">Examples</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/Vec.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/Vec.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Vec.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Vec.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/Fix.html">UFix/SFix</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/Fix.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/Fix.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/Fix.html#unsigned-fixed-point">Unsigned Fixed Point</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Fix.html#signed-fixed-point">Signed Fixed Point</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Fix.html#format">Format</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Fix.html#examples">Examples</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/Fix.html#assignments">Assignments</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/Fix.html#valid-assignments">Valid Assignments</a><ul>
<li class="toctree-l4"><a class="reference internal" href="core/Fix.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="core/Fix.html#from-a-scala-constant">From a Scala constant</a><ul>
<li class="toctree-l4"><a class="reference internal" href="core/Fix.html#id1">Example</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/Fix.html#raw-value">Raw value</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/Fix.html#id2">Example</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/Fix.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/Fix.html#arithmetic">Arithmetic</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Fix.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Fix.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Fix.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/Floating.html">Floating</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/Floating.html#description">Description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/Floating.html#ieee-754-floating-format">IEEE-754 floating format</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Floating.html#recoded-floating-format">Recoded floating format</a><ul>
<li class="toctree-l4"><a class="reference internal" href="core/Floating.html#zero">Zero</a></li>
<li class="toctree-l4"><a class="reference internal" href="core/Floating.html#denormalized-values">Denormalized values</a></li>
<li class="toctree-l4"><a class="reference internal" href="core/Floating.html#normalized-values">Normalized values</a></li>
<li class="toctree-l4"><a class="reference internal" href="core/Floating.html#infinity">Infinity</a></li>
<li class="toctree-l4"><a class="reference internal" href="core/Floating.html#nan">NaN</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/Floating.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/Floating.html#ieee-754-number">IEEE-754 Number</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/Floating.html#recoded-floating-point-number">Recoded floating point number</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/Floating.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/Floating.html#type-cast">Type cast</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Structuring:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="core/components_hierarchy.html">Component and hierarchy</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/components_hierarchy.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/components_hierarchy.html#input-output-definition">Input / output definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/components_hierarchy.html#pruned-signals">Pruned signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/components_hierarchy.html#generic-vhdl-parameter-verilog">Generic(VHDL) / Parameter(Verilog)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/area.html">Area</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/area.html#id1">Area</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/function.html">Function</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/function.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/function.html#rgb-to-gray">RGB to gray</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/function.html#valid-ready-payload-bus">Valid Ready Payload bus</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/clock_domain.html">Clock domains</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/clock_domain.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/clock_domain.html#instantiation">Instantiation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/clock_domain.html#configuration">Configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/clock_domain.html#internal-clock">Internal clock</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/clock_domain.html#external-clock">External clock</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/clock_domain.html#context">Context</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/clock_domain.html#clock-domain-crossing">Clock domain crossing</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/clock_domain.html#special-clocking-area">Special clocking Area</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/clock_domain.html#slow-area">Slow&nbsp;Area</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/clock_domain.html#resetarea">ResetArea</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/clock_domain.html#clockenablearea">ClockEnableArea</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/blackbox.html">Instanciate VHDL and Verilog IP</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/blackbox.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/blackbox.html#defining-an-blackbox">Defining an blackbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/blackbox.html#generics">Generics</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/blackbox.html#instantiating-a-blackbox">Instantiating a blackbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/blackbox.html#clock-and-reset-mapping">Clock and reset mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/blackbox.html#io-prefix">io prefix</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/blackbox.html#rename-all-io-of-a-blackbox">Rename all io of a blackbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/blackbox.html#add-rtl-source">Add RTL&nbsp;source</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/blackbox.html#vhdl-no-numeric-type">VHDL - No numeric type</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Rules:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="core/assignements.html">Assignments</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/assignements.html#id1">Assignments</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/assignements.html#width-checking">Width checking</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/assignements.html#combinatorial-loops">Combinatorial loops</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/when_switch.html">When/Switch/Mux</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/when_switch.html#when">When</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/when_switch.html#switch">Switch</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/when_switch.html#local-declaration">Local declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/when_switch.html#mux">Mux</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/when_switch.html#bitwise-selection">Bitwise selection</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/when_switch.html#example">Example</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/sementic.html">Rules</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/sementic.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/sementic.html#concurrency">Concurrency</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/sementic.html#last-valid-assignement-win">Last valid assignement win</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/sementic.html#signals-and-register-interactions-with-scala-oop-reference-functions">Signals and register interactions with Scala (OOP reference + Functions)</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Sequential logic:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="core/registers.html">Registers</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/registers.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/registers.html#instantiation">Instantiation</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/registers.html#reset-value">Reset value</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/registers.html#initialization-value-for-simulation-purposes">Initialization value for simulation purposes</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/memory.html">RAM/ROM</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/memory.html#syntax">Syntax</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/memory.html#read-under-write-policy">Read under write policy</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/memory.html#mixed-width-ram">Mixed width ram</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/memory.html#automatic-blackboxing">Automatic blackboxing</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/memory.html#blackboxing-policy">Blackboxing policy</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/memory.html#standard-memory-blackboxes">Standard memory blackboxes</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Design errors:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="core/checks/assignment_overlap.html">Assignement overlap</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/assignment_overlap.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/assignment_overlap.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/clock_crossing_violation.html">Clock crossing violation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/clock_crossing_violation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/clock_crossing_violation.html#example">Example</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/checks/clock_crossing_violation.html#crossclockdomain-tag">crossClockDomain tag</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/checks/clock_crossing_violation.html#setsyncronouswith">setSyncronousWith</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/combinatorial_loop.html">Combinational loop</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/combinatorial_loop.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/combinatorial_loop.html#example">Example</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/combinatorial_loop.html#false-positive">False-positive</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/hierarchy_violation.html">Hierarchy violation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/hierarchy_violation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/hierarchy_violation.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/introduction.html#id1">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/iobundle.html">Io bundle</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/iobundle.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/iobundle.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/latch_detected.html">Latch detected</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/latch_detected.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/latch_detected.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/no_driver_on.html">No driver on</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/no_driver_on.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/no_driver_on.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/nullpointerexception.html">NullPointerException</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/nullpointerexception.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/nullpointerexception.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/register_defined_as_component_input.html">Register defined as component input</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/register_defined_as_component_input.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/register_defined_as_component_input.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/scope_violation.html">Scope violation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/scope_violation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/scope_violation.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/spinal_cant_clone.html">Spinal can’t clone class</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/spinal_cant_clone.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/spinal_cant_clone.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/unassigned_register.html">Unassigned register</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/unassigned_register.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/unassigned_register.html#example">Example</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/unassigned_register.html#register-with-only-init">Register with only init</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/unreachable_is_statement.html">Unreachable is statement</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/unreachable_is_statement.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/unreachable_is_statement.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/checks/width_mismatch.html">Width mismatch</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/checks/width_mismatch.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/width_mismatch.html#assignement-example">Assignement example</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/checks/width_mismatch.html#operator-example">Operator example</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Other language features:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="core/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/introduction.html#id1">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/utils.html">Utils</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/utils.html#general">General</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/utils.html#cloning-hardware-datatypes">Cloning hardware datatypes</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/utils.html#passing-a-datatype-as-construction-parameter">Passing a datatype as construction parameter</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/utils.html#the-old-way">The old way</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/utils.html#the-safe-way">The safe way</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/utils.html#frequency-and-time">Frequency and time</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/assertion.html">Assertions</a></li>
<li class="toctree-l1"><a class="reference internal" href="core/analog_inout.html">Analog and inout</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/analog_inout.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/analog_inout.html#analog">Analog</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/analog_inout.html#inout">inout</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/analog_inout.html#inoutwrapper">InOutWrapper</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="core/vhdl_generation.html">VHDL and Verilog generation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/vhdl_generation.html#generate-vhdl-and-verilog-from-an-spinalhdl-component">Generate VHDL and Verilog from an SpinalHDL Component</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/vhdl_generation.html#parametrization-from-scala">Parametrization from Scala</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/vhdl_generation.html#parametrization-from-shell">Parametrization from shell</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/vhdl_generation.html#generated-vhdl-and-verilog">Generated VHDL and Verilog</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/vhdl_generation.html#organization">Organization</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/vhdl_generation.html#combinatorial-logic">Combinatorial logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/vhdl_generation.html#flipflop">Flipflop</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/vhdl_generation.html#vhdl-and-verilog-attributes">VHDL and Verilog attributes</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Libraries:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="lib/bus_slave_factory.html">Bus Slave Factory</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/bus_slave_factory.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/bus_slave_factory.html#functionality">Functionality</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/bus_slave_factory_impl.html">Bus Slave Factory Implementation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/bus_slave_factory_impl.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/bus_slave_factory_impl.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/bus_slave_factory_impl.html#implementation">Implementation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/bus_slave_factory_impl.html#busslavefactory">BusSlaveFactory</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/bus_slave_factory_impl.html#busslavefactorydelayed">BusSlaveFactoryDelayed</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/bus_slave_factory_impl.html#avalonmmslavefactory">AvalonMMSlaveFactory</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/bus_slave_factory_impl.html#conclusion">Conclusion</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/flow.html">Flow</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/flow.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/flow.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/fragment.html">Fragment</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/fragment.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/fragment.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/fsm.html">State machine</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/fsm.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/fsm.html#statemachine">StateMachine</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/fsm.html#states">States</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/fsm.html#statedelay">StateDelay</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/fsm.html#statefsm">StateFsm</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/fsm.html#stateparallelfsm">StateParallelFsm</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/introduction.html#id1">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/riscv.html">RiscV</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/riscv.html#features">Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/riscv.html#base-fpga-project">Base FPGA project</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/riscv.html#how-to-generate-the-cpu-vhdl">How to generate the CPU VHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/riscv.html#how-to-debug">How to debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/riscv.html#todo">Todo</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/stream.html">Stream</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/stream.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/stream.html#functions">Functions</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/stream.html#utils">Utils</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/stream.html#streamfifo">StreamFifo</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/stream.html#streamfifocc">StreamFifoCC</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/stream.html#streamccbytoggle">StreamCCByToggle</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/stream.html#streamarbiter">StreamArbiter</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/stream.html#streamfork">StreamFork</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/stream.html#streamdispatchersequencial">StreamDispatcherSequencial</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/utils.html">Utils</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/utils.html#state-less-utilities">State less utilities</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/utils.html#state-full-utilities">State full utilities</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/utils.html#counter">Counter</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/utils.html#timeout">Timeout</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/utils.html#resetctrl">ResetCtrl</a><ul>
<li class="toctree-l4"><a class="reference internal" href="lib/utils.html#asyncassertsyncdeassert">asyncAssertSyncDeassert</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/utils.html#special-utilities">Special utilities</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/vexriscv.html">VexRiscv (RV32IM CPU)</a></li>
<li class="toctree-l1"><a class="reference internal" href="bus/amba3/ahblite3.html">AHB-Lite3</a><ul>
<li class="toctree-l2"><a class="reference internal" href="bus/amba3/ahblite3.html#configuration-and-instanciation">Configuration and instanciation</a></li>
<li class="toctree-l2"><a class="reference internal" href="bus/amba3/ahblite3.html#variations">Variations</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="bus/amba3/apb3.html">Apb3</a><ul>
<li class="toctree-l2"><a class="reference internal" href="bus/amba3/apb3.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="bus/amba3/apb3.html#configuration-and-instanciation">Configuration and instanciation</a></li>
<li class="toctree-l2"><a class="reference internal" href="bus/amba3/apb3.html#functions-and-operators">Functions and operators</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="bus/amba4/axi4.html">Axi4</a><ul>
<li class="toctree-l2"><a class="reference internal" href="bus/amba4/axi4.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="bus/amba4/axi4.html#configuration-and-instanciation">Configuration and instanciation</a></li>
<li class="toctree-l2"><a class="reference internal" href="bus/amba4/axi4.html#variations">Variations</a></li>
<li class="toctree-l2"><a class="reference internal" href="bus/amba4/axi4.html#functions-and-operators">Functions and operators</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="bus/avalon/avalonmm.html">AvalonMM</a><ul>
<li class="toctree-l2"><a class="reference internal" href="bus/avalon/avalonmm.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="bus/avalon/avalonmm.html#configuration-and-instanciation">Configuration and instanciation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="bus/wishbone/wishbone.html">Wishbone</a><ul>
<li class="toctree-l2"><a class="reference internal" href="bus/wishbone/wishbone.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="bus/wishbone/wishbone.html#wishbone-transactions">Wishbone transactions</a><ul>
<li class="toctree-l3"><a class="reference internal" href="bus/wishbone/wishbone.html#classic">Classic</a></li>
<li class="toctree-l3"><a class="reference internal" href="bus/wishbone/wishbone.html#pipelined">Pipelined</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="bus/wishbone/wishbone.html#id1">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="bus/wishbone/wishbone.html#configuration-and-instanciation">Configuration and instanciation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/com/uart.html">UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/com/uart.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/com/uart.html#bus-definition">Bus definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/com/uart.html#uartctrl">UartCtrl</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/io/readableOpenDrain.html">ReadableOpenDrain</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/io/readableOpenDrain.html#id1">ReadableOpenDrain</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/io/tristate.html">TriState</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/io/tristate.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/io/tristate.html#id1">TriState</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/io/tristate.html#tristatearray">TriStateArray</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/graphic/colors.html">Colors</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/graphic/colors.html#rgb">RGB</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/graphic/vga.html">VGA</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/graphic/vga.html#vga-bus">VGA bus</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/graphic/vga.html#vga-timings">VGA timings</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/graphic/vga.html#vga-controller">VGA controller</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/eda/altera/qsysify.html">QSysify</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/eda/altera/qsysify.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/eda/altera/qsysify.html#example">Example</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/eda/altera/qsysify.html#tags">tags</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/eda/altera/qsysify.html#avalonmm-apb3">AvalonMM / APB3</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/eda/altera/qsysify.html#interrupt-input">Interrupt input</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/eda/altera/qsysify.html#reset-output">Reset output</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/eda/altera/qsysify.html#adding-new-interface-support">Adding new interface support</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Simulation:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="sim/api.html">API</a><ul>
<li class="toctree-l2"><a class="reference internal" href="sim/api.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/api.html#read-and-write-signals">Read and write signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/api.html#fork-and-join-simulation-threads">Fork and join simulation threads</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/api.html#sleep-and-waituntil">Sleep and waitUntil</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/api.html#external-clock-domains">External clock domains</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="sim/bootstraps.html">Boot a simulation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="sim/bootstraps.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/bootstraps.html#configuration">Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/bootstraps.html#running-multiple-tests-on-the-same-hardware">Running multiple tests on the same hardware</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/bootstraps.html#throw-success-or-failure-of-the-simulation-from-a-thread">Throw Success or Failure of the simulation from a thread</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="sim/continuation.html">Scala continuation (cps)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="sim/continuation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/continuation.html#suspendable-annotation">&#64;suspendable annotation</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/continuation.html#alternative-foreach-map-statements">Alternative foreach, map statements</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/continuation.html#weird-type-missmatch">Weird type missmatch</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="sim/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="sim/introduction.html#id1">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/introduction.html#how-spinalhdl-simulate-the-hardware">How SpinalHDL simulate the hardware</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/introduction.html#performance">Performance</a></li>
<li class="toctree-l2"><a class="reference internal" href="sim/introduction.html#setup">Setup</a><ul>
<li class="toctree-l3"><a class="reference internal" href="sim/introduction.html#scala">Scala</a></li>
<li class="toctree-l3"><a class="reference internal" href="sim/introduction.html#linux">Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="sim/introduction.html#windows">Windows</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="sim/examples/asynchronous.html">Asynchronous adder</a></li>
<li class="toctree-l1"><a class="reference internal" href="sim/examples/dual_clock_fifo.html">Dual clock fifo</a></li>
<li class="toctree-l1"><a class="reference internal" href="sim/examples/single_clock_fifo.html">Single clock fifo</a></li>
<li class="toctree-l1"><a class="reference internal" href="sim/examples/synchronous.html">Synchronous adder</a></li>
<li class="toctree-l1"><a class="reference internal" href="sim/examples/uart_decoder.html">Uart decoder</a></li>
<li class="toctree-l1"><a class="reference internal" href="sim/examples/uart_encoder.html">Uart encoder</a></li>
</ul>
<p class="caption"><span class="caption-text">Examples:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="examples/introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="examples/simple/apb3.html">APB3 definition</a><ul>
<li class="toctree-l2"><a class="reference internal" href="examples/simple/apb3.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/simple/apb3.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/simple/apb3.html#implementation">Implementation</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/simple/apb3.html#usage">Usage</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="examples/simple/carry_adder.html">Carry adder</a></li>
<li class="toctree-l1"><a class="reference internal" href="examples/simple/color_summing.html">Color summing</a></li>
<li class="toctree-l1"><a class="reference internal" href="examples/simple/counter_with_clear.html">Counter with clear</a></li>
<li class="toctree-l1"><a class="reference internal" href="examples/simple/introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="examples/simple/pll_resetctrl.html">PLL BlackBox and reset controller</a><ul>
<li class="toctree-l2"><a class="reference internal" href="examples/simple/pll_resetctrl.html#the-pll-blackbox-definition">The PLL BlackBox definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/simple/pll_resetctrl.html#toplevel-definition">TopLevel definition</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="examples/simple/rgb_to_gray.html">RGB to gray</a></li>
<li class="toctree-l1"><a class="reference internal" href="examples/simple/sinus_rom.html">Sinus rom</a></li>
<li class="toctree-l1"><a class="reference internal" href="examples/vga.html">VGA</a><ul>
<li class="toctree-l2"><a class="reference internal" href="examples/vga.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/vga.html#data-structures">Data structures</a><ul>
<li class="toctree-l3"><a class="reference internal" href="examples/vga.html#rgb-color">RGB color</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/vga.html#vga-bus">VGA bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/vga.html#vga-timings">VGA timings</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="examples/vga.html#vga-controller">VGA Controller</a><ul>
<li class="toctree-l3"><a class="reference internal" href="examples/vga.html#specification">Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/vga.html#component-and-io-definition">Component and io definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/vga.html#horizontal-and-vertical-logic">Horizontal and vertical logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/vga.html#interconnections">Interconnections</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/vga.html#bonus">Bonus</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="examples/uart.html">UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="examples/uart.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/uart.html#data-structures">Data structures</a><ul>
<li class="toctree-l3"><a class="reference internal" href="examples/uart.html#controller-construction-parameters">Controller construction parameters</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/uart.html#uart-bus">UART bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/uart.html#uart-configuration-enums">UART configuration enums</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/uart.html#uartctrl-configuration-bundles">UartCtrl configuration Bundles</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="examples/uart.html#implementation">Implementation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="examples/uart.html#uartctrltx">UartCtrlTx</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/uart.html#uartctrlrx">UartCtrlRx</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/uart.html#uartctrl">UartCtrl</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="examples/uart.html#example-with-test-bench">Example with test bench</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/uart.html#bonus-having-fun-with-stream">Bonus: Having fun with Stream</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="examples/fractal.html">Fractal calculator</a><ul>
<li class="toctree-l2"><a class="reference internal" href="examples/fractal.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/fractal.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/fractal.html#elaboration-parameters-generics">Elaboration parameters (Generics)</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/fractal.html#bundle-definition">Bundle definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/fractal.html#component-implementation">Component implementation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="examples/memory_mapped_uart.html">Memory mapped UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="examples/memory_mapped_uart.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/memory_mapped_uart.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/memory_mapped_uart.html#implementation">Implementation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="examples/timer.html">Timer</a><ul>
<li class="toctree-l2"><a class="reference internal" href="examples/timer.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="examples/timer.html#id1">Timer</a><ul>
<li class="toctree-l3"><a class="reference internal" href="examples/timer.html#specification">Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/timer.html#implementation">Implementation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="examples/timer.html#bridging-function">Bridging function</a><ul>
<li class="toctree-l3"><a class="reference internal" href="examples/timer.html#id2">Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/timer.html#id3">Implementation</a></li>
<li class="toctree-l3"><a class="reference internal" href="examples/timer.html#usage">Usage</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html">SoC toplevel (Pinsec)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#defining-all-io">Defining all IO</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#clock-and-resets">Clock and resets</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#reset-controller">Reset controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#systems-clock-domains">Systems clock domains</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#main-components">Main components</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#riscv-cpu">RISCV CPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#on-chip-ram">On chip RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#sdram-controller">SDRAM controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#jtag-controller">JTAG controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#peripherals">Peripherals</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#gpio">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#timer">Timer</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#uart-controller">UART controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#vga-controller">VGA controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#bus-interconnects">Bus interconnects</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#axi4-to-apb3-bridge">AXI4 to APB3 bridge</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#axi4-crossbar">AXI4 crossbar</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#apb3-decoder">APB3 decoder</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#misc">Misc</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Legacy:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="lib/riscv.html">RiscV</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/riscv.html#features">Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/riscv.html#base-fpga-project">Base FPGA project</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/riscv.html#how-to-generate-the-cpu-vhdl">How to generate the CPU VHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/riscv.html#how-to-debug">How to debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/riscv.html#todo">Todo</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/pinsec/hardware.html">Hardware</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware.html#riscv">RISCV</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware.html#axi4">AXI4</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware.html#apb3">APB3</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware.html#generate-the-rtl">Generate the RTL</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html">SoC toplevel (Pinsec)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#defining-all-io">Defining all IO</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#clock-and-resets">Clock and resets</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#reset-controller">Reset controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#systems-clock-domains">Systems clock domains</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#main-components">Main components</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#riscv-cpu">RISCV CPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#on-chip-ram">On chip RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#sdram-controller">SDRAM controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#jtag-controller">JTAG controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#peripherals">Peripherals</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#gpio">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#timer">Timer</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#uart-controller">UART controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#vga-controller">VGA controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#bus-interconnects">Bus interconnects</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#axi4-to-apb3-bridge">AXI4 to APB3 bridge</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#axi4-crossbar">AXI4 crossbar</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#apb3-decoder">APB3 decoder</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/hardware_toplevel.html#misc">Misc</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/pinsec/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/introduction.html#id1">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/introduction.html#board-support">Board support</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/pinsec/software.html">Software</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/software.html#riscv-tool-chain">RISCV tool-chain</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/pinsec/software.html#openocd-gdb-eclipse-configuration">OpenOCD/GDB/Eclipse  configuration</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Developers area:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="core/types.html">Types</a><ul>
<li class="toctree-l2"><a class="reference internal" href="core/types.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/types.html#bool">Bool</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/types.html#declaration">Declaration</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/types.html#operators">Operators</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/types.html#the-bitvector-family-bits-uint-sint">The BitVector family - (<code class="docutils literal notranslate"><span class="pre">Bits</span></code>, <code class="docutils literal notranslate"><span class="pre">UInt</span></code>, <code class="docutils literal notranslate"><span class="pre">SInt</span></code>)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/types.html#declaration-syntax">Declaration syntax</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/types.html#id1">Operators</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/types.html#masked-comparison">Masked comparison</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/types.html#bits">Bits</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/types.html#uint-sint">UInt, SInt</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/types.html#bool-bits-uint-sint">Bool, Bits, UInt, SInt</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/types.html#vec">Vec</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/types.html#bundle">Bundle</a><ul>
<li class="toctree-l3"><a class="reference internal" href="core/types.html#simple-example-rgb-vga">Simple example (RGB/VGA)</a></li>
<li class="toctree-l3"><a class="reference internal" href="core/types.html#interface-example-apb">Interface example (APB)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="core/types.html#enum">Enum</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/types.html#data-bool-bits-uint-sint-enum-bundle-vec">Data (Bool, Bits, UInt, SInt, Enum, Bundle, Vec)</a></li>
<li class="toctree-l2"><a class="reference internal" href="core/types.html#literals-as-signal-declaration">Literals as signal declaration</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="lib/bus_slave_factory_impl.html">Bus Slave Factory Implementation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lib/bus_slave_factory_impl.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/bus_slave_factory_impl.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="lib/bus_slave_factory_impl.html#implementation">Implementation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="lib/bus_slave_factory_impl.html#busslavefactory">BusSlaveFactory</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/bus_slave_factory_impl.html#busslavefactorydelayed">BusSlaveFactoryDelayed</a></li>
<li class="toctree-l3"><a class="reference internal" href="lib/bus_slave_factory_impl.html#avalonmmslavefactory">AvalonMMSlaveFactory</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lib/bus_slave_factory_impl.html#conclusion">Conclusion</a></li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">SpinalHDL</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html">Docs</a> &raquo;</li>
        
      <li>VHDL comparison</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/rst/vhdl_comp.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="vhdl-comparison">
<h1>VHDL comparison<a class="headerlink" href="#vhdl-comparison" title="Permalink to this headline">¶</a></h1>
<div class="section" id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This page will show the main differences between VHDL and SpinalHDL. Things will not be explained in depth.</p>
</div>
<div class="section" id="process">
<h2>Process<a class="headerlink" href="#process" title="Permalink to this headline">¶</a></h2>
<p>Processes have no senses when you define RTL, and worst than that, they are very annoying and force you to split your code and duplicate things.</p>
<p>To produce the following RTL:</p>
<p>&lt;img src=”{{ “/images/process_rtl.svg” |  prepend: site.baseurl }}” alt=”Company logo”/&gt;</p>
<p>You will have to write the following VHDL:</p>
<div class="highlight-ada notranslate"><div class="highlight"><pre><span></span>  <span class="n">signal</span> <span class="n">mySignal</span> <span class="p">:</span> <span class="n">std_logic</span><span class="p">;</span>
  <span class="n">signal</span> <span class="n">myRegister</span> <span class="p">:</span> <span class="n">std_logic_vector</span><span class="p">(</span><span class="mi">3</span> <span class="n">downto</span> <span class="mi">0</span><span class="p">);</span>
  <span class="n">signal</span> <span class="n">myRegisterWithReset</span> <span class="p">:</span> <span class="n">std_logic_vector</span><span class="p">(</span><span class="mi">3</span> <span class="n">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="kr">begin</span>
  <span class="n">process</span><span class="p">(</span><span class="n">cond</span><span class="p">)</span>
  <span class="kr">begin</span>
    <span class="n">mySignal</span> <span class="o">&lt;=</span> <span class="p">&#39;</span><span class="na">0</span><span class="p">&#39;;</span>
    <span class="kr">if</span> <span class="n">cond</span> <span class="o">=</span> <span class="p">&#39;</span><span class="na">1</span><span class="p">&#39;</span> <span class="kr">then</span>
      <span class="n">mySignal</span> <span class="o">&lt;=</span> <span class="p">&#39;</span><span class="na">1</span><span class="p">&#39;;</span>
    <span class="kr">end</span> <span class="kr">if</span><span class="p">;</span>
  <span class="kr">end</span> <span class="nf">process</span><span class="p">;</span>

  <span class="n">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
  <span class="kr">begin</span>
    <span class="kr">if</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="kr">then</span>
      <span class="kr">if</span> <span class="n">cond</span> <span class="o">=</span> <span class="p">&#39;</span><span class="na">1</span><span class="p">&#39;</span> <span class="kr">then</span>
        <span class="n">myRegister</span> <span class="o">&lt;=</span> <span class="n">myRegister</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
      <span class="kr">end</span> <span class="kr">if</span><span class="p">;</span>
    <span class="kr">end</span> <span class="kr">if</span><span class="p">;</span>
  <span class="kr">end</span> <span class="nf">process</span><span class="p">;</span>

  <span class="n">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="n">reset</span><span class="p">)</span>
  <span class="kr">begin</span>
    <span class="kr">if</span> <span class="n">reset</span> <span class="o">=</span> <span class="p">&#39;</span><span class="na">1</span><span class="p">&#39;</span> <span class="kr">then</span>
      <span class="n">myRegisterWithReset</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="kr">others</span> <span class="p">=&gt;</span> <span class="p">&#39;</span><span class="na">0</span><span class="p">&#39;);</span>
    <span class="kr">elsif</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="kr">then</span>
      <span class="kr">if</span> <span class="n">cond</span> <span class="o">=</span> <span class="p">&#39;</span><span class="na">1</span><span class="p">&#39;</span> <span class="kr">then</span>
        <span class="n">myRegisterWithReset</span> <span class="o">&lt;=</span> <span class="n">myRegisterWithReset</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
      <span class="kr">end</span> <span class="kr">if</span><span class="p">;</span>
    <span class="kr">end</span> <span class="kr">if</span><span class="p">;</span>
  <span class="kr">end</span> <span class="nf">process</span><span class="p">;</span>
</pre></div>
</div>
<p>While in SpinalHDL, it’s:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">mySignal</span> <span class="k">=</span> <span class="nc">Bool</span>
<span class="k">val</span> <span class="n">myRegister</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">))</span>
<span class="k">val</span> <span class="n">myRegisterWithReset</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">))</span> <span class="n">init</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>

<span class="n">mySignal</span> <span class="o">:=</span> <span class="nc">False</span>
<span class="n">when</span><span class="o">(</span><span class="n">cond</span><span class="o">)</span> <span class="o">{</span>
  <span class="n">mySignal</span> <span class="o">:=</span> <span class="nc">True</span>
  <span class="n">myRegister</span> <span class="o">:=</span> <span class="n">myRegister</span> <span class="o">+</span> <span class="mi">1</span>
  <span class="n">myRegisterWithReset</span> <span class="o">:=</span> <span class="n">myRegisterWithReset</span> <span class="o">+</span> <span class="mi">1</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="implicit-vs-explicit-definitions">
<h2>Implicit vs explicit definitions<a class="headerlink" href="#implicit-vs-explicit-definitions" title="Permalink to this headline">¶</a></h2>
<p>In VHDL, when you declare a signal, you don’t specify if this is a combinatorial signal or a register. Where and how you assign to it decides whether it is combinatorial or registered.</p>
<p>In SpinalHDL these kinds of things are explicit. Registers are defined as registers directly in their declaration.</p>
</div>
<div class="section" id="clock-domains">
<h2>Clock domains<a class="headerlink" href="#clock-domains" title="Permalink to this headline">¶</a></h2>
<p>In VHDL, every time you want to define a bunch of registers, you need the carry the clock and the reset wire to them. In addition, you have to hardcode everywhere how those clock and reset signals should be used (clock edge, reset polarity, reset nature (async, sync)).</p>
<p>In SpinalHDL you can define a ClockDomain, and then define the area of your hardware that uses it.</p>
<p>For example:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">coreClockDomain</span> <span class="k">=</span> <span class="nc">ClockDomain</span><span class="o">(</span>
  <span class="n">clock</span> <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">coreClk</span><span class="o">,</span>
  <span class="n">reset</span> <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">coreReset</span><span class="o">,</span>
  <span class="n">config</span> <span class="k">=</span> <span class="nc">ClockDomainConfig</span><span class="o">(</span>
    <span class="n">clockEdge</span> <span class="k">=</span> <span class="nc">RISING</span><span class="o">,</span>
    <span class="n">resetKind</span> <span class="k">=</span> <span class="nc">ASYNC</span><span class="o">,</span>
    <span class="n">resetActiveLevel</span> <span class="k">=</span> <span class="nc">HIGH</span>
  <span class="o">)</span>
<span class="o">)</span>
<span class="k">val</span> <span class="n">coreArea</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">ClockingArea</span><span class="o">(</span><span class="n">coreClockDomain</span><span class="o">)</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">myCoreClockedRegister</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bit</span><span class="o">))</span>
  <span class="c1">// ...</span>
  <span class="c1">// coreClockDomain will also be applied to all sub components instantiated in the Area</span>
  <span class="c1">// ...</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="component-s-internal-organization">
<h2>Component’s internal organization<a class="headerlink" href="#component-s-internal-organization" title="Permalink to this headline">¶</a></h2>
<p>In VHDL, you have the <code class="docutils literal notranslate"><span class="pre">block</span></code> features that allow you to define sub areas of logic inside your component. But in fact, nobody uses them, because most people don’t know about them, and also because all signals defined inside them are not readable from the outside.</p>
<p>In SpinalHDL you have an <code class="docutils literal notranslate"><span class="pre">Area</span></code> feature that does it correctly:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">timeout</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">Area</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">counter</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">8</span> <span class="n">bits</span><span class="o">))</span> <span class="n">init</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>
  <span class="k">val</span> <span class="n">overflow</span> <span class="k">=</span> <span class="nc">False</span>
  <span class="n">when</span><span class="o">(</span><span class="n">counter</span> <span class="o">=/=</span> <span class="mi">100</span><span class="o">){</span>
    <span class="n">counter</span> <span class="o">:=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mi">1</span>
  <span class="o">}</span> <span class="n">otherwise</span> <span class="o">{</span>
    <span class="n">overflow</span> <span class="o">:=</span> <span class="nc">True</span>
  <span class="o">}</span>
<span class="o">}</span>

<span class="k">val</span> <span class="n">core</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">Area</span> <span class="o">{</span>
  <span class="n">when</span><span class="o">(</span><span class="n">timeout</span><span class="o">.</span><span class="n">overflow</span><span class="o">){</span>
    <span class="n">timeout</span><span class="o">.</span><span class="n">counter</span> <span class="o">:=</span> <span class="mi">0</span>
  <span class="o">}</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="safety">
<h2>Safety<a class="headerlink" href="#safety" title="Permalink to this headline">¶</a></h2>
<p>In VHDL as in SpinalHDL, it’s easy to write combinatorial loops, or to infer a latch by forgetting to drive a signal in paths of a process.</p>
<p>Then, to detect those issues, you can use some <code class="docutils literal notranslate"><span class="pre">lint</span></code> tools that will analyse your VHDL, but those tools aren’t free. In SpinalHDL the <code class="docutils literal notranslate"><span class="pre">lint</span></code> process in integrated inside the compiler, and it won’t generate the RTL code until everything is fine. It also checks clock domain crossing.</p>
</div>
<div class="section" id="functions-and-procedures">
<h2>Functions and procedures<a class="headerlink" href="#functions-and-procedures" title="Permalink to this headline">¶</a></h2>
<p>Function and procedures are not used very often in VHDL, probably because they are very limited:</p>
<ul class="simple">
<li>You can only define a chunk of combinatorial hardware, or only a chunk of registers (if you call the function/procedure inside a clocked process).</li>
<li>You can’t define a process inside them.</li>
<li>You can’t instantiate a component inside them.</li>
<li>The scope of what you can read/write inside them are limited.</li>
</ul>
<p>In spinalHDL, all those limitation are removed.</p>
<p>An example that mixes combinatorial logic and a register in a single function:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">def</span> <span class="n">simpleAluPipeline</span><span class="o">(</span><span class="n">op</span><span class="k">:</span> <span class="kt">Bits</span><span class="o">,</span> <span class="n">a</span><span class="k">:</span> <span class="kt">UInt</span><span class="o">,</span> <span class="n">b</span><span class="k">:</span> <span class="kt">UInt</span><span class="o">)</span><span class="k">:</span> <span class="kt">UInt</span> <span class="o">=</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">result</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mi">8</span> <span class="n">bits</span><span class="o">)</span>

  <span class="n">switch</span><span class="o">(</span><span class="n">op</span><span class="o">){</span>
    <span class="n">is</span><span class="o">(</span><span class="mi">0</span><span class="o">){</span><span class="n">result</span> <span class="o">:=</span> <span class="n">a</span> <span class="o">+</span> <span class="n">b</span><span class="o">}</span>
    <span class="n">is</span><span class="o">(</span><span class="mi">1</span><span class="o">){</span><span class="n">result</span> <span class="o">:=</span> <span class="n">a</span> <span class="o">-</span> <span class="n">b</span><span class="o">}</span>
    <span class="n">is</span><span class="o">(</span><span class="mi">2</span><span class="o">){</span><span class="n">result</span> <span class="o">:=</span> <span class="n">a</span> <span class="o">*</span> <span class="n">b</span><span class="o">}</span>
  <span class="o">}</span>

  <span class="k">return</span> <span class="nc">RegNext</span><span class="o">(</span><span class="n">result</span><span class="o">)</span>
<span class="o">}</span>
</pre></div>
</div>
<p>An example with the queue function inside the Stream Bundle (handshake). This function instantiates a FIFO component:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span> <span class="nc">Stream</span><span class="o">[</span><span class="kt">T</span> <span class="k">&lt;:</span> <span class="kt">Data</span><span class="o">](</span><span class="n">dataType</span><span class="k">:</span>  <span class="kt">T</span><span class="o">)</span> <span class="k">extends</span> <span class="nc">Bundle</span> <span class="k">with</span> <span class="nc">IMasterSlave</span> <span class="k">with</span> <span class="nc">DataCarrier</span><span class="o">[</span><span class="kt">T</span><span class="o">]</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">valid</span> <span class="k">=</span> <span class="nc">Bool</span>
  <span class="k">val</span> <span class="n">ready</span> <span class="k">=</span> <span class="nc">Bool</span>
  <span class="k">val</span> <span class="n">payload</span> <span class="k">=</span> <span class="n">cloneOf</span><span class="o">(</span><span class="n">dataType</span><span class="o">)</span>

  <span class="k">def</span> <span class="n">queue</span><span class="o">(</span><span class="n">size</span><span class="k">:</span> <span class="kt">Int</span><span class="o">)</span><span class="k">:</span> <span class="kt">Stream</span><span class="o">[</span><span class="kt">T</span><span class="o">]</span> <span class="k">=</span> <span class="o">{</span>
    <span class="k">val</span> <span class="n">fifo</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">StreamFifo</span><span class="o">(</span><span class="n">dataType</span><span class="o">,</span> <span class="n">size</span><span class="o">)</span>
    <span class="n">fifo</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">push</span> <span class="o">&lt;&gt;</span> <span class="k">this</span>
    <span class="n">fifo</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">pop</span>
  <span class="o">}</span>
<span class="o">}</span>
</pre></div>
</div>
<p>An example where a function assigns a signal defined outside itself:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">counter</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">8</span> <span class="n">bits</span><span class="o">))</span> <span class="n">init</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>
<span class="n">counter</span> <span class="o">:=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mi">1</span>

<span class="k">def</span> <span class="n">clear</span><span class="o">()</span> <span class="k">:</span> <span class="kt">Unit</span> <span class="o">=</span> <span class="o">{</span>
  <span class="n">counter</span> <span class="o">:=</span> <span class="mi">0</span>
<span class="o">}</span>

<span class="n">when</span><span class="o">(</span><span class="n">counter</span> <span class="o">&gt;</span> <span class="mi">42</span><span class="o">){</span>
  <span class="n">clear</span><span class="o">()</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="buses-and-interfaces">
<h2>Buses and Interfaces<a class="headerlink" href="#buses-and-interfaces" title="Permalink to this headline">¶</a></h2>
<p>VHDL is very boring when it comes to buses and interfaces. You have two options:</p>
<ol class="arabic simple">
<li>Define buses and interfaces wire by wire, each time and everywhere:</li>
</ol>
<div class="highlight-ada notranslate"><div class="highlight"><pre><span></span><span class="n">PADDR</span>   <span class="p">:</span> <span class="ow">in</span> <span class="n">unsigned</span><span class="p">(</span><span class="n">addressWidth</span><span class="o">-</span><span class="mi">1</span> <span class="n">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">PSEL</span>    <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span>
<span class="n">PENABLE</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
<span class="n">PREADY</span>  <span class="p">:</span> <span class="kr">out</span> <span class="n">std_logic</span><span class="p">;</span>
<span class="n">PWRITE</span>  <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic</span><span class="p">;</span>
<span class="n">PWDATA</span>  <span class="p">:</span> <span class="ow">in</span> <span class="n">std_logic_vector</span><span class="p">(</span><span class="n">dataWidth</span><span class="o">-</span><span class="mi">1</span> <span class="n">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">PRDATA</span>  <span class="p">:</span> <span class="kr">out</span> <span class="n">std_logic_vector</span><span class="p">(</span><span class="n">dataWidth</span><span class="o">-</span><span class="mi">1</span> <span class="n">downto</span> <span class="mi">0</span><span class="p">);</span>
</pre></div>
</div>
<ol class="arabic simple" start="2">
<li>Use records but lose parameterization (statically fixed in package), and you have to define one for each directions:</li>
</ol>
<div class="highlight-ada notranslate"><div class="highlight"><pre><span></span><span class="n">P_m</span> <span class="p">:</span> <span class="ow">in</span> <span class="n">APB_M</span><span class="p">;</span>
<span class="n">P_s</span> <span class="p">:</span> <span class="kr">out</span> <span class="n">APB_S</span><span class="p">;</span>
</pre></div>
</div>
<p>SpinalHDL has very strong support for bus and interface declarations with limitless parameterizations:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">P</span> <span class="k">=</span> <span class="n">slave</span><span class="o">(</span><span class="nc">Apb3</span><span class="o">(</span><span class="n">addressWidth</span><span class="o">,</span> <span class="n">dataWidth</span><span class="o">))</span>
</pre></div>
</div>
<p>You can also use object oriented programming to define configuration objects:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">coreConfig</span> <span class="k">=</span> <span class="nc">CoreConfig</span><span class="o">(</span>
  <span class="n">pcWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">addrWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">startAddress</span> <span class="k">=</span> <span class="mh">0x00000000</span><span class="o">,</span>
  <span class="n">regFileReadyKind</span> <span class="k">=</span> <span class="n">sync</span><span class="o">,</span>
  <span class="n">branchPrediction</span> <span class="k">=</span> <span class="n">dynamic</span><span class="o">,</span>
  <span class="n">bypassExecute0</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">bypassExecute1</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">bypassWriteBack</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">bypassWriteBackBuffer</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">collapseBubble</span> <span class="k">=</span> <span class="kc">false</span><span class="o">,</span>
  <span class="n">fastFetchCmdPcCalculation</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">dynamicBranchPredictorCacheSizeLog2</span> <span class="k">=</span> <span class="mi">7</span>
<span class="o">)</span>

<span class="c1">//The CPU has a system of plugins which allows adding new features into the core.</span>
<span class="c1">//Those extensions are not directly implemented into the core, but are kind of an additive logic patch defined in a separated area.</span>
<span class="n">coreConfig</span><span class="o">.</span><span class="n">add</span><span class="o">(</span><span class="k">new</span> <span class="nc">MulExtension</span><span class="o">)</span>
<span class="n">coreConfig</span><span class="o">.</span><span class="n">add</span><span class="o">(</span><span class="k">new</span> <span class="nc">DivExtension</span><span class="o">)</span>
<span class="n">coreConfig</span><span class="o">.</span><span class="n">add</span><span class="o">(</span><span class="k">new</span> <span class="nc">BarrelShifterFullExtension</span><span class="o">)</span>

<span class="k">val</span> <span class="n">iCacheConfig</span> <span class="k">=</span> <span class="nc">InstructionCacheConfig</span><span class="o">(</span>
  <span class="n">cacheSize</span> <span class="k">=</span><span class="mi">4096</span><span class="o">,</span>
  <span class="n">bytePerLine</span> <span class="k">=</span><span class="mi">32</span><span class="o">,</span>
  <span class="n">wayCount</span> <span class="k">=</span> <span class="mi">1</span><span class="o">,</span>  <span class="c1">//Can only be one for the moment</span>
  <span class="n">wrappedMemAccess</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
  <span class="n">addressWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">cpuDataWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">memDataWidth</span> <span class="k">=</span> <span class="mi">32</span>
<span class="o">)</span>

<span class="k">new</span> <span class="nc">RiscvCoreAxi4</span><span class="o">(</span>
  <span class="n">coreConfig</span> <span class="k">=</span> <span class="n">coreConfig</span><span class="o">,</span>
  <span class="n">iCacheConfig</span> <span class="k">=</span> <span class="n">iCacheConfig</span><span class="o">,</span>
  <span class="n">dCacheConfig</span> <span class="k">=</span> <span class="kc">null</span><span class="o">,</span>
  <span class="n">debug</span> <span class="k">=</span> <span class="n">debug</span><span class="o">,</span>
  <span class="n">interruptCount</span> <span class="k">=</span> <span class="n">interruptCount</span>
<span class="o">)</span>
</pre></div>
</div>
</div>
<div class="section" id="signal-declaration">
<h2>Signal declaration<a class="headerlink" href="#signal-declaration" title="Permalink to this headline">¶</a></h2>
<p>VHDL forces you to define all signals on the top of your architecture, which is annoying.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span>  <span class="p">..</span>
  <span class="p">..</span> <span class="p">(</span><span class="n">many</span> <span class="k">signal</span> <span class="n">declarations</span><span class="p">)</span>
  <span class="p">..</span>
  <span class="k">signal</span> <span class="n">a</span> <span class="o">:</span> <span class="kt">std_logic</span><span class="p">;</span>
  <span class="p">..</span>
  <span class="p">..</span> <span class="p">(</span><span class="n">many</span> <span class="k">signal</span> <span class="n">declarations</span><span class="p">)</span>
  <span class="p">..</span>
<span class="k">begin</span>
  <span class="p">..</span>
  <span class="p">..</span> <span class="p">(</span><span class="n">many</span> <span class="n">logic</span> <span class="n">definitions</span><span class="p">)</span>
  <span class="p">..</span>
  <span class="n">a</span> <span class="o">&lt;=</span> <span class="n">x</span> <span class="o">&amp;</span> <span class="n">y</span>
  <span class="p">..</span>
  <span class="p">..</span> <span class="p">(</span><span class="n">many</span> <span class="n">logic</span> <span class="n">definitions</span><span class="p">)</span>
  <span class="p">..</span>
</pre></div>
</div>
<p>SpinalHDL is flexible when it comes to signal declarations.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">a</span> <span class="k">=</span> <span class="nc">Bool</span>
<span class="n">a</span> <span class="o">:=</span> <span class="n">x</span> <span class="o">&amp;</span> <span class="n">y</span>
</pre></div>
</div>
<p>It also allows you to define and assign signals in a single line.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">a</span> <span class="k">=</span> <span class="n">x</span> <span class="o">&amp;</span> <span class="n">y</span>
</pre></div>
</div>
</div>
<div class="section" id="component-instantiation">
<h2>Component instantiation<a class="headerlink" href="#component-instantiation" title="Permalink to this headline">¶</a></h2>
<p>VHDL is very verbose about this as you have to redefine all signals of your sub component entity, and then bind them one by one when you instantiate your component.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">divider_cmd_valid</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
<span class="n">divider_cmd_ready</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
<span class="n">divider_cmd_numerator</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">divider_cmd_denominator</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">divider_rsp_valid</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
<span class="n">divider_rsp_ready</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
<span class="n">divider_rsp_quotient</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="n">divider_rsp_remainder</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>

<span class="n">divider</span> <span class="o">:</span> <span class="k">entity</span> <span class="nc">work</span><span class="p">.</span><span class="n">UnsignedDivider</span>
  <span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
    <span class="n">clk</span>             <span class="o">=&gt;</span> <span class="n">clk</span><span class="p">,</span>
    <span class="n">reset</span>           <span class="o">=&gt;</span> <span class="n">reset</span><span class="p">,</span>
    <span class="n">cmd_valid</span>       <span class="o">=&gt;</span> <span class="n">divider_cmd_valid</span><span class="p">,</span>
    <span class="n">cmd_ready</span>       <span class="o">=&gt;</span> <span class="n">divider_cmd_ready</span><span class="p">,</span>
    <span class="n">cmd_numerator</span>   <span class="o">=&gt;</span> <span class="n">divider_cmd_numerator</span><span class="p">,</span>
    <span class="n">cmd_denominator</span> <span class="o">=&gt;</span> <span class="n">divider_cmd_denominator</span><span class="p">,</span>
    <span class="n">rsp_valid</span>       <span class="o">=&gt;</span> <span class="n">divider_rsp_valid</span><span class="p">,</span>
    <span class="n">rsp_ready</span>       <span class="o">=&gt;</span> <span class="n">divider_rsp_ready</span><span class="p">,</span>
    <span class="n">rsp_quotient</span>    <span class="o">=&gt;</span> <span class="n">divider_rsp_quotient</span><span class="p">,</span>
    <span class="n">rsp_remainder</span>   <span class="o">=&gt;</span> <span class="n">divider_rsp_remainder</span>
  <span class="p">);</span>
</pre></div>
</div>
<p>SpinalHDL removes that, and allows you to access the IO of sub components in an object oriented way.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">divider</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">UnsignedDivider</span><span class="o">()</span>

<span class="c1">//And then if you want to access IO signals of that divider:</span>
<span class="n">divider</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">cmd</span><span class="o">.</span><span class="n">valid</span> <span class="o">:=</span> <span class="nc">True</span>
<span class="n">divider</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">cmd</span><span class="o">.</span><span class="n">numerator</span> <span class="o">:=</span> <span class="mi">42</span>
</pre></div>
</div>
</div>
<div class="section" id="casting">
<h2>Casting<a class="headerlink" href="#casting" title="Permalink to this headline">¶</a></h2>
<p>There are two annoying casting methods in VHDL:</p>
<ul class="simple">
<li>boolean &lt;&gt; std_logic (ex: To assign a signal using a condition such as <code class="docutils literal notranslate"><span class="pre">mySignal</span> <span class="pre">&lt;=</span> <span class="pre">myValue</span> <span class="pre">&lt;</span> <span class="pre">10</span></code> is not legal)</li>
<li>unsigned &lt;&gt; integer  (ex: To access an array)</li>
</ul>
<p>SpinalHDL removes these casts by unifying things.</p>
<p>boolean/std_logic:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">value</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mi">8</span> <span class="n">bits</span><span class="o">)</span>
<span class="k">val</span> <span class="n">valueBiggerThanTwo</span> <span class="k">=</span> <span class="nc">Bool</span>
<span class="n">valueBiggerThanTwo</span> <span class="o">:=</span> <span class="n">value</span> <span class="o">&gt;</span> <span class="mi">2</span>  <span class="c1">//value &gt; 2 return a Bool</span>
</pre></div>
</div>
<p>unsigned/integer:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">array</span> <span class="k">=</span> <span class="nc">Vec</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">),</span><span class="mi">8</span><span class="o">)</span>
<span class="k">val</span> <span class="n">sel</span> <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mi">3</span> <span class="n">bits</span><span class="o">)</span>
<span class="k">val</span> <span class="n">arraySel</span> <span class="k">=</span> <span class="n">array</span><span class="o">(</span><span class="n">sel</span><span class="o">)</span> <span class="c1">//Arrays are indexed directly by using UInt</span>
</pre></div>
</div>
</div>
<div class="section" id="resizing">
<h2>Resizing<a class="headerlink" href="#resizing" title="Permalink to this headline">¶</a></h2>
<p>The fact that VHDL is strict about bit size is probably a good thing.</p>
<div class="highlight-ada notranslate"><div class="highlight"><pre><span></span><span class="n">my8BitsSignal</span> <span class="o">&lt;=</span> <span class="n">resize</span><span class="p">(</span><span class="n">my4BitsSignal</span><span class="p">,</span><span class="mi">8</span><span class="p">);</span>
</pre></div>
</div>
<p>In SpinalHDL you have two ways to do the same:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//The traditional way</span>
<span class="n">my8BitsSignal</span> <span class="o">:=</span> <span class="n">my4BitsSignal</span><span class="o">.</span><span class="n">resize</span><span class="o">(</span><span class="mi">8</span><span class="o">)</span>

<span class="c1">//The smart way</span>
<span class="n">my8BitsSignal</span> <span class="o">:=</span> <span class="n">my4BitsSignal</span><span class="o">.</span><span class="n">resized</span>
</pre></div>
</div>
</div>
<div class="section" id="parameterization">
<h2>Parameterization<a class="headerlink" href="#parameterization" title="Permalink to this headline">¶</a></h2>
<p>VHDL prior to the 2008 revision has many issues with generics. For example, you can’t parameterize records, you can’t parameterize arrays in the entity, and you can’t have types parameters. <span class="raw-html-m2r"><br></span>
Then VHDL 2008 came and fixed those issues. But RTL tool support for VHDL 2008 is really weak depending the vendor.</p>
<p>SpinalHDL has full support of generics integrated natively in its compiler, and it doesn’t rely on the VHDL one.</p>
<p>Here is an example of parameterized data structures:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">colorStream</span> <span class="k">=</span> <span class="nc">Stream</span><span class="o">(</span><span class="nc">Color</span><span class="o">(</span><span class="mi">5</span><span class="o">,</span> <span class="mi">6</span><span class="o">,</span> <span class="mi">5</span><span class="o">)))</span>
<span class="k">val</span> <span class="n">colorFifo</span>   <span class="k">=</span> <span class="nc">StreamFifo</span><span class="o">(</span><span class="nc">Color</span><span class="o">(</span><span class="mi">5</span><span class="o">,</span> <span class="mi">6</span><span class="o">,</span> <span class="mi">5</span><span class="o">),</span><span class="n">depth</span> <span class="k">=</span> <span class="mi">128</span><span class="o">)</span>
<span class="n">colorFifo</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">push</span> <span class="o">&lt;&gt;</span> <span class="n">colorStream</span>
</pre></div>
</div>
<p>Here is an example of a parameterized component:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span> <span class="nc">Arbiter</span><span class="o">[</span><span class="kt">T</span> <span class="k">&lt;:</span> <span class="kt">Data</span><span class="o">](</span><span class="n">payloadType</span><span class="k">:</span> <span class="kt">T</span><span class="o">,</span> <span class="n">portCount</span><span class="k">:</span> <span class="kt">Int</span><span class="o">)</span> <span class="k">extends</span> <span class="nc">Component</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">io</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="n">sources</span> <span class="k">=</span> <span class="nc">Vec</span><span class="o">(</span><span class="n">slave</span><span class="o">(</span><span class="nc">Stream</span><span class="o">(</span><span class="n">payloadType</span><span class="o">)),</span> <span class="n">portCount</span><span class="o">)</span>
    <span class="k">val</span> <span class="n">sink</span> <span class="k">=</span> <span class="n">master</span><span class="o">(</span><span class="nc">Stream</span><span class="o">(</span><span class="n">payloadType</span><span class="o">))</span>
  <span class="o">}</span>
  <span class="c1">//...</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="meta-hardware-description">
<h2>Meta hardware description<a class="headerlink" href="#meta-hardware-description" title="Permalink to this headline">¶</a></h2>
<p>VHDL has kind of a closed syntax. You can’t add abstraction layers on top of it.</p>
<p>SpinalHDL, because it’s built on top of Scala, is very flexible, and allows you to define new abstraction layers very easily.</p>
<p>Some examples of that are the <a class="reference external" href="/SpinalDoc/spinal/lib/fsm/">FSM</a> tool, the <a class="reference external" href="/SpinalDoc/spinal/lib/bus_slave_factory/">BusSlaveFactory</a> tool, and also the <a class="reference external" href="/SpinalDoc/spinal/examples/jtag/">JTAG</a> tool.</p>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="core/TypeIntroduction.html" class="btn btn-neutral float-right" title="Introduction" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="core/vhdl_perspective.html" class="btn btn-neutral" title="VHDL equivalences" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, penis

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../_static/jquery.js"></script>
        <script type="text/javascript" src="../_static/underscore.js"></script>
        <script type="text/javascript" src="../_static/doctools.js"></script>
        <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    

  

  <script type="text/javascript" src="../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>