

================================================================
== Vitis HLS Report for 'xfdilate_2160_3840_1_0_1_0_3841_3_3_s'
================================================================
* Date:           Tue Mar 29 20:35:20 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       12|  8319372|  0.120 us|  83.194 ms|   12|  8319372|     none|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_460  |xfExtractPixels_1_1_0_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_466  |xfExtractPixels_1_1_0_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_472  |xfExtractPixels_1_1_0_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +----------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_259_1  |        3|        3|         1|          1|          1|         3|       yes|
        |- VITIS_LOOP_274_2  |        1|     3841|         2|          1|          1|  1 ~ 3841|       yes|
        |- VITIS_LOOP_291_3  |        1|     3841|         1|          1|          1|  1 ~ 3841|       yes|
        |- Row_Loop          |        8|  8311680|  8 ~ 3848|          -|          -|  1 ~ 2160|        no|
        | + Col_Loop         |        5|     3845|         6|          1|          1|  1 ~ 3841|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
  Pipeline-3 : II = 1, D = 6, States = { 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 16 15 
15 --> 10 
16 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%row_ind_V_0_0 = alloca i32 1"   --->   Operation 17 'alloca' 'row_ind_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_ind_V_1_0 = alloca i32 1"   --->   Operation 18 'alloca' 'row_ind_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%row_ind_V_2_0 = alloca i32 1"   --->   Operation 19 'alloca' 'row_ind_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 20 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height"   --->   Operation 21 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i16 %img_width_read"   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgHelper2_4102, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgHelper3_4103, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.77ns)   --->   "%buf_V_0 = alloca i64 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251]   --->   Operation 25 'alloca' 'buf_V_0' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 26 [1/1] (2.77ns)   --->   "%buf_V_1 = alloca i64 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251]   --->   Operation 26 'alloca' 'buf_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 27 [1/1] (2.77ns)   --->   "%buf_V_2 = alloca i64 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251]   --->   Operation 27 'alloca' 'buf_V_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln251 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_0, i8 %buf_V_1, i8 %buf_V_2, i64 666, i64 25, i64 18446744073709551615" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:251]   --->   Operation 28 'specmemcore' 'specmemcore_ln251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%br_ln259 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:259]   --->   Operation 29 'br' 'br_ln259' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%row_ind_V_1 = phi i2 0, void, i2 %init_row_ind, void %.split3258"   --->   Operation 30 'phi' 'row_ind_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.63ns)   --->   "%init_row_ind = add i2 %row_ind_V_1, i2 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:259]   --->   Operation 31 'add' 'init_row_ind' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row_ind_V_0_0_load = load i13 %row_ind_V_0_0"   --->   Operation 32 'load' 'row_ind_V_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%row_ind_V_1_0_load = load i13 %row_ind_V_1_0"   --->   Operation 33 'load' 'row_ind_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%row_ind_V_2_0_load = load i13 %row_ind_V_2_0"   --->   Operation 34 'load' 'row_ind_V_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.50ns)   --->   "%icmp_ln259 = icmp_eq  i2 %row_ind_V_1, i2 3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:259]   --->   Operation 36 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %.split32, void %.split30.0.preheader" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:259]   --->   Operation 38 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15"   --->   Operation 39 'specloopname' 'specloopname_ln301' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i2 %row_ind_V_1"   --->   Operation 40 'zext' 'zext_ln301' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.98ns)   --->   "%switch_ln263 = switch i2 %row_ind_V_1, void %branch2, i2 0, void %.split32..split3258_crit_edge, i2 1, void %branch1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 41 'switch' 'switch_ln263' <Predicate = (!icmp_ln259)> <Delay = 0.98>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln263 = store i13 %zext_ln301, i13 %row_ind_V_1_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 42 'store' 'store_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln263 = br void %.split3258" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 43 'br' 'br_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln263 = store i13 %zext_ln301, i13 %row_ind_V_0_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 44 'store' 'store_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln263 = br void %.split3258" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 45 'br' 'br_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln263 = store i13 %zext_ln301, i13 %row_ind_V_2_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 46 'store' 'store_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 != 0 & row_ind_V_1 != 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln263 = br void %.split3258" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:263]   --->   Operation 47 'br' 'br_ln263' <Predicate = (!icmp_ln259 & row_ind_V_1 != 0 & row_ind_V_1 != 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln259)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 49 [1/1] (1.29ns)   --->   "%br_ln878 = br void %.split30.0"   --->   Operation 49 'br' 'br_ln878' <Predicate = true> <Delay = 1.29>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%i_col_046_0 = phi i13 %add_ln691, void %.split27.0, i13 0, void %.split30.0.preheader"   --->   Operation 50 'phi' 'i_col_046_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.53ns)   --->   "%add_ln691 = add i13 %i_col_046_0, i13 1"   --->   Operation 51 'add' 'add_ln691' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i13 %i_col_046_0"   --->   Operation 52 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln878 = icmp_ult  i16 %zext_ln878, i16 %img_width_read"   --->   Operation 53 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln274 = br i1 %icmp_ln878, void %.split25.0.preheader, void %.split27.0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:274]   --->   Operation 54 'br' 'br_ln274' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.17>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln274 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:274]   --->   Operation 55 'specpipeline' 'specpipeline_ln274' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln274 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3841, i64 1921" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:274]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln274' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln274 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:274]   --->   Operation 57 'specloopname' 'specloopname_ln274' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (3.40ns)   --->   "%imgHelper2_4102_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %imgHelper2_4102" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'imgHelper2_4102_read' <Predicate = (icmp_ln878)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i13 %i_col_046_0"   --->   Operation 59 'zext' 'zext_ln534' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:280]   --->   Operation 60 'getelementptr' 'buf_V_1_addr' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.77ns)   --->   "%store_ln280 = store i8 %imgHelper2_4102_read, i12 %buf_V_1_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:280]   --->   Operation 61 'store' 'store_ln280' <Predicate = (icmp_ln878)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split30.0"   --->   Operation 62 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.29>
ST_6 : Operation 63 [1/1] (1.29ns)   --->   "%br_ln0 = br void %.split25.0"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 7 <SV = 5> <Delay = 4.91>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%i_col_V_0 = phi i13 %add_ln691_4, void %.split22.0, i13 0, void %.split25.0.preheader"   --->   Operation 64 'phi' 'i_col_V_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.53ns)   --->   "%add_ln691_4 = add i13 %i_col_V_0, i13 1"   --->   Operation 65 'add' 'add_ln691_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln878_6 = zext i13 %i_col_V_0"   --->   Operation 67 'zext' 'zext_ln878_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (2.13ns)   --->   "%icmp_ln878_14 = icmp_ult  i16 %zext_ln878_6, i16 %img_width_read"   --->   Operation 68 'icmp' 'icmp_ln878_14' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln291 = br i1 %icmp_ln878_14, void %._crit_edge50.loopexit.0.1, void %.split22.0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:291]   --->   Operation 69 'br' 'br_ln291' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln291 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3841, i64 1921" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:291]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln291' <Predicate = (icmp_ln878_14)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:291]   --->   Operation 71 'specloopname' 'specloopname_ln291' <Predicate = (icmp_ln878_14)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln534_4 = zext i13 %i_col_V_0"   --->   Operation 72 'zext' 'zext_ln534_4' <Predicate = (icmp_ln878_14)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%buf_V_0_addr = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_4" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:296]   --->   Operation 73 'getelementptr' 'buf_V_0_addr' <Predicate = (icmp_ln878_14)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.77ns)   --->   "%store_ln296 = store i8 0, i12 %buf_V_0_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:296]   --->   Operation 74 'store' 'store_ln296' <Predicate = (icmp_ln878_14)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split25.0"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln878_14)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.68>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%img_height_cast = zext i16 %img_height_read"   --->   Operation 76 'zext' 'img_height_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.54ns)   --->   "%op2_assign = add i17 %img_height_cast, i17 1"   --->   Operation 77 'add' 'op2_assign' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.52ns)   --->   "%add_ln1616 = add i14 %empty, i14 1"   --->   Operation 78 'add' 'add_ln1616' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %op2_assign, i32 1, i32 16"   --->   Operation 79 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (2.13ns)   --->   "%icmp_ln878_15 = icmp_eq  i16 %tmp_2, i16 0"   --->   Operation 80 'icmp' 'icmp_ln878_15' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %icmp_ln878_15, void %.lr.ph.preheader, void %._crit_edge" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:302]   --->   Operation 81 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.29ns)   --->   "%br_ln235 = br void %.lr.ph" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:235]   --->   Operation 82 'br' 'br_ln235' <Predicate = (!icmp_ln878_15)> <Delay = 1.29>

State 9 <SV = 7> <Delay = 2.13>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%row_ind_V_2 = phi i13 %row_ind_V_0, void, i13 %row_ind_V_2_0_load, void %.lr.ph.preheader"   --->   Operation 83 'phi' 'row_ind_V_2' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%row_ind_V_1_2 = phi i13 %row_ind_V_2, void, i13 %row_ind_V_1_0_load, void %.lr.ph.preheader"   --->   Operation 84 'phi' 'row_ind_V_1_2' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%row_ind_V_0 = phi i13 %row_ind_V_1_2, void, i13 %row_ind_V_0_0_load, void %.lr.ph.preheader"   --->   Operation 85 'phi' 'row_ind_V_0' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%row_V = phi i13 %row_V_2, void, i13 1, void %.lr.ph.preheader"   --->   Operation 86 'phi' 'row_V' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln878_7 = zext i13 %row_V"   --->   Operation 87 'zext' 'zext_ln878_7' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln878_8 = zext i13 %row_V"   --->   Operation 88 'zext' 'zext_ln878_8' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (2.11ns)   --->   "%icmp_ln878_16 = icmp_ult  i17 %zext_ln878_8, i17 %op2_assign"   --->   Operation 89 'icmp' 'icmp_ln878_16' <Predicate = (!icmp_ln878_15)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %icmp_ln878_16, void %._crit_edge.loopexit, void %.split19" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:302]   --->   Operation 90 'br' 'br_ln302' <Predicate = (!icmp_ln878_15)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln241 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2160, i64 1080" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:241]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln241' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:241]   --->   Operation 92 'specloopname' 'specloopname_ln241' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (2.13ns)   --->   "%cmp_i_i115_i = icmp_ult  i16 %zext_ln878_7, i16 %img_height_read"   --->   Operation 93 'icmp' 'cmp_i_i115_i' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i13 %row_ind_V_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 94 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i13 %row_ind_V_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 95 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = trunc i13 %row_ind_V_1_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 96 'trunc' 'trunc_ln136_1' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.29ns)   --->   "%br_ln112 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:112]   --->   Operation 97 'br' 'br_ln112' <Predicate = (!icmp_ln878_15 & icmp_ln878_16)> <Delay = 1.29>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln878_15 & !icmp_ln878_16)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln322 = ret" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:322]   --->   Operation 99 'ret' 'ret_ln322' <Predicate = (!icmp_ln878_16) | (icmp_ln878_15)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.43>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%col_V = phi i13 0, void %.split19, i13 %col_V_2, void %.split14.0"   --->   Operation 100 'phi' 'col_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.53ns)   --->   "%col_V_2 = add i13 %col_V, i13 1"   --->   Operation 101 'add' 'col_V_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln878_9 = zext i13 %col_V"   --->   Operation 102 'zext' 'zext_ln878_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln878_10 = zext i13 %col_V"   --->   Operation 103 'zext' 'zext_ln878_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (1.98ns)   --->   "%icmp_ln878_17 = icmp_ult  i14 %zext_ln878_10, i14 %add_ln1616"   --->   Operation 104 'icmp' 'icmp_ln878_17' <Predicate = true> <Delay = 1.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln878_17, void, void %.split16" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:112]   --->   Operation 105 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:112]   --->   Operation 106 'specpipeline' 'specpipeline_ln112' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3841, i64 1921" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:112]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:112]   --->   Operation 108 'specloopname' 'specloopname_ln112' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (2.13ns)   --->   "%icmp_ln878_18 = icmp_ult  i16 %zext_ln878_9, i16 %img_width_read"   --->   Operation 109 'icmp' 'icmp_ln878_18' <Predicate = (icmp_ln878_17)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (1.29ns)   --->   "%br_ln121 = br i1 %icmp_ln878_18, void %arrayctor.loop58.i, void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:121]   --->   Operation 110 'br' 'br_ln121' <Predicate = (icmp_ln878_17)> <Delay = 1.29>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %cmp_i_i115_i, void, void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:122]   --->   Operation 111 'br' 'br_ln122' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.98ns)   --->   "%switch_ln126 = switch i2 %trunc_ln123, void %branch5, i2 0, void %branch3, i2 1, void %branch4" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 112 'switch' 'switch_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 0.98>
ST_10 : Operation 113 [1/1] (1.29ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 1.29>
ST_10 : Operation 114 [1/1] (0.98ns)   --->   "%switch_ln123 = switch i2 %trunc_ln123, void %branch8, i2 0, void %branch6, i2 1, void %branch7" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 114 'switch' 'switch_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 0.98>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = (icmp_ln878_17)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 6.17>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln534_6 = zext i13 %col_V"   --->   Operation 116 'zext' 'zext_ln534_6' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%buf_V_0_addr_4 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_6" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 117 'getelementptr' 'buf_V_0_addr_4' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%buf_V_1_addr_4 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_6" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 118 'getelementptr' 'buf_V_1_addr_4' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%buf_V_2_addr_2 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_6" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 119 'getelementptr' 'buf_V_2_addr_2' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (2.77ns)   --->   "%store_ln126 = store i8 0, i12 %buf_V_1_addr_4" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 120 'store' 'store_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 == 1)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln126 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 121 'br' 'br_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 == 1)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (2.77ns)   --->   "%store_ln126 = store i8 0, i12 %buf_V_0_addr_4" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 122 'store' 'store_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 == 0)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln126 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 123 'br' 'br_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 == 0)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (2.77ns)   --->   "%store_ln126 = store i8 0, i12 %buf_V_2_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 124 'store' 'store_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 != 0 & trunc_ln123 != 1)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln126 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:126]   --->   Operation 125 'br' 'br_ln126' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & !cmp_i_i115_i & trunc_ln123 != 0 & trunc_ln123 != 1)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (3.40ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %imgHelper2_4102" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'read' 'tmp_V' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln534_5 = zext i13 %col_V"   --->   Operation 127 'zext' 'zext_ln534_5' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%buf_V_0_addr_3 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 128 'getelementptr' 'buf_V_0_addr_3' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%buf_V_1_addr_3 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 129 'getelementptr' 'buf_V_1_addr_3' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 130 'getelementptr' 'buf_V_2_addr' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (2.77ns)   --->   "%store_ln123 = store i8 %tmp_V, i12 %buf_V_1_addr_3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 131 'store' 'store_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 == 1)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln123 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 132 'br' 'br_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 == 1)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (2.77ns)   --->   "%store_ln123 = store i8 %tmp_V, i12 %buf_V_0_addr_3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 133 'store' 'store_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 == 0)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln123 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 134 'br' 'br_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 == 0)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (2.77ns)   --->   "%store_ln123 = store i8 %tmp_V, i12 %buf_V_2_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 135 'store' 'store_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 != 0 & trunc_ln123 != 1)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln123 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:123]   --->   Operation 136 'br' 'br_ln123' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i & trunc_ln123 != 0 & trunc_ln123 != 1)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.29ns)   --->   "%br_ln125 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:125]   --->   Operation 137 'br' 'br_ln125' <Predicate = (icmp_ln878_17 & icmp_ln878_18 & cmp_i_i115_i)> <Delay = 1.29>

State 12 <SV = 10> <Delay = 2.77>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1616 = zext i13 %col_V"   --->   Operation 138 'zext' 'zext_ln1616' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%buf_V_0_addr_5 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln1616" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 139 'getelementptr' 'buf_V_0_addr_5' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_12 : Operation 140 [2/2] (2.77ns)   --->   "%buf_V_0_load = load i12 %buf_V_0_addr_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 140 'load' 'buf_V_0_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%buf_V_1_addr_5 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln1616" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 141 'getelementptr' 'buf_V_1_addr_5' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_12 : Operation 142 [2/2] (2.77ns)   --->   "%buf_V_1_load = load i12 %buf_V_1_addr_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 142 'load' 'buf_V_1_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%buf_V_2_addr_3 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln1616" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 143 'getelementptr' 'buf_V_2_addr_3' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_12 : Operation 144 [2/2] (2.77ns)   --->   "%buf_V_2_load = load i12 %buf_V_2_addr_3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 144 'load' 'buf_V_2_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 145 [1/1] (1.90ns)   --->   "%icmp_ln882 = icmp_eq  i13 %col_V, i13 0"   --->   Operation 145 'icmp' 'icmp_ln882' <Predicate = (icmp_ln878_17)> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln882, void, void %.split14.0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:202]   --->   Operation 146 'br' 'br_ln202' <Predicate = (icmp_ln878_17)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 7.15>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%src_buf_V_0_0 = phi i8 0, void %.split19, i8 %src_buf_V_0_1, void %.split14.0"   --->   Operation 147 'phi' 'src_buf_V_0_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i8 0, void %.split19, i8 %src_buf_V_0_0, void %.split14.0"   --->   Operation 148 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%arrayidx396_i179246_load_0_2 = phi i8 %tmp_V, void, i8 0, void"   --->   Operation 149 'phi' 'arrayidx396_i179246_load_0_2' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 0.00>
ST_13 : Operation 150 [1/2] (2.77ns)   --->   "%buf_V_0_load = load i12 %buf_V_0_addr_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 150 'load' 'buf_V_0_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 151 [1/2] (2.77ns)   --->   "%buf_V_1_load = load i12 %buf_V_1_addr_5" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 151 'load' 'buf_V_1_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 152 [1/2] (2.77ns)   --->   "%buf_V_2_load = load i12 %buf_V_2_addr_3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 152 'load' 'buf_V_2_load' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 2.77> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 153 [1/1] (1.32ns)   --->   "%buf_cop_V_0 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %trunc_ln136" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 153 'mux' 'buf_cop_V_0' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 1.32> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (1.32ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %trunc_ln136_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 154 'mux' 'tmp' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 1.32> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (1.29ns)   --->   "%br_ln136 = br void %arrayctor.loop58.i" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 155 'br' 'br_ln136' <Predicate = (icmp_ln878_17 & icmp_ln878_18)> <Delay = 1.29>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%buf_cop_V_0_0 = phi i8 %buf_cop_V_0, void, i8 0, void %.split16"   --->   Operation 156 'phi' 'buf_cop_V_0_0' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%src_buf_V_0_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_0_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:151]   --->   Operation 157 'call' 'src_buf_V_0_1' <Predicate = (icmp_ln878_17)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 158 [1/1] (1.31ns)   --->   "%icmp_ln886 = icmp_ugt  i8 %src_buf_V_0_0, i8 %p_Val2_s"   --->   Operation 158 'icmp' 'icmp_ln886' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.44ns)   --->   "%max_V_10 = select i1 %icmp_ln886, i8 %src_buf_V_0_0, i8 %p_Val2_s" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 159 'select' 'max_V_10' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (1.31ns)   --->   "%icmp_ln886_1 = icmp_ugt  i8 %src_buf_V_0_1, i8 %max_V_10"   --->   Operation 160 'icmp' 'icmp_ln886_1' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.44ns)   --->   "%max_V_11 = select i1 %icmp_ln886_1, i8 %src_buf_V_0_1, i8 %max_V_10" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 161 'select' 'max_V_11' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.04>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i8 0, void %.split19, i8 %src_buf_V_2_0, void %.split14.0"   --->   Operation 162 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%src_buf_V_1_0 = phi i8 0, void %.split19, i8 %src_buf_V_1_1, void %.split14.0"   --->   Operation 163 'phi' 'src_buf_V_1_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i8 0, void %.split19, i8 %src_buf_V_1_0, void %.split14.0"   --->   Operation 164 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%src_buf_V_2_0 = phi i8 0, void %.split19, i8 %src_buf_V_2_1, void %.split14.0"   --->   Operation 165 'phi' 'src_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%buf_cop_V_1 = phi i8 %tmp, void, i8 0, void %.split16" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:136]   --->   Operation 166 'phi' 'buf_cop_V_1' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%buf_cop_V_2 = phi i8 %arrayidx396_i179246_load_0_2, void, i8 0, void %.split16" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 167 'phi' 'buf_cop_V_2' <Predicate = (icmp_ln878_17)> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%src_buf_V_1_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:151]   --->   Operation 168 'call' 'src_buf_V_1_1' <Predicate = (icmp_ln878_17)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%src_buf_V_2_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:151]   --->   Operation 169 'call' 'src_buf_V_2_1' <Predicate = (icmp_ln878_17)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 170 [1/1] (1.31ns)   --->   "%icmp_ln886_2 = icmp_ugt  i8 %p_Val2_3, i8 %max_V_11"   --->   Operation 170 'icmp' 'icmp_ln886_2' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.44ns)   --->   "%max_V_12 = select i1 %icmp_ln886_2, i8 %p_Val2_3, i8 %max_V_11" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 171 'select' 'max_V_12' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (1.31ns)   --->   "%icmp_ln886_3 = icmp_ugt  i8 %src_buf_V_1_0, i8 %max_V_12"   --->   Operation 172 'icmp' 'icmp_ln886_3' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.44ns)   --->   "%max_V_13 = select i1 %icmp_ln886_3, i8 %src_buf_V_1_0, i8 %max_V_12" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 173 'select' 'max_V_13' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (1.31ns)   --->   "%icmp_ln886_4 = icmp_ugt  i8 %src_buf_V_1_1, i8 %max_V_13"   --->   Operation 174 'icmp' 'icmp_ln886_4' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.44ns)   --->   "%max_V_14 = select i1 %icmp_ln886_4, i8 %src_buf_V_1_1, i8 %max_V_13" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 175 'select' 'max_V_14' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (1.31ns)   --->   "%icmp_ln886_5 = icmp_ugt  i8 %p_Val2_4, i8 %max_V_14"   --->   Operation 176 'icmp' 'icmp_ln886_5' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.44ns)   --->   "%max_V_15 = select i1 %icmp_ln886_5, i8 %p_Val2_4, i8 %max_V_14" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 177 'select' 'max_V_15' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 13> <Delay = 6.92>
ST_15 : Operation 178 [1/1] (1.31ns)   --->   "%icmp_ln886_6 = icmp_ugt  i8 %src_buf_V_2_0, i8 %max_V_15"   --->   Operation 178 'icmp' 'icmp_ln886_6' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.44ns)   --->   "%max_V_16 = select i1 %icmp_ln886_6, i8 %src_buf_V_2_0, i8 %max_V_15" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 179 'select' 'max_V_16' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (1.31ns)   --->   "%icmp_ln886_7 = icmp_ugt  i8 %src_buf_V_2_1, i8 %max_V_16"   --->   Operation 180 'icmp' 'icmp_ln886_7' <Predicate = (icmp_ln878_17)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.44ns)   --->   "%max_V = select i1 %icmp_ln886_7, i8 %src_buf_V_2_1, i8 %max_V_16" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:56]   --->   Operation 181 'select' 'max_V' <Predicate = (icmp_ln878_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %imgHelper3_4103, i8 %max_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 182 'write' 'write_ln174' <Predicate = (!icmp_ln882)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln205 = br void %.split14.0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_dilation.hpp:205]   --->   Operation 183 'br' 'br_ln205' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 1.53>
ST_16 : Operation 184 [1/1] (1.53ns)   --->   "%row_V_2 = add i13 %row_V, i13 1"   --->   Operation 184 'add' 'row_V_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 185 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgHelper2_4102]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgHelper3_4103]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_ind_V_0_0                (alloca           ) [ 00100000000000000]
row_ind_V_1_0                (alloca           ) [ 00100000000000000]
row_ind_V_2_0                (alloca           ) [ 00100000000000000]
img_width_read               (read             ) [ 00111111111111111]
img_height_read              (read             ) [ 00111111111111111]
empty                        (trunc            ) [ 00111111100000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000]
buf_V_0                      (alloca           ) [ 00111111111111111]
buf_V_1                      (alloca           ) [ 00111111111111111]
buf_V_2                      (alloca           ) [ 00111111111111111]
specmemcore_ln251            (specmemcore      ) [ 00000000000000000]
br_ln259                     (br               ) [ 01100000000000000]
row_ind_V_1                  (phi              ) [ 00100000000000000]
init_row_ind                 (add              ) [ 01100000000000000]
row_ind_V_0_0_load           (load             ) [ 00011111111111111]
row_ind_V_1_0_load           (load             ) [ 00011111111111111]
row_ind_V_2_0_load           (load             ) [ 00011111111111111]
specpipeline_ln0             (specpipeline     ) [ 00000000000000000]
icmp_ln259                   (icmp             ) [ 00100000000000000]
speclooptripcount_ln0        (speclooptripcount) [ 00000000000000000]
br_ln259                     (br               ) [ 00000000000000000]
specloopname_ln301           (specloopname     ) [ 00000000000000000]
zext_ln301                   (zext             ) [ 00000000000000000]
switch_ln263                 (switch           ) [ 00000000000000000]
store_ln263                  (store            ) [ 00000000000000000]
br_ln263                     (br               ) [ 00000000000000000]
store_ln263                  (store            ) [ 00000000000000000]
br_ln263                     (br               ) [ 00000000000000000]
store_ln263                  (store            ) [ 00000000000000000]
br_ln263                     (br               ) [ 00000000000000000]
br_ln0                       (br               ) [ 01100000000000000]
br_ln878                     (br               ) [ 00011100000000000]
i_col_046_0                  (phi              ) [ 00001100000000000]
add_ln691                    (add              ) [ 00011100000000000]
zext_ln878                   (zext             ) [ 00000000000000000]
icmp_ln878                   (icmp             ) [ 00001100000000000]
br_ln274                     (br               ) [ 00000000000000000]
specpipeline_ln274           (specpipeline     ) [ 00000000000000000]
speclooptripcount_ln274      (speclooptripcount) [ 00000000000000000]
specloopname_ln274           (specloopname     ) [ 00000000000000000]
imgHelper2_4102_read         (read             ) [ 00000000000000000]
zext_ln534                   (zext             ) [ 00000000000000000]
buf_V_1_addr                 (getelementptr    ) [ 00000000000000000]
store_ln280                  (store            ) [ 00000000000000000]
br_ln0                       (br               ) [ 00011100000000000]
br_ln0                       (br               ) [ 00000011000000000]
i_col_V_0                    (phi              ) [ 00000001000000000]
add_ln691_4                  (add              ) [ 00000011000000000]
specpipeline_ln0             (specpipeline     ) [ 00000000000000000]
zext_ln878_6                 (zext             ) [ 00000000000000000]
icmp_ln878_14                (icmp             ) [ 00000001000000000]
br_ln291                     (br               ) [ 00000000000000000]
speclooptripcount_ln291      (speclooptripcount) [ 00000000000000000]
specloopname_ln291           (specloopname     ) [ 00000000000000000]
zext_ln534_4                 (zext             ) [ 00000000000000000]
buf_V_0_addr                 (getelementptr    ) [ 00000000000000000]
store_ln296                  (store            ) [ 00000000000000000]
br_ln0                       (br               ) [ 00000011000000000]
img_height_cast              (zext             ) [ 00000000000000000]
op2_assign                   (add              ) [ 00000000011111111]
add_ln1616                   (add              ) [ 00000000011111111]
tmp_2                        (partselect       ) [ 00000000000000000]
icmp_ln878_15                (icmp             ) [ 00000000111111111]
br_ln302                     (br               ) [ 00000000000000000]
br_ln235                     (br               ) [ 00000000111111111]
row_ind_V_2                  (phi              ) [ 00000000111111111]
row_ind_V_1_2                (phi              ) [ 00000000111111111]
row_ind_V_0                  (phi              ) [ 00000000111111111]
row_V                        (phi              ) [ 00000000011111111]
zext_ln878_7                 (zext             ) [ 00000000000000000]
zext_ln878_8                 (zext             ) [ 00000000000000000]
icmp_ln878_16                (icmp             ) [ 00000000011111111]
br_ln302                     (br               ) [ 00000000000000000]
speclooptripcount_ln241      (speclooptripcount) [ 00000000000000000]
specloopname_ln241           (specloopname     ) [ 00000000000000000]
cmp_i_i115_i                 (icmp             ) [ 00000000001111110]
trunc_ln123                  (trunc            ) [ 00000000001111110]
trunc_ln136                  (trunc            ) [ 00000000001111110]
trunc_ln136_1                (trunc            ) [ 00000000001111110]
br_ln112                     (br               ) [ 00000000011111111]
br_ln0                       (br               ) [ 00000000000000000]
ret_ln322                    (ret              ) [ 00000000000000000]
col_V                        (phi              ) [ 00000000001111110]
col_V_2                      (add              ) [ 00000000011111111]
zext_ln878_9                 (zext             ) [ 00000000000000000]
zext_ln878_10                (zext             ) [ 00000000000000000]
icmp_ln878_17                (icmp             ) [ 00000000011111111]
br_ln112                     (br               ) [ 00000000000000000]
specpipeline_ln112           (specpipeline     ) [ 00000000000000000]
speclooptripcount_ln112      (speclooptripcount) [ 00000000000000000]
specloopname_ln112           (specloopname     ) [ 00000000000000000]
icmp_ln878_18                (icmp             ) [ 00000000011111111]
br_ln121                     (br               ) [ 00000000011111111]
br_ln122                     (br               ) [ 00000000000000000]
switch_ln126                 (switch           ) [ 00000000000000000]
br_ln0                       (br               ) [ 00000000011111111]
switch_ln123                 (switch           ) [ 00000000000000000]
br_ln0                       (br               ) [ 00000000011111111]
zext_ln534_6                 (zext             ) [ 00000000000000000]
buf_V_0_addr_4               (getelementptr    ) [ 00000000000000000]
buf_V_1_addr_4               (getelementptr    ) [ 00000000000000000]
buf_V_2_addr_2               (getelementptr    ) [ 00000000000000000]
store_ln126                  (store            ) [ 00000000000000000]
br_ln126                     (br               ) [ 00000000000000000]
store_ln126                  (store            ) [ 00000000000000000]
br_ln126                     (br               ) [ 00000000000000000]
store_ln126                  (store            ) [ 00000000000000000]
br_ln126                     (br               ) [ 00000000000000000]
tmp_V                        (read             ) [ 00000000011111111]
zext_ln534_5                 (zext             ) [ 00000000000000000]
buf_V_0_addr_3               (getelementptr    ) [ 00000000000000000]
buf_V_1_addr_3               (getelementptr    ) [ 00000000000000000]
buf_V_2_addr                 (getelementptr    ) [ 00000000000000000]
store_ln123                  (store            ) [ 00000000000000000]
br_ln123                     (br               ) [ 00000000000000000]
store_ln123                  (store            ) [ 00000000000000000]
br_ln123                     (br               ) [ 00000000000000000]
store_ln123                  (store            ) [ 00000000000000000]
br_ln123                     (br               ) [ 00000000000000000]
br_ln125                     (br               ) [ 00000000011111111]
zext_ln1616                  (zext             ) [ 00000000000000000]
buf_V_0_addr_5               (getelementptr    ) [ 00000000001001000]
buf_V_1_addr_5               (getelementptr    ) [ 00000000001001000]
buf_V_2_addr_3               (getelementptr    ) [ 00000000001001000]
icmp_ln882                   (icmp             ) [ 00000000001001110]
br_ln202                     (br               ) [ 00000000000000000]
src_buf_V_0_0                (phi              ) [ 00000000011111111]
p_Val2_s                     (phi              ) [ 00000000001111000]
arrayidx396_i179246_load_0_2 (phi              ) [ 00000000011011111]
buf_V_0_load                 (load             ) [ 00000000000000000]
buf_V_1_load                 (load             ) [ 00000000000000000]
buf_V_2_load                 (load             ) [ 00000000000000000]
buf_cop_V_0                  (mux              ) [ 00000000000000000]
tmp                          (mux              ) [ 00000000011111111]
br_ln136                     (br               ) [ 00000000011111111]
buf_cop_V_0_0                (phi              ) [ 00000000001111000]
src_buf_V_0_1                (call             ) [ 00000000011111111]
icmp_ln886                   (icmp             ) [ 00000000000000000]
max_V_10                     (select           ) [ 00000000000000000]
icmp_ln886_1                 (icmp             ) [ 00000000000000000]
max_V_11                     (select           ) [ 00000000001000100]
p_Val2_4                     (phi              ) [ 00000000001111100]
src_buf_V_1_0                (phi              ) [ 00000000011111111]
p_Val2_3                     (phi              ) [ 00000000001111100]
src_buf_V_2_0                (phi              ) [ 00000000011111111]
buf_cop_V_1                  (phi              ) [ 00000000001000100]
buf_cop_V_2                  (phi              ) [ 00000000001000100]
src_buf_V_1_1                (call             ) [ 00000000011111111]
src_buf_V_2_1                (call             ) [ 00000000011111111]
icmp_ln886_2                 (icmp             ) [ 00000000000000000]
max_V_12                     (select           ) [ 00000000000000000]
icmp_ln886_3                 (icmp             ) [ 00000000000000000]
max_V_13                     (select           ) [ 00000000000000000]
icmp_ln886_4                 (icmp             ) [ 00000000000000000]
max_V_14                     (select           ) [ 00000000000000000]
icmp_ln886_5                 (icmp             ) [ 00000000000000000]
max_V_15                     (select           ) [ 00000000001000010]
icmp_ln886_6                 (icmp             ) [ 00000000000000000]
max_V_16                     (select           ) [ 00000000000000000]
icmp_ln886_7                 (icmp             ) [ 00000000000000000]
max_V                        (select           ) [ 00000000000000000]
write_ln174                  (write            ) [ 00000000000000000]
br_ln205                     (br               ) [ 00000000000000000]
row_V_2                      (add              ) [ 00000000111111111]
br_ln0                       (br               ) [ 00000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgHelper2_4102">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper2_4102"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgHelper3_4103">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper3_4103"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfExtractPixels<1, 1, 0>"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="row_ind_V_0_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_0_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="row_ind_V_1_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_1_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="row_ind_V_2_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_2_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf_V_0_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_V_1_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_V_2_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_V_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_width_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="img_height_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgHelper2_4102_read/5 tmp_V/11 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln174_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/15 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buf_V_1_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="13" slack="0"/>
<pin id="145" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="12" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="0"/>
<pin id="152" dir="0" index="4" bw="12" slack="0"/>
<pin id="153" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
<pin id="155" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln280/5 store_ln126/11 store_ln123/11 buf_V_1_load/12 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buf_V_0_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="13" slack="0"/>
<pin id="162" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_0_addr/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="12" slack="0"/>
<pin id="170" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
<pin id="172" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln296/7 store_ln126/11 store_ln123/11 buf_V_0_load/12 "/>
</bind>
</comp>

<comp id="175" class="1004" name="buf_V_0_addr_4_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="13" slack="0"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_0_addr_4/11 "/>
</bind>
</comp>

<comp id="181" class="1004" name="buf_V_1_addr_4_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="13" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr_4/11 "/>
</bind>
</comp>

<comp id="187" class="1004" name="buf_V_2_addr_2_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="13" slack="0"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr_2/11 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="201" dir="0" index="4" bw="12" slack="0"/>
<pin id="202" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
<pin id="204" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln126/11 store_ln123/11 buf_V_2_load/12 "/>
</bind>
</comp>

<comp id="207" class="1004" name="buf_V_0_addr_3_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="13" slack="0"/>
<pin id="211" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_0_addr_3/11 "/>
</bind>
</comp>

<comp id="213" class="1004" name="buf_V_1_addr_3_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="13" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr_3/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="buf_V_2_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="13" slack="0"/>
<pin id="223" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="buf_V_0_addr_5_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="13" slack="0"/>
<pin id="234" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_0_addr_5/12 "/>
</bind>
</comp>

<comp id="237" class="1004" name="buf_V_1_addr_5_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="13" slack="0"/>
<pin id="241" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr_5/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="buf_V_2_addr_3_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="13" slack="0"/>
<pin id="248" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr_3/12 "/>
</bind>
</comp>

<comp id="251" class="1005" name="row_ind_V_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="1"/>
<pin id="253" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_1 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="row_ind_V_1_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="2" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_1/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_col_046_0_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="1"/>
<pin id="264" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_col_046_0 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="i_col_046_0_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_col_046_0/4 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_col_V_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="1"/>
<pin id="276" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_col_V_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_col_V_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_col_V_0/7 "/>
</bind>
</comp>

<comp id="285" class="1005" name="row_ind_V_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="0"/>
<pin id="287" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_2 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="row_ind_V_2_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="13" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="13" slack="6"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_2/9 "/>
</bind>
</comp>

<comp id="295" class="1005" name="row_ind_V_1_2_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="0"/>
<pin id="297" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_1_2 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="row_ind_V_1_2_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="13" slack="6"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_1_2/9 "/>
</bind>
</comp>

<comp id="306" class="1005" name="row_ind_V_0_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="0"/>
<pin id="308" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_0 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="row_ind_V_0_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="13" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="13" slack="6"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_0/9 "/>
</bind>
</comp>

<comp id="318" class="1005" name="row_V_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="13" slack="1"/>
<pin id="320" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_V (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="row_V_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="13" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_V/9 "/>
</bind>
</comp>

<comp id="330" class="1005" name="col_V_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="13" slack="1"/>
<pin id="332" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="col_V (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="col_V_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="13" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_V/10 "/>
</bind>
</comp>

<comp id="342" class="1005" name="src_buf_V_0_0_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_0_0 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="src_buf_V_0_0_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="4"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_0_0/13 "/>
</bind>
</comp>

<comp id="354" class="1005" name="p_Val2_s_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="4"/>
<pin id="356" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Val2_s_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="4"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/13 "/>
</bind>
</comp>

<comp id="366" class="1005" name="arrayidx396_i179246_load_0_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx396_i179246_load_0_2 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="arrayidx396_i179246_load_0_2_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="1" slack="3"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx396_i179246_load_0_2/13 "/>
</bind>
</comp>

<comp id="378" class="1005" name="buf_cop_V_0_0_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="3"/>
<pin id="380" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buf_cop_V_0_0 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="buf_cop_V_0_0_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="3"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_cop_V_0_0/13 "/>
</bind>
</comp>

<comp id="389" class="1005" name="p_Val2_4_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="5"/>
<pin id="391" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_Val2_4_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="5"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="8" slack="0"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/14 "/>
</bind>
</comp>

<comp id="400" class="1005" name="src_buf_V_1_0_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_1_0 (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="src_buf_V_1_0_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="5"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_1_0/14 "/>
</bind>
</comp>

<comp id="412" class="1005" name="p_Val2_3_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="5"/>
<pin id="414" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Val2_3_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="5"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/14 "/>
</bind>
</comp>

<comp id="424" class="1005" name="src_buf_V_2_0_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_2_0 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="src_buf_V_2_0_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="5"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="8" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_2_0/14 "/>
</bind>
</comp>

<comp id="437" class="1005" name="buf_cop_V_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="4"/>
<pin id="439" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="buf_cop_V_1 (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="buf_cop_V_1_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="1" slack="4"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_cop_V_1/14 "/>
</bind>
</comp>

<comp id="448" class="1005" name="buf_cop_V_2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="4"/>
<pin id="450" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="buf_cop_V_2 (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="buf_cop_V_2_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="1" slack="4"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_cop_V_2/14 "/>
</bind>
</comp>

<comp id="460" class="1004" name="src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_V_0_1/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_V_1_1/14 "/>
</bind>
</comp>

<comp id="472" class="1004" name="src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_V_2_1/14 "/>
</bind>
</comp>

<comp id="478" class="1004" name="empty_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="init_row_ind_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="init_row_ind/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="row_ind_V_0_0_load_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="13" slack="1"/>
<pin id="490" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_0_0_load/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="row_ind_V_1_0_load_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="13" slack="1"/>
<pin id="493" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_1_0_load/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="row_ind_V_2_0_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="13" slack="1"/>
<pin id="496" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_2_0_load/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln259_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln259/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln301_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln263_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="0" index="1" bw="13" slack="1"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln263_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="13" slack="1"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln263_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="0"/>
<pin id="519" dir="0" index="1" bw="13" slack="1"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln691_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="13" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln878_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="13" slack="0"/>
<pin id="530" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln878_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="13" slack="0"/>
<pin id="534" dir="0" index="1" bw="16" slack="3"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln534_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="13" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln691_4_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="13" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_4/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln878_6_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="13" slack="0"/>
<pin id="550" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_6/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln878_14_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="13" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="5"/>
<pin id="555" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_14/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln534_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="13" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_4/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="img_height_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="6"/>
<pin id="564" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="img_height_cast/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="op2_assign_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln1616_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="6"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1616/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="0" index="1" bw="17" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="0" index="3" bw="6" slack="0"/>
<pin id="581" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln878_15_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_15/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln878_7_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="13" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_7/9 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln878_8_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="13" slack="0"/>
<pin id="598" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_8/9 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln878_16_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="13" slack="0"/>
<pin id="602" dir="0" index="1" bw="17" slack="1"/>
<pin id="603" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_16/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="cmp_i_i115_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="13" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="7"/>
<pin id="608" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i115_i/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="trunc_ln123_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="13" slack="0"/>
<pin id="612" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln123/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln136_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="13" slack="0"/>
<pin id="616" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="trunc_ln136_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="13" slack="0"/>
<pin id="620" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136_1/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="col_V_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="13" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V_2/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln878_9_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="13" slack="0"/>
<pin id="630" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_9/10 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln878_10_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="13" slack="0"/>
<pin id="634" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878_10/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln878_17_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="13" slack="0"/>
<pin id="638" dir="0" index="1" bw="14" slack="2"/>
<pin id="639" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_17/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln878_18_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="13" slack="0"/>
<pin id="643" dir="0" index="1" bw="16" slack="8"/>
<pin id="644" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_18/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln534_6_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="13" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_6/11 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln534_5_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="13" slack="1"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_5/11 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln1616_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="13" slack="2"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1616/12 "/>
</bind>
</comp>

<comp id="667" class="1004" name="icmp_ln882_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="13" slack="2"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/12 "/>
</bind>
</comp>

<comp id="673" class="1004" name="buf_cop_V_0_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="0" index="1" bw="8" slack="0"/>
<pin id="676" dir="0" index="2" bw="8" slack="0"/>
<pin id="677" dir="0" index="3" bw="8" slack="0"/>
<pin id="678" dir="0" index="4" bw="2" slack="4"/>
<pin id="679" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="buf_cop_V_0/13 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="0"/>
<pin id="688" dir="0" index="2" bw="8" slack="0"/>
<pin id="689" dir="0" index="3" bw="8" slack="0"/>
<pin id="690" dir="0" index="4" bw="2" slack="4"/>
<pin id="691" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln886_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="8" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/13 "/>
</bind>
</comp>

<comp id="702" class="1004" name="max_V_10_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="0"/>
<pin id="705" dir="0" index="2" bw="8" slack="0"/>
<pin id="706" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_10/13 "/>
</bind>
</comp>

<comp id="710" class="1004" name="icmp_ln886_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_1/13 "/>
</bind>
</comp>

<comp id="716" class="1004" name="max_V_11_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="8" slack="0"/>
<pin id="719" dir="0" index="2" bw="8" slack="0"/>
<pin id="720" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_11/13 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln886_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="1"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_2/14 "/>
</bind>
</comp>

<comp id="729" class="1004" name="max_V_12_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="0" index="2" bw="8" slack="1"/>
<pin id="733" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_12/14 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln886_3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_3/14 "/>
</bind>
</comp>

<comp id="742" class="1004" name="max_V_13_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="0" index="2" bw="8" slack="0"/>
<pin id="746" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_13/14 "/>
</bind>
</comp>

<comp id="750" class="1004" name="icmp_ln886_4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_4/14 "/>
</bind>
</comp>

<comp id="756" class="1004" name="max_V_14_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="0" index="2" bw="8" slack="0"/>
<pin id="760" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_14/14 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln886_5_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="0" index="1" bw="8" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_5/14 "/>
</bind>
</comp>

<comp id="770" class="1004" name="max_V_15_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="0"/>
<pin id="773" dir="0" index="2" bw="8" slack="0"/>
<pin id="774" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_15/14 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln886_6_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="0" index="1" bw="8" slack="1"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_6/15 "/>
</bind>
</comp>

<comp id="783" class="1004" name="max_V_16_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="1"/>
<pin id="786" dir="0" index="2" bw="8" slack="1"/>
<pin id="787" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_16/15 "/>
</bind>
</comp>

<comp id="790" class="1004" name="icmp_ln886_7_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="1"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_7/15 "/>
</bind>
</comp>

<comp id="795" class="1004" name="max_V_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="1"/>
<pin id="798" dir="0" index="2" bw="8" slack="0"/>
<pin id="799" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V/15 "/>
</bind>
</comp>

<comp id="803" class="1004" name="row_V_2_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="13" slack="6"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V_2/16 "/>
</bind>
</comp>

<comp id="809" class="1005" name="row_ind_V_0_0_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="13" slack="1"/>
<pin id="811" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_0_0 "/>
</bind>
</comp>

<comp id="815" class="1005" name="row_ind_V_1_0_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="13" slack="1"/>
<pin id="817" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_1_0 "/>
</bind>
</comp>

<comp id="821" class="1005" name="row_ind_V_2_0_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="13" slack="1"/>
<pin id="823" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_2_0 "/>
</bind>
</comp>

<comp id="827" class="1005" name="img_width_read_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="3"/>
<pin id="829" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="834" class="1005" name="img_height_read_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="6"/>
<pin id="836" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="empty_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="14" slack="6"/>
<pin id="842" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="845" class="1005" name="init_row_ind_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="2" slack="0"/>
<pin id="847" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="init_row_ind "/>
</bind>
</comp>

<comp id="850" class="1005" name="row_ind_V_0_0_load_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="13" slack="6"/>
<pin id="852" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="row_ind_V_0_0_load "/>
</bind>
</comp>

<comp id="855" class="1005" name="row_ind_V_1_0_load_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="13" slack="6"/>
<pin id="857" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="row_ind_V_1_0_load "/>
</bind>
</comp>

<comp id="860" class="1005" name="row_ind_V_2_0_load_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="13" slack="6"/>
<pin id="862" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="row_ind_V_2_0_load "/>
</bind>
</comp>

<comp id="868" class="1005" name="add_ln691_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="13" slack="0"/>
<pin id="870" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="873" class="1005" name="icmp_ln878_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="877" class="1005" name="add_ln691_4_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="13" slack="0"/>
<pin id="879" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_4 "/>
</bind>
</comp>

<comp id="885" class="1005" name="op2_assign_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="17" slack="1"/>
<pin id="887" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign "/>
</bind>
</comp>

<comp id="890" class="1005" name="add_ln1616_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="14" slack="2"/>
<pin id="892" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1616 "/>
</bind>
</comp>

<comp id="895" class="1005" name="icmp_ln878_15_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_15 "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln878_16_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_16 "/>
</bind>
</comp>

<comp id="903" class="1005" name="cmp_i_i115_i_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i115_i "/>
</bind>
</comp>

<comp id="907" class="1005" name="trunc_ln123_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="1"/>
<pin id="909" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln123 "/>
</bind>
</comp>

<comp id="911" class="1005" name="trunc_ln136_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="2" slack="4"/>
<pin id="913" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln136 "/>
</bind>
</comp>

<comp id="916" class="1005" name="trunc_ln136_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="2" slack="4"/>
<pin id="918" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln136_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="col_V_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="13" slack="0"/>
<pin id="923" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="col_V_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="icmp_ln878_17_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="1"/>
<pin id="928" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_17 "/>
</bind>
</comp>

<comp id="930" class="1005" name="icmp_ln878_18_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_18 "/>
</bind>
</comp>

<comp id="934" class="1005" name="tmp_V_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="2"/>
<pin id="936" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="939" class="1005" name="buf_V_0_addr_5_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="12" slack="1"/>
<pin id="941" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_0_addr_5 "/>
</bind>
</comp>

<comp id="944" class="1005" name="buf_V_1_addr_5_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="12" slack="1"/>
<pin id="946" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_addr_5 "/>
</bind>
</comp>

<comp id="949" class="1005" name="buf_V_2_addr_3_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="12" slack="1"/>
<pin id="951" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_2_addr_3 "/>
</bind>
</comp>

<comp id="954" class="1005" name="icmp_ln882_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="3"/>
<pin id="956" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882 "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="1"/>
<pin id="960" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="963" class="1005" name="src_buf_V_0_1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="0"/>
<pin id="965" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_0_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="max_V_11_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="1"/>
<pin id="970" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_V_11 "/>
</bind>
</comp>

<comp id="974" class="1005" name="src_buf_V_1_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_1_1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="src_buf_V_2_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_2_1 "/>
</bind>
</comp>

<comp id="986" class="1005" name="max_V_15_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="1"/>
<pin id="988" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_V_15 "/>
</bind>
</comp>

<comp id="992" class="1005" name="row_V_2_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="13" slack="1"/>
<pin id="994" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="90" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="62" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="156"><net_src comp="128" pin="2"/><net_sink comp="147" pin=4"/></net>

<net id="157"><net_src comp="141" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="174"><net_src comp="158" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="147" pin=4"/></net>

<net id="194"><net_src comp="181" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="195"><net_src comp="175" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="205"><net_src comp="66" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="206"><net_src comp="187" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="62" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="62" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="226"><net_src comp="128" pin="2"/><net_sink comp="164" pin=4"/></net>

<net id="227"><net_src comp="207" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="228"><net_src comp="128" pin="2"/><net_sink comp="196" pin=4"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="237" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="294"><net_src comp="288" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="304"><net_src comp="285" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="316"><net_src comp="295" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="342" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="66" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="381"><net_src comp="66" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="66" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="404" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="400" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="435"><net_src comp="424" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="429" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="66" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="366" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="448" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="88" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="382" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="88" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="441" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="88" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="452" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="116" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="255" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="32" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="501"><net_src comp="255" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="40" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="255" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="503" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="503" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="266" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="52" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="266" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="262" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="546"><net_src comp="278" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="52" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="278" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="278" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="68" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="70" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="72" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="565" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="8" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="74" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="590"><net_src comp="576" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="76" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="322" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="322" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="592" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="288" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="310" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="298" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="334" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="52" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="334" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="334" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="628" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="330" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="656"><net_src comp="330" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="663"><net_src comp="330" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="671"><net_src comp="330" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="50" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="680"><net_src comp="86" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="164" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="147" pin="3"/><net_sink comp="673" pin=2"/></net>

<net id="683"><net_src comp="196" pin="3"/><net_sink comp="673" pin=3"/></net>

<net id="684"><net_src comp="673" pin="5"/><net_sink comp="382" pin=0"/></net>

<net id="692"><net_src comp="86" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="164" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="147" pin="3"/><net_sink comp="685" pin=2"/></net>

<net id="695"><net_src comp="196" pin="3"/><net_sink comp="685" pin=3"/></net>

<net id="700"><net_src comp="346" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="358" pin="4"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="346" pin="4"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="358" pin="4"/><net_sink comp="702" pin=2"/></net>

<net id="714"><net_src comp="460" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="702" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="460" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="702" pin="3"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="416" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="416" pin="4"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="404" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="729" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="736" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="404" pin="4"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="729" pin="3"/><net_sink comp="742" pin=2"/></net>

<net id="754"><net_src comp="466" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="742" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="466" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="742" pin="3"/><net_sink comp="756" pin=2"/></net>

<net id="768"><net_src comp="393" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="756" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="393" pin="4"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="756" pin="3"/><net_sink comp="770" pin=2"/></net>

<net id="782"><net_src comp="424" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="424" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="783" pin="3"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="783" pin="3"/><net_sink comp="795" pin=2"/></net>

<net id="802"><net_src comp="795" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="807"><net_src comp="318" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="52" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="92" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="818"><net_src comp="96" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="824"><net_src comp="100" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="830"><net_src comp="116" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="837"><net_src comp="122" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="843"><net_src comp="478" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="848"><net_src comp="482" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="853"><net_src comp="488" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="858"><net_src comp="491" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="863"><net_src comp="494" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="871"><net_src comp="522" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="876"><net_src comp="532" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="542" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="888"><net_src comp="565" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="893"><net_src comp="571" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="898"><net_src comp="586" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="600" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="605" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="610" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="614" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="673" pin=4"/></net>

<net id="919"><net_src comp="618" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="685" pin=4"/></net>

<net id="924"><net_src comp="622" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="929"><net_src comp="636" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="641" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="128" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="942"><net_src comp="230" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="947"><net_src comp="237" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="952"><net_src comp="244" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="957"><net_src comp="667" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="685" pin="5"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="966"><net_src comp="460" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="971"><net_src comp="716" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="977"><net_src comp="466" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="982"><net_src comp="472" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="985"><net_src comp="979" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="989"><net_src comp="770" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="995"><net_src comp="803" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="322" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgHelper3_4103 | {15 }
 - Input state : 
	Port: xfdilate<2160, 3840, 1, 0, 1, 0, 3841, 3, 3> : imgHelper2_4102 | {5 11 }
	Port: xfdilate<2160, 3840, 1, 0, 1, 0, 3841, 3, 3> : img_height | {1 }
	Port: xfdilate<2160, 3840, 1, 0, 1, 0, 3841, 3, 3> : img_width | {1 }
  - Chain level:
	State 1
		specmemcore_ln251 : 1
	State 2
		init_row_ind : 1
		icmp_ln259 : 1
		br_ln259 : 2
		zext_ln301 : 1
		switch_ln263 : 1
		store_ln263 : 2
		store_ln263 : 2
		store_ln263 : 2
	State 3
	State 4
		add_ln691 : 1
		zext_ln878 : 1
		icmp_ln878 : 2
		br_ln274 : 3
	State 5
		buf_V_1_addr : 1
		store_ln280 : 2
	State 6
	State 7
		add_ln691_4 : 1
		zext_ln878_6 : 1
		icmp_ln878_14 : 2
		br_ln291 : 3
		zext_ln534_4 : 1
		buf_V_0_addr : 2
		store_ln296 : 3
	State 8
		op2_assign : 1
		tmp_2 : 2
		icmp_ln878_15 : 3
		br_ln302 : 4
	State 9
		zext_ln878_7 : 1
		zext_ln878_8 : 1
		icmp_ln878_16 : 2
		br_ln302 : 3
		cmp_i_i115_i : 2
		trunc_ln123 : 1
		trunc_ln136 : 1
		trunc_ln136_1 : 1
	State 10
		col_V_2 : 1
		zext_ln878_9 : 1
		zext_ln878_10 : 1
		icmp_ln878_17 : 2
		br_ln112 : 3
		icmp_ln878_18 : 2
		br_ln121 : 3
	State 11
		buf_V_0_addr_4 : 1
		buf_V_1_addr_4 : 1
		buf_V_2_addr_2 : 1
		store_ln126 : 2
		store_ln126 : 2
		store_ln126 : 2
		buf_V_0_addr_3 : 1
		buf_V_1_addr_3 : 1
		buf_V_2_addr : 1
		store_ln123 : 2
		store_ln123 : 2
		store_ln123 : 2
	State 12
		buf_V_0_addr_5 : 1
		buf_V_0_load : 2
		buf_V_1_addr_5 : 1
		buf_V_1_load : 2
		buf_V_2_addr_3 : 1
		buf_V_2_load : 2
		br_ln202 : 1
	State 13
		buf_cop_V_0 : 1
		tmp : 1
		buf_cop_V_0_0 : 2
		src_buf_V_0_1 : 3
		icmp_ln886 : 1
		max_V_10 : 2
		icmp_ln886_1 : 4
		max_V_11 : 5
	State 14
		src_buf_V_1_1 : 1
		src_buf_V_2_1 : 1
		icmp_ln886_2 : 1
		max_V_12 : 2
		icmp_ln886_3 : 3
		max_V_13 : 4
		icmp_ln886_4 : 5
		max_V_14 : 6
		icmp_ln886_5 : 7
		max_V_15 : 8
	State 15
		max_V_16 : 1
		icmp_ln886_7 : 2
		max_V : 3
		write_ln174 : 4
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|
| Operation|                Functional Unit               |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|
|          |               icmp_ln259_fu_497              |    0    |    1    |
|          |               icmp_ln878_fu_532              |    0    |    7    |
|          |             icmp_ln878_14_fu_552             |    0    |    7    |
|          |             icmp_ln878_15_fu_586             |    0    |    7    |
|          |             icmp_ln878_16_fu_600             |    0    |    7    |
|          |              cmp_i_i115_i_fu_605             |    0    |    7    |
|          |             icmp_ln878_17_fu_636             |    0    |    6    |
|          |             icmp_ln878_18_fu_641             |    0    |    7    |
|   icmp   |               icmp_ln882_fu_667              |    0    |    5    |
|          |               icmp_ln886_fu_696              |    0    |    4    |
|          |              icmp_ln886_1_fu_710             |    0    |    4    |
|          |              icmp_ln886_2_fu_724             |    0    |    4    |
|          |              icmp_ln886_3_fu_736             |    0    |    4    |
|          |              icmp_ln886_4_fu_750             |    0    |    4    |
|          |              icmp_ln886_5_fu_764             |    0    |    4    |
|          |              icmp_ln886_6_fu_778             |    0    |    4    |
|          |              icmp_ln886_7_fu_790             |    0    |    4    |
|----------|----------------------------------------------|---------|---------|
|          |              init_row_ind_fu_482             |    0    |    3    |
|          |               add_ln691_fu_522               |    0    |    13   |
|          |              add_ln691_4_fu_542              |    0    |    13   |
|    add   |               op2_assign_fu_565              |    0    |    16   |
|          |               add_ln1616_fu_571              |    0    |    14   |
|          |                col_V_2_fu_622                |    0    |    13   |
|          |                row_V_2_fu_803                |    0    |    13   |
|----------|----------------------------------------------|---------|---------|
|          |                max_V_10_fu_702               |    0    |    8    |
|          |                max_V_11_fu_716               |    0    |    8    |
|          |                max_V_12_fu_729               |    0    |    8    |
|  select  |                max_V_13_fu_742               |    0    |    8    |
|          |                max_V_14_fu_756               |    0    |    8    |
|          |                max_V_15_fu_770               |    0    |    8    |
|          |                max_V_16_fu_783               |    0    |    8    |
|          |                 max_V_fu_795                 |    0    |    8    |
|----------|----------------------------------------------|---------|---------|
|    mux   |              buf_cop_V_0_fu_673              |    0    |    13   |
|          |                  tmp_fu_685                  |    0    |    13   |
|----------|----------------------------------------------|---------|---------|
|          |          img_width_read_read_fu_116          |    0    |    0    |
|   read   |          img_height_read_read_fu_122         |    0    |    0    |
|          |                grp_read_fu_128               |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   write  |           write_ln174_write_fu_134           |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          | src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_460 |    0    |    0    |
|   call   | src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_466 |    0    |    0    |
|          | src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_472 |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |                 empty_fu_478                 |    0    |    0    |
|   trunc  |              trunc_ln123_fu_610              |    0    |    0    |
|          |              trunc_ln136_fu_614              |    0    |    0    |
|          |             trunc_ln136_1_fu_618             |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |               zext_ln301_fu_503              |    0    |    0    |
|          |               zext_ln878_fu_528              |    0    |    0    |
|          |               zext_ln534_fu_537              |    0    |    0    |
|          |              zext_ln878_6_fu_548             |    0    |    0    |
|          |              zext_ln534_4_fu_557             |    0    |    0    |
|          |            img_height_cast_fu_562            |    0    |    0    |
|   zext   |              zext_ln878_7_fu_592             |    0    |    0    |
|          |              zext_ln878_8_fu_596             |    0    |    0    |
|          |              zext_ln878_9_fu_628             |    0    |    0    |
|          |             zext_ln878_10_fu_632             |    0    |    0    |
|          |              zext_ln534_6_fu_646             |    0    |    0    |
|          |              zext_ln534_5_fu_653             |    0    |    0    |
|          |              zext_ln1616_fu_660              |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|partselect|                 tmp_2_fu_576                 |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   Total  |                                              |    0    |   261   |
|----------|----------------------------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|buf_V_0|    2   |    0   |    0   |
|buf_V_1|    2   |    0   |    0   |
|buf_V_2|    2   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    6   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|         add_ln1616_reg_890         |   14   |
|         add_ln691_4_reg_877        |   13   |
|          add_ln691_reg_868         |   13   |
|arrayidx396_i179246_load_0_2_reg_366|    8   |
|       buf_V_0_addr_5_reg_939       |   12   |
|       buf_V_1_addr_5_reg_944       |   12   |
|       buf_V_2_addr_3_reg_949       |   12   |
|        buf_cop_V_0_0_reg_378       |    8   |
|         buf_cop_V_1_reg_437        |    8   |
|         buf_cop_V_2_reg_448        |    8   |
|        cmp_i_i115_i_reg_903        |    1   |
|           col_V_2_reg_921          |   13   |
|            col_V_reg_330           |   13   |
|            empty_reg_840           |   14   |
|         i_col_046_0_reg_262        |   13   |
|          i_col_V_0_reg_274         |   13   |
|        icmp_ln878_15_reg_895       |    1   |
|        icmp_ln878_16_reg_899       |    1   |
|        icmp_ln878_17_reg_926       |    1   |
|        icmp_ln878_18_reg_930       |    1   |
|         icmp_ln878_reg_873         |    1   |
|         icmp_ln882_reg_954         |    1   |
|       img_height_read_reg_834      |   16   |
|       img_width_read_reg_827       |   16   |
|        init_row_ind_reg_845        |    2   |
|          max_V_11_reg_968          |    8   |
|          max_V_15_reg_986          |    8   |
|         op2_assign_reg_885         |   17   |
|          p_Val2_3_reg_412          |    8   |
|          p_Val2_4_reg_389          |    8   |
|          p_Val2_s_reg_354          |    8   |
|           row_V_2_reg_992          |   13   |
|            row_V_reg_318           |   13   |
|     row_ind_V_0_0_load_reg_850     |   13   |
|        row_ind_V_0_0_reg_809       |   13   |
|         row_ind_V_0_reg_306        |   13   |
|     row_ind_V_1_0_load_reg_855     |   13   |
|        row_ind_V_1_0_reg_815       |   13   |
|        row_ind_V_1_2_reg_295       |   13   |
|         row_ind_V_1_reg_251        |    2   |
|     row_ind_V_2_0_load_reg_860     |   13   |
|        row_ind_V_2_0_reg_821       |   13   |
|         row_ind_V_2_reg_285        |   13   |
|        src_buf_V_0_0_reg_342       |    8   |
|        src_buf_V_0_1_reg_963       |    8   |
|        src_buf_V_1_0_reg_400       |    8   |
|        src_buf_V_1_1_reg_974       |    8   |
|        src_buf_V_2_0_reg_424       |    8   |
|        src_buf_V_2_1_reg_979       |    8   |
|            tmp_V_reg_934           |    8   |
|             tmp_reg_958            |    8   |
|         trunc_ln123_reg_907        |    2   |
|        trunc_ln136_1_reg_916       |    2   |
|         trunc_ln136_reg_911        |    2   |
+------------------------------------+--------+
|                Total               |   487  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|           grp_access_fu_147          |  p0  |   2  |  12  |   24   ||    9    |
|           grp_access_fu_147          |  p2  |   3  |   0  |    0   ||    13   |
|           grp_access_fu_147          |  p4  |   2  |  12  |   24   ||    9    |
|           grp_access_fu_164          |  p0  |   2  |  12  |   24   ||    9    |
|           grp_access_fu_164          |  p2  |   3  |   0  |    0   ||    13   |
|           grp_access_fu_164          |  p4  |   2  |  12  |   24   ||    9    |
|           grp_access_fu_196          |  p0  |   2  |  12  |   24   ||    9    |
|           grp_access_fu_196          |  p2  |   2  |   0  |    0   ||    9    |
|           grp_access_fu_196          |  p4  |   2  |  12  |   24   ||    9    |
|          i_col_046_0_reg_262         |  p0  |   2  |  13  |   26   ||    9    |
|             row_V_reg_318            |  p0  |   2  |  13  |   26   ||    9    |
|             col_V_reg_330            |  p0  |   2  |  13  |   26   ||    9    |
|         src_buf_V_0_0_reg_342        |  p0  |   2  |   8  |   16   ||    9    |
| arrayidx396_i179246_load_0_2_reg_366 |  p0  |   2  |   8  |   16   ||    9    |
|         src_buf_V_1_0_reg_400        |  p0  |   2  |   8  |   16   ||    9    |
|         src_buf_V_2_0_reg_424        |  p0  |   2  |   8  |   16   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   286  || 20.8221 ||   152   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   261  |
|   Memory  |    6   |    -   |    0   |    0   |
|Multiplexer|    -   |   20   |    -   |   152  |
|  Register |    -   |    -   |   487  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   20   |   487  |   413  |
+-----------+--------+--------+--------+--------+
