0.7
2020.2
May 22 2024
19:03:11
C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.sim/sim_1/synth/timing/xsim/TB_nexys_PIC_time_synth.v,1735859125,verilog,,,,ALU;CPU;DMA;PICtop;RAM128X1S_HD15;RAM128X1S_HD16;RAM128X1S_HD17;RAM128X1S_HD18;RAM128X1S_HD19;RAM128X1S_HD20;RAM128X1S_HD21;RAM128X1S_UNIQ_BASE_;RAM64X1S_HD22;RAM64X1S_HD23;RAM64X1S_HD24;RAM64X1S_HD25;RAM64X1S_HD26;RAM64X1S_HD27;RAM64X1S_HD28;RAM64X1S_UNIQ_BASE_;RAM_ES;RAM_PG;RAM_top;ROM;RS232_top;clk_wiz_0;clk_wiz_0_clk_wiz;fifo;fifo_blk_mem_gen_generic_cstr;fifo_blk_mem_gen_prim_width;fifo_blk_mem_gen_prim_wrapper;fifo_blk_mem_gen_top;fifo_blk_mem_gen_v8_4_8;fifo_blk_mem_gen_v8_4_8_synth;fifo_generator_ramfifo;fifo_generator_top;fifo_generator_v13_2_10;fifo_generator_v13_2_10_synth;fifo_memory;fifo_rd_bin_cntr;fifo_rd_logic;fifo_rd_status_flags_ss;fifo_reset_blk_ramfifo;fifo_wr_bin_cntr;fifo_wr_logic;fifo_wr_status_flags_ss;glbl;nexys_PIC;rrx;shiftregister;trx,,,../../../../../PIC_2.ip_user_files/ipstatic,,,,,
C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sim_1/new/tb_Nexys_PIC.vhd,1735858583,vhdl,,,,tb_nexys_pic,,,,,,,,
C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sim_1/new/RS232_test.vhd,1732795589,vhdl,C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sim_1/new/tb_Nexys_PIC.vhd,,,rs232_test,,,,,,,,
C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PIC_pkg.vhd,1735821610,vhdl,C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sim_1/new/tb_Nexys_PIC.vhd,,,pic_pkg,,,,,,,,
