// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/02/2022 12:37:16"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab9 (
	clk,
	rst,
	ALUout,
	instr,
	immSel,
	regRW,
	ALUsrc,
	ALUop,
	MRW,
	PCsrc,
	WB,
	ALU1,
	readRS1,
	readRS2,
	currentPC,
	nextPC,
	immOut,
	offsetPC);
input 	clk;
input 	rst;
output 	[31:0] ALUout;
output 	[31:0] instr;
output 	[1:0] immSel;
output 	[1:0] regRW;
output 	ALUsrc;
output 	[2:0] ALUop;
output 	MRW;
output 	PCsrc;
output 	WB;
output 	[31:0] ALU1;
output 	[31:0] readRS1;
output 	[31:0] readRS2;
output 	[31:0] currentPC;
output 	[31:0] nextPC;
output 	[31:0] immOut;
output 	[31:0] offsetPC;

// Design Ports Information
// rst	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[0]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[1]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[4]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[5]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[7]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[8]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[9]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[10]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[11]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[12]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[13]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[14]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[15]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[16]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[17]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[18]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[19]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[20]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[21]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[22]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[23]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[24]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[25]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[26]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[27]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[28]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[29]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[30]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[31]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[1]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[2]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[3]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[6]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[7]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[8]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[9]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[10]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[11]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[12]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[13]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[14]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[15]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[16]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[17]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[18]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[19]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[20]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[21]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[22]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[23]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[24]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[25]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[26]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[27]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[28]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[29]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[30]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[31]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immSel[0]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immSel[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regRW[0]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regRW[1]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUsrc	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUop[0]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUop[1]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUop[2]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MRW	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCsrc	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WB	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[0]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[3]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[4]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[5]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[7]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[8]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[9]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[10]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[11]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[12]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[13]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[14]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[15]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[16]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[17]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[18]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[19]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[20]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[21]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[22]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[23]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[24]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[25]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[26]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[27]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[28]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[29]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[30]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU1[31]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[0]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[1]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[2]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[3]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[4]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[5]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[6]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[7]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[8]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[9]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[10]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[11]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[12]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[13]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[14]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[15]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[16]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[17]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[18]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[19]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[20]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[21]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[22]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[23]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[24]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[25]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[26]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[27]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[28]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[29]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[30]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS1[31]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[0]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[1]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[3]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[4]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[5]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[6]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[7]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[8]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[9]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[10]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[11]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[12]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[13]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[14]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[15]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[16]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[17]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[18]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[19]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[20]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[21]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[22]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[23]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[24]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[25]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[26]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[27]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[28]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[29]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[30]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRS2[31]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[0]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[1]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[2]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[4]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[5]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[6]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[7]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[8]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[9]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[10]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[11]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[12]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[13]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[14]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[15]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[16]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[17]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[18]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[19]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[20]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[21]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[22]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[23]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[24]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[25]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[26]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[27]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[28]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[29]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[30]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// currentPC[31]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[0]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[1]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[2]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[3]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[4]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[5]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[7]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[8]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[9]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[10]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[11]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[12]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[13]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[14]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[15]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[16]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[17]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[18]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[19]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[20]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[21]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[22]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[23]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[24]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[25]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[26]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[27]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[28]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[29]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[30]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[31]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[1]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[2]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[4]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[5]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[6]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[9]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[10]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[11]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[12]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[13]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[14]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[15]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[16]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[17]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[18]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[19]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[20]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[21]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[22]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[23]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[24]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[25]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[26]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[27]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[28]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[29]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[30]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// immOut[31]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[0]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[1]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[2]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[3]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[4]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[5]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[6]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[7]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[8]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[9]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[10]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[11]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[12]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[13]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[14]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[15]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[16]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[17]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[18]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[19]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[20]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[21]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[22]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[23]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[24]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[25]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[26]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[27]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[28]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[29]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[30]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offsetPC[31]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \immOut[0]~output_o ;
wire \immOut[1]~output_o ;
wire \immOut[2]~output_o ;
wire \immOut[3]~output_o ;
wire \immOut[4]~output_o ;
wire \immOut[5]~output_o ;
wire \immOut[6]~output_o ;
wire \immOut[7]~output_o ;
wire \immOut[8]~output_o ;
wire \immOut[9]~output_o ;
wire \immOut[10]~output_o ;
wire \immOut[11]~output_o ;
wire \immOut[12]~output_o ;
wire \immOut[13]~output_o ;
wire \immOut[14]~output_o ;
wire \immOut[15]~output_o ;
wire \immOut[16]~output_o ;
wire \immOut[17]~output_o ;
wire \immOut[18]~output_o ;
wire \immOut[19]~output_o ;
wire \immOut[20]~output_o ;
wire \immOut[21]~output_o ;
wire \immOut[22]~output_o ;
wire \immOut[23]~output_o ;
wire \immOut[24]~output_o ;
wire \immOut[25]~output_o ;
wire \immOut[26]~output_o ;
wire \immOut[27]~output_o ;
wire \immOut[28]~output_o ;
wire \immOut[29]~output_o ;
wire \immOut[30]~output_o ;
wire \immOut[31]~output_o ;
wire \ALUout[0]~output_o ;
wire \ALUout[1]~output_o ;
wire \ALUout[2]~output_o ;
wire \ALUout[3]~output_o ;
wire \ALUout[4]~output_o ;
wire \ALUout[5]~output_o ;
wire \ALUout[6]~output_o ;
wire \ALUout[7]~output_o ;
wire \ALUout[8]~output_o ;
wire \ALUout[9]~output_o ;
wire \ALUout[10]~output_o ;
wire \ALUout[11]~output_o ;
wire \ALUout[12]~output_o ;
wire \ALUout[13]~output_o ;
wire \ALUout[14]~output_o ;
wire \ALUout[15]~output_o ;
wire \ALUout[16]~output_o ;
wire \ALUout[17]~output_o ;
wire \ALUout[18]~output_o ;
wire \ALUout[19]~output_o ;
wire \ALUout[20]~output_o ;
wire \ALUout[21]~output_o ;
wire \ALUout[22]~output_o ;
wire \ALUout[23]~output_o ;
wire \ALUout[24]~output_o ;
wire \ALUout[25]~output_o ;
wire \ALUout[26]~output_o ;
wire \ALUout[27]~output_o ;
wire \ALUout[28]~output_o ;
wire \ALUout[29]~output_o ;
wire \ALUout[30]~output_o ;
wire \ALUout[31]~output_o ;
wire \instr[0]~output_o ;
wire \instr[1]~output_o ;
wire \instr[2]~output_o ;
wire \instr[3]~output_o ;
wire \instr[4]~output_o ;
wire \instr[5]~output_o ;
wire \instr[6]~output_o ;
wire \instr[7]~output_o ;
wire \instr[8]~output_o ;
wire \instr[9]~output_o ;
wire \instr[10]~output_o ;
wire \instr[11]~output_o ;
wire \instr[12]~output_o ;
wire \instr[13]~output_o ;
wire \instr[14]~output_o ;
wire \instr[15]~output_o ;
wire \instr[16]~output_o ;
wire \instr[17]~output_o ;
wire \instr[18]~output_o ;
wire \instr[19]~output_o ;
wire \instr[20]~output_o ;
wire \instr[21]~output_o ;
wire \instr[22]~output_o ;
wire \instr[23]~output_o ;
wire \instr[24]~output_o ;
wire \instr[25]~output_o ;
wire \instr[26]~output_o ;
wire \instr[27]~output_o ;
wire \instr[28]~output_o ;
wire \instr[29]~output_o ;
wire \instr[30]~output_o ;
wire \instr[31]~output_o ;
wire \immSel[0]~output_o ;
wire \immSel[1]~output_o ;
wire \regRW[0]~output_o ;
wire \regRW[1]~output_o ;
wire \ALUsrc~output_o ;
wire \ALUop[0]~output_o ;
wire \ALUop[1]~output_o ;
wire \ALUop[2]~output_o ;
wire \MRW~output_o ;
wire \PCsrc~output_o ;
wire \WB~output_o ;
wire \ALU1[0]~output_o ;
wire \ALU1[1]~output_o ;
wire \ALU1[2]~output_o ;
wire \ALU1[3]~output_o ;
wire \ALU1[4]~output_o ;
wire \ALU1[5]~output_o ;
wire \ALU1[6]~output_o ;
wire \ALU1[7]~output_o ;
wire \ALU1[8]~output_o ;
wire \ALU1[9]~output_o ;
wire \ALU1[10]~output_o ;
wire \ALU1[11]~output_o ;
wire \ALU1[12]~output_o ;
wire \ALU1[13]~output_o ;
wire \ALU1[14]~output_o ;
wire \ALU1[15]~output_o ;
wire \ALU1[16]~output_o ;
wire \ALU1[17]~output_o ;
wire \ALU1[18]~output_o ;
wire \ALU1[19]~output_o ;
wire \ALU1[20]~output_o ;
wire \ALU1[21]~output_o ;
wire \ALU1[22]~output_o ;
wire \ALU1[23]~output_o ;
wire \ALU1[24]~output_o ;
wire \ALU1[25]~output_o ;
wire \ALU1[26]~output_o ;
wire \ALU1[27]~output_o ;
wire \ALU1[28]~output_o ;
wire \ALU1[29]~output_o ;
wire \ALU1[30]~output_o ;
wire \ALU1[31]~output_o ;
wire \readRS1[0]~output_o ;
wire \readRS1[1]~output_o ;
wire \readRS1[2]~output_o ;
wire \readRS1[3]~output_o ;
wire \readRS1[4]~output_o ;
wire \readRS1[5]~output_o ;
wire \readRS1[6]~output_o ;
wire \readRS1[7]~output_o ;
wire \readRS1[8]~output_o ;
wire \readRS1[9]~output_o ;
wire \readRS1[10]~output_o ;
wire \readRS1[11]~output_o ;
wire \readRS1[12]~output_o ;
wire \readRS1[13]~output_o ;
wire \readRS1[14]~output_o ;
wire \readRS1[15]~output_o ;
wire \readRS1[16]~output_o ;
wire \readRS1[17]~output_o ;
wire \readRS1[18]~output_o ;
wire \readRS1[19]~output_o ;
wire \readRS1[20]~output_o ;
wire \readRS1[21]~output_o ;
wire \readRS1[22]~output_o ;
wire \readRS1[23]~output_o ;
wire \readRS1[24]~output_o ;
wire \readRS1[25]~output_o ;
wire \readRS1[26]~output_o ;
wire \readRS1[27]~output_o ;
wire \readRS1[28]~output_o ;
wire \readRS1[29]~output_o ;
wire \readRS1[30]~output_o ;
wire \readRS1[31]~output_o ;
wire \readRS2[0]~output_o ;
wire \readRS2[1]~output_o ;
wire \readRS2[2]~output_o ;
wire \readRS2[3]~output_o ;
wire \readRS2[4]~output_o ;
wire \readRS2[5]~output_o ;
wire \readRS2[6]~output_o ;
wire \readRS2[7]~output_o ;
wire \readRS2[8]~output_o ;
wire \readRS2[9]~output_o ;
wire \readRS2[10]~output_o ;
wire \readRS2[11]~output_o ;
wire \readRS2[12]~output_o ;
wire \readRS2[13]~output_o ;
wire \readRS2[14]~output_o ;
wire \readRS2[15]~output_o ;
wire \readRS2[16]~output_o ;
wire \readRS2[17]~output_o ;
wire \readRS2[18]~output_o ;
wire \readRS2[19]~output_o ;
wire \readRS2[20]~output_o ;
wire \readRS2[21]~output_o ;
wire \readRS2[22]~output_o ;
wire \readRS2[23]~output_o ;
wire \readRS2[24]~output_o ;
wire \readRS2[25]~output_o ;
wire \readRS2[26]~output_o ;
wire \readRS2[27]~output_o ;
wire \readRS2[28]~output_o ;
wire \readRS2[29]~output_o ;
wire \readRS2[30]~output_o ;
wire \readRS2[31]~output_o ;
wire \currentPC[0]~output_o ;
wire \currentPC[1]~output_o ;
wire \currentPC[2]~output_o ;
wire \currentPC[3]~output_o ;
wire \currentPC[4]~output_o ;
wire \currentPC[5]~output_o ;
wire \currentPC[6]~output_o ;
wire \currentPC[7]~output_o ;
wire \currentPC[8]~output_o ;
wire \currentPC[9]~output_o ;
wire \currentPC[10]~output_o ;
wire \currentPC[11]~output_o ;
wire \currentPC[12]~output_o ;
wire \currentPC[13]~output_o ;
wire \currentPC[14]~output_o ;
wire \currentPC[15]~output_o ;
wire \currentPC[16]~output_o ;
wire \currentPC[17]~output_o ;
wire \currentPC[18]~output_o ;
wire \currentPC[19]~output_o ;
wire \currentPC[20]~output_o ;
wire \currentPC[21]~output_o ;
wire \currentPC[22]~output_o ;
wire \currentPC[23]~output_o ;
wire \currentPC[24]~output_o ;
wire \currentPC[25]~output_o ;
wire \currentPC[26]~output_o ;
wire \currentPC[27]~output_o ;
wire \currentPC[28]~output_o ;
wire \currentPC[29]~output_o ;
wire \currentPC[30]~output_o ;
wire \currentPC[31]~output_o ;
wire \nextPC[0]~output_o ;
wire \nextPC[1]~output_o ;
wire \nextPC[2]~output_o ;
wire \nextPC[3]~output_o ;
wire \nextPC[4]~output_o ;
wire \nextPC[5]~output_o ;
wire \nextPC[6]~output_o ;
wire \nextPC[7]~output_o ;
wire \nextPC[8]~output_o ;
wire \nextPC[9]~output_o ;
wire \nextPC[10]~output_o ;
wire \nextPC[11]~output_o ;
wire \nextPC[12]~output_o ;
wire \nextPC[13]~output_o ;
wire \nextPC[14]~output_o ;
wire \nextPC[15]~output_o ;
wire \nextPC[16]~output_o ;
wire \nextPC[17]~output_o ;
wire \nextPC[18]~output_o ;
wire \nextPC[19]~output_o ;
wire \nextPC[20]~output_o ;
wire \nextPC[21]~output_o ;
wire \nextPC[22]~output_o ;
wire \nextPC[23]~output_o ;
wire \nextPC[24]~output_o ;
wire \nextPC[25]~output_o ;
wire \nextPC[26]~output_o ;
wire \nextPC[27]~output_o ;
wire \nextPC[28]~output_o ;
wire \nextPC[29]~output_o ;
wire \nextPC[30]~output_o ;
wire \nextPC[31]~output_o ;
wire \offsetPC[0]~output_o ;
wire \offsetPC[1]~output_o ;
wire \offsetPC[2]~output_o ;
wire \offsetPC[3]~output_o ;
wire \offsetPC[4]~output_o ;
wire \offsetPC[5]~output_o ;
wire \offsetPC[6]~output_o ;
wire \offsetPC[7]~output_o ;
wire \offsetPC[8]~output_o ;
wire \offsetPC[9]~output_o ;
wire \offsetPC[10]~output_o ;
wire \offsetPC[11]~output_o ;
wire \offsetPC[12]~output_o ;
wire \offsetPC[13]~output_o ;
wire \offsetPC[14]~output_o ;
wire \offsetPC[15]~output_o ;
wire \offsetPC[16]~output_o ;
wire \offsetPC[17]~output_o ;
wire \offsetPC[18]~output_o ;
wire \offsetPC[19]~output_o ;
wire \offsetPC[20]~output_o ;
wire \offsetPC[21]~output_o ;
wire \offsetPC[22]~output_o ;
wire \offsetPC[23]~output_o ;
wire \offsetPC[24]~output_o ;
wire \offsetPC[25]~output_o ;
wire \offsetPC[26]~output_o ;
wire \offsetPC[27]~output_o ;
wire \offsetPC[28]~output_o ;
wire \offsetPC[29]~output_o ;
wire \offsetPC[30]~output_o ;
wire \offsetPC[31]~output_o ;
wire \clk~input_o ;
wire \DP|instructions|fourAdder|Add0~0_combout ;
wire \DP|instructions|fourAdder|Add0~1 ;
wire \DP|instructions|fourAdder|Add0~3_combout ;
wire \DP|instructions|fourAdder|Add0~4 ;
wire \DP|instructions|fourAdder|Add0~7 ;
wire \DP|instructions|fourAdder|Add0~9_combout ;
wire \DP|instructions|instructionMemory|Equal8~0_combout ;
wire \DP|instructions|instructionMemory|Equal8~1_combout ;
wire \DP|instructions|instructionMemory|WideNor0~4_combout ;
wire \DP|instructions|instructionMemory|WideNor0~5_combout ;
wire \CU|Equal10~0_combout ;
wire \CU|immSel[1]~0_combout ;
wire \CU|immSel[1]~0clkctrl_outclk ;
wire \DP|imm|immOut[6]~8_combout ;
wire \DP|instructions|instructionMemory|Equal6~0_combout ;
wire \DP|imm|immOut[4]~6_combout ;
wire \DP|instructions|instructionMemory|WideOr1~0_combout ;
wire \DP|instructions|instructionMemory|Equal1~1_combout ;
wire \DP|instructions|instructionMemory|WideOr1~combout ;
wire \DP|instructions|instructionMemory|out~5_combout ;
wire \DP|instructions|instructionMemory|Equal2~0_combout ;
wire \DP|instructions|instructionMemory|WideOr8~combout ;
wire \DP|imm|immOut[1]~3_combout ;
wire \clk~inputclkctrl_outclk ;
wire \DP|instructions|instructionMemory|WideOr9~0_combout ;
wire \DP|imm|immOut[0]~2_combout ;
wire \DP|instructions|offsetAdder|Add0~0_combout ;
wire \DP|instructions|PCmux|out[0]~0_combout ;
wire \DP|instructions|offsetAdder|Add0~1 ;
wire \DP|instructions|offsetAdder|Add0~2_combout ;
wire \DP|instructions|PCmux|out[1]~1_combout ;
wire \DP|instructions|offsetAdder|Add0~3 ;
wire \DP|instructions|offsetAdder|Add0~5 ;
wire \DP|instructions|offsetAdder|Add0~7 ;
wire \DP|instructions|offsetAdder|Add0~9 ;
wire \DP|instructions|offsetAdder|Add0~11 ;
wire \DP|instructions|offsetAdder|Add0~12_combout ;
wire \DP|instructions|fourAdder|Add0~10 ;
wire \DP|instructions|fourAdder|Add0~12_combout ;
wire \DP|instructions|fourAdder|Add0~14_combout ;
wire \DP|instructions|fourAdder|Add0~13 ;
wire \DP|instructions|fourAdder|Add0~15_combout ;
wire \DP|instructions|offsetAdder|Add0~13 ;
wire \DP|instructions|offsetAdder|Add0~14_combout ;
wire \DP|instructions|fourAdder|Add0~17_combout ;
wire \DP|instructions|fourAdder|Add0~16 ;
wire \DP|instructions|fourAdder|Add0~18_combout ;
wire \DP|instructions|offsetAdder|Add0~15 ;
wire \DP|instructions|offsetAdder|Add0~16_combout ;
wire \DP|instructions|fourAdder|Add0~20_combout ;
wire \DP|instructions|fourAdder|Add0~19 ;
wire \DP|instructions|fourAdder|Add0~21_combout ;
wire \DP|instructions|offsetAdder|Add0~17 ;
wire \DP|instructions|offsetAdder|Add0~18_combout ;
wire \DP|instructions|fourAdder|Add0~23_combout ;
wire \DP|instructions|fourAdder|Add0~22 ;
wire \DP|instructions|fourAdder|Add0~24_combout ;
wire \DP|instructions|offsetAdder|Add0~19 ;
wire \DP|instructions|offsetAdder|Add0~20_combout ;
wire \DP|instructions|fourAdder|Add0~26_combout ;
wire \DP|instructions|fourAdder|Add0~25 ;
wire \DP|instructions|fourAdder|Add0~27_combout ;
wire \DP|imm|immOut[11]~41_combout ;
wire \DP|instructions|offsetAdder|Add0~21 ;
wire \DP|instructions|offsetAdder|Add0~22_combout ;
wire \DP|instructions|fourAdder|Add0~29_combout ;
wire \DP|instructions|instructionMemory|Equal0~1_combout ;
wire \DP|instructions|fourAdder|Add0~28 ;
wire \DP|instructions|fourAdder|Add0~30_combout ;
wire \DP|instructions|offsetAdder|Add0~23 ;
wire \DP|instructions|offsetAdder|Add0~24_combout ;
wire \DP|instructions|fourAdder|Add0~32_combout ;
wire \DP|instructions|fourAdder|Add0~31 ;
wire \DP|instructions|fourAdder|Add0~33_combout ;
wire \DP|instructions|offsetAdder|Add0~25 ;
wire \DP|instructions|offsetAdder|Add0~26_combout ;
wire \DP|instructions|fourAdder|Add0~35_combout ;
wire \DP|instructions|offsetAdder|Add0~27 ;
wire \DP|instructions|offsetAdder|Add0~28_combout ;
wire \DP|instructions|fourAdder|Add0~34 ;
wire \DP|instructions|fourAdder|Add0~36_combout ;
wire \DP|instructions|fourAdder|Add0~38_combout ;
wire \DP|instructions|fourAdder|Add0~37 ;
wire \DP|instructions|fourAdder|Add0~39_combout ;
wire \DP|instructions|offsetAdder|Add0~29 ;
wire \DP|instructions|offsetAdder|Add0~30_combout ;
wire \DP|instructions|fourAdder|Add0~41_combout ;
wire \DP|instructions|instructionMemory|Equal0~2_combout ;
wire \DP|instructions|fourAdder|Add0~40 ;
wire \DP|instructions|fourAdder|Add0~42_combout ;
wire \DP|instructions|offsetAdder|Add0~31 ;
wire \DP|instructions|offsetAdder|Add0~32_combout ;
wire \DP|instructions|fourAdder|Add0~44_combout ;
wire \DP|instructions|fourAdder|Add0~43 ;
wire \DP|instructions|fourAdder|Add0~45_combout ;
wire \DP|instructions|offsetAdder|Add0~33 ;
wire \DP|instructions|offsetAdder|Add0~34_combout ;
wire \DP|instructions|fourAdder|Add0~47_combout ;
wire \DP|instructions|offsetAdder|Add0~35 ;
wire \DP|instructions|offsetAdder|Add0~36_combout ;
wire \DP|instructions|fourAdder|Add0~46 ;
wire \DP|instructions|fourAdder|Add0~48_combout ;
wire \DP|instructions|fourAdder|Add0~50_combout ;
wire \DP|instructions|fourAdder|Add0~49 ;
wire \DP|instructions|fourAdder|Add0~51_combout ;
wire \DP|instructions|offsetAdder|Add0~37 ;
wire \DP|instructions|offsetAdder|Add0~38_combout ;
wire \DP|instructions|fourAdder|Add0~53_combout ;
wire \DP|instructions|instructionMemory|Equal0~3_combout ;
wire \DP|instructions|instructionMemory|Equal0~0_combout ;
wire \DP|instructions|instructionMemory|Equal0~4_combout ;
wire \DP|instructions|instructionMemory|Equal9~0_combout ;
wire \DP|instructions|instructionMemory|WideNor0~2_combout ;
wire \DP|instructions|instructionMemory|out~3_combout ;
wire \DP|imm|immOut[5]~7_combout ;
wire \DP|instructions|offsetAdder|Add0~10_combout ;
wire \DP|instructions|fourAdder|Add0~11_combout ;
wire \DP|instructions|instructionMemory|Equal0~9_combout ;
wire \DP|instructions|instructionMemory|WideOr11~0_combout ;
wire \DP|instructions|instructionMemory|WideOr11~combout ;
wire \CU|immSel[1]~1_combout ;
wire \DP|imm|Mux8~0_combout ;
wire \DP|instructions|fourAdder|Add0~52 ;
wire \DP|instructions|fourAdder|Add0~54_combout ;
wire \DP|instructions|offsetAdder|Add0~39 ;
wire \DP|instructions|offsetAdder|Add0~40_combout ;
wire \DP|instructions|fourAdder|Add0~56_combout ;
wire \DP|instructions|fourAdder|Add0~55 ;
wire \DP|instructions|fourAdder|Add0~57_combout ;
wire \DP|instructions|offsetAdder|Add0~41 ;
wire \DP|instructions|offsetAdder|Add0~42_combout ;
wire \DP|instructions|fourAdder|Add0~59_combout ;
wire \DP|instructions|fourAdder|Add0~58 ;
wire \DP|instructions|fourAdder|Add0~60_combout ;
wire \DP|instructions|offsetAdder|Add0~43 ;
wire \DP|instructions|offsetAdder|Add0~44_combout ;
wire \DP|instructions|fourAdder|Add0~62_combout ;
wire \DP|instructions|fourAdder|Add0~61 ;
wire \DP|instructions|fourAdder|Add0~63_combout ;
wire \DP|instructions|offsetAdder|Add0~45 ;
wire \DP|instructions|offsetAdder|Add0~46_combout ;
wire \DP|instructions|fourAdder|Add0~65_combout ;
wire \DP|instructions|offsetAdder|Add0~47 ;
wire \DP|instructions|offsetAdder|Add0~48_combout ;
wire \DP|instructions|fourAdder|Add0~64 ;
wire \DP|instructions|fourAdder|Add0~66_combout ;
wire \DP|instructions|fourAdder|Add0~68_combout ;
wire \DP|instructions|fourAdder|Add0~67 ;
wire \DP|instructions|fourAdder|Add0~69_combout ;
wire \DP|instructions|offsetAdder|Add0~49 ;
wire \DP|instructions|offsetAdder|Add0~50_combout ;
wire \DP|instructions|fourAdder|Add0~71_combout ;
wire \DP|instructions|fourAdder|Add0~70 ;
wire \DP|instructions|fourAdder|Add0~72_combout ;
wire \DP|instructions|offsetAdder|Add0~51 ;
wire \DP|instructions|offsetAdder|Add0~52_combout ;
wire \DP|instructions|fourAdder|Add0~74_combout ;
wire \DP|instructions|fourAdder|Add0~73 ;
wire \DP|instructions|fourAdder|Add0~75_combout ;
wire \DP|instructions|offsetAdder|Add0~53 ;
wire \DP|instructions|offsetAdder|Add0~54_combout ;
wire \DP|instructions|fourAdder|Add0~77_combout ;
wire \DP|instructions|instructionMemory|Equal0~6_combout ;
wire \DP|instructions|instructionMemory|Equal0~5_combout ;
wire \DP|instructions|fourAdder|Add0~76 ;
wire \DP|instructions|fourAdder|Add0~78_combout ;
wire \DP|instructions|offsetAdder|Add0~55 ;
wire \DP|instructions|offsetAdder|Add0~56_combout ;
wire \DP|instructions|fourAdder|Add0~80_combout ;
wire \DP|instructions|fourAdder|Add0~79 ;
wire \DP|instructions|fourAdder|Add0~81_combout ;
wire \DP|instructions|offsetAdder|Add0~57 ;
wire \DP|instructions|offsetAdder|Add0~58_combout ;
wire \DP|instructions|fourAdder|Add0~83_combout ;
wire \DP|instructions|fourAdder|Add0~82 ;
wire \DP|instructions|fourAdder|Add0~84_combout ;
wire \DP|instructions|offsetAdder|Add0~59 ;
wire \DP|instructions|offsetAdder|Add0~60_combout ;
wire \DP|instructions|fourAdder|Add0~86_combout ;
wire \DP|instructions|fourAdder|Add0~85 ;
wire \DP|instructions|fourAdder|Add0~87_combout ;
wire \DP|instructions|offsetAdder|Add0~61 ;
wire \DP|instructions|offsetAdder|Add0~62_combout ;
wire \DP|instructions|fourAdder|Add0~89_combout ;
wire \DP|instructions|instructionMemory|Equal0~7_combout ;
wire \DP|instructions|instructionMemory|Equal0~8_combout ;
wire \DP|instructions|instructionMemory|Equal5~0_combout ;
wire \DP|instructions|instructionMemory|Equal5~1_combout ;
wire \DP|instructions|instructionMemory|WideNor0~8_combout ;
wire \DP|instructions|instructionMemory|WideNor0~3_combout ;
wire \DP|instructions|instructionMemory|WideOr6~combout ;
wire \DP|imm|immOut[3]~5_combout ;
wire \DP|instructions|offsetAdder|Add0~6_combout ;
wire \DP|instructions|fourAdder|Add0~5_combout ;
wire \DP|instructions|instructionMemory|Equal4~0_combout ;
wire \DP|instructions|instructionMemory|WideOr0~combout ;
wire \DP|instructions|instructionMemory|Equal3~0_combout ;
wire \DP|instructions|instructionMemory|WideOr7~combout ;
wire \DP|imm|immOut[2]~4_combout ;
wire \DP|instructions|offsetAdder|Add0~4_combout ;
wire \DP|instructions|fourAdder|Add0~2_combout ;
wire \DP|instructions|instructionMemory|Equal1~0_combout ;
wire \DP|instructions|instructionMemory|out~2_combout ;
wire \DP|instructions|instructionMemory|WideOr3~0_combout ;
wire \CU|PCsrc~29_combout ;
wire \CU|Equal0~0_combout ;
wire \CU|Equal2~0_combout ;
wire \CU|WB~combout ;
wire \CU|ALUop[0]~12_combout ;
wire \CU|ALUop[0]~6_combout ;
wire \CU|ALUop[3]~13_combout ;
wire \CU|ALUop[3]~7_combout ;
wire \CU|ALUop[3]~7clkctrl_outclk ;
wire \CU|ALUop[3]~11_combout ;
wire \CU|comb~2_combout ;
wire \DP|registers|u3|Mux31~6_combout ;
wire \DP|registers|u3|Mux14~0_combout ;
wire \DP|registers|u1|out[10]~4_combout ;
wire \DP|registers|u1|out[2]~5_combout ;
wire \DP|registers|u1|out[11]~6_combout ;
wire \DP|registers|u1|out[3]~7_combout ;
wire \DP|registers|u3|Mux14~1_combout ;
wire \DP|registers|u3|Mux14~2_combout ;
wire \DP|registers|u1|out[9]~8_combout ;
wire \DP|registers|u1|out[1]~9_combout ;
wire \DP|registers|r5|read[0]~feeder_combout ;
wire \DP|registers|u1|out[5]~11_combout ;
wire \DP|registers|r4|read[0]~feeder_combout ;
wire \DP|registers|u1|out[8]~12_combout ;
wire \DP|registers|u1|out[4]~13_combout ;
wire \DP|registers|u3|Mux31~7_combout ;
wire \DP|registers|u1|out[7]~14_combout ;
wire \DP|registers|r6|read[0]~feeder_combout ;
wire \DP|registers|u1|out[6]~10_combout ;
wire \DP|registers|u3|Mux31~8_combout ;
wire \DP|registers|u3|Mux31~9_combout ;
wire \DP|registers|u3|Mux31~10_combout ;
wire \DP|registers|u3|Mux31~11_combout ;
wire \CU|comb~0_combout ;
wire \CU|comb~1_combout ;
wire \CU|ALUsrc~combout ;
wire \DP|op2Mux|out[0]~40_combout ;
wire \DP|instructions|instructionMemory|WideOr3~combout ;
wire \DP|registers|u2|Mux31~1_combout ;
wire \DP|registers|u2|Mux31~2_combout ;
wire \DP|registers|u2|Mux31~0_combout ;
wire \DP|registers|u2|Mux31~3_combout ;
wire \DP|registers|u2|Mux0~2_combout ;
wire \DP|instructions|instructionMemory|WideOr4~0_combout ;
wire \DP|instructions|instructionMemory|WideOr4~combout ;
wire \DP|registers|r9|read[0]~feeder_combout ;
wire \DP|registers|u1|out[9]~15_combout ;
wire \DP|registers|u1|out[11]~18_combout ;
wire \DP|registers|r10|read[0]~feeder_combout ;
wire \DP|registers|u1|out[10]~16_combout ;
wire \DP|registers|u1|out[8]~17_combout ;
wire \DP|registers|u2|Mux31~4_combout ;
wire \DP|registers|u2|Mux31~5_combout ;
wire \DP|registers|u2|Mux0~3_combout ;
wire \DP|registers|u2|Mux0~5_combout ;
wire \DP|registers|u2|Mux0~4_combout ;
wire \DP|registers|u2|Mux31~6_combout ;
wire \DP|registers|u2|Mux31~7_combout ;
wire \DP|registers|u2|Mux31~8_combout ;
wire \DP|registers|u2|Mux31~9_combout ;
wire \DP|registers|u2|Mux31~10_combout ;
wire \DP|registers|u1|out[15]~22_combout ;
wire \DP|registers|u1|out[14]~19_combout ;
wire \DP|registers|r13|read[0]~feeder_combout ;
wire \DP|registers|u1|out[13]~20_combout ;
wire \DP|registers|u1|out[12]~21_combout ;
wire \DP|registers|u2|Mux31~11_combout ;
wire \DP|registers|u2|Mux31~12_combout ;
wire \DP|registers|u2|Mux31~13_combout ;
wire \DP|logic|out~4_combout ;
wire \CU|ALUop[1]~8_combout ;
wire \DP|instructions|instructionMemory|WideNor0~6_combout ;
wire \DP|instructions|instructionMemory|WideNor0~7_combout ;
wire \CU|ALUop[1]~9_combout ;
wire \CU|ALUop[1]~10_combout ;
wire \DP|logic|Add0~0_combout ;
wire \DP|logic|Add0~2_cout ;
wire \DP|logic|Add0~3_combout ;
wire \DP|logic|Mux31~2_combout ;
wire \DP|logic|Mux31~3_combout ;
wire \CU|comb~3_combout ;
wire \CU|MRW~combout ;
wire \DP|logic|Mux19~5_combout ;
wire \DP|registers|u3|Mux30~4_combout ;
wire \DP|registers|u3|Mux30~5_combout ;
wire \DP|registers|r1|read[1]~feeder_combout ;
wire \DP|registers|r7|read[1]~feeder_combout ;
wire \DP|registers|r5|read[1]~feeder_combout ;
wire \DP|registers|u3|Mux30~0_combout ;
wire \DP|registers|u3|Mux30~1_combout ;
wire \DP|registers|u3|Mux30~2_combout ;
wire \DP|registers|u3|Mux30~3_combout ;
wire \DP|registers|u3|Mux30~6_combout ;
wire \DP|op2Mux|out[1]~41_combout ;
wire \DP|logic|Mux19~3_combout ;
wire \DP|logic|Mux30~2_combout ;
wire \DP|logic|Mux30~3_combout ;
wire \DP|registers|u3|Mux29~6_combout ;
wire \DP|registers|r7|read[2]~feeder_combout ;
wire \DP|registers|u3|Mux29~7_combout ;
wire \DP|registers|u3|Mux29~8_combout ;
wire \DP|registers|u3|Mux29~9_combout ;
wire \DP|registers|u3|Mux29~10_combout ;
wire \DP|registers|u3|Mux29~11_combout ;
wire \DP|op2Mux|out[2]~42_combout ;
wire \DP|logic|Mux19~2_combout ;
wire \DP|logic|Mux19~4_combout ;
wire \DP|logic|out~5_combout ;
wire \DP|registers|u3|Mux28~4_combout ;
wire \DP|registers|u3|Mux28~5_combout ;
wire \DP|registers|r2|read[3]~feeder_combout ;
wire \DP|registers|r7|read[3]~feeder_combout ;
wire \DP|registers|u3|Mux28~0_combout ;
wire \DP|registers|u3|Mux28~1_combout ;
wire \DP|registers|u3|Mux28~2_combout ;
wire \DP|registers|u3|Mux28~3_combout ;
wire \DP|registers|u3|Mux28~6_combout ;
wire \DP|op2Mux|out[3]~43_combout ;
wire \DP|logic|Mux28~3_combout ;
wire \DP|logic|Mux28~2_combout ;
wire \DP|logic|Add0~11_combout ;
wire \DP|logic|Add0~8_combout ;
wire \DP|logic|Add0~5_combout ;
wire \DP|logic|Add0~4 ;
wire \DP|logic|Add0~7 ;
wire \DP|logic|Add0~10 ;
wire \DP|logic|Add0~12_combout ;
wire \DP|registers|u3|Mux27~6_combout ;
wire \DP|registers|r7|read[4]~feeder_combout ;
wire \DP|registers|u3|Mux27~7_combout ;
wire \DP|registers|u3|Mux27~8_combout ;
wire \DP|registers|u3|Mux27~9_combout ;
wire \DP|registers|u3|Mux27~10_combout ;
wire \DP|registers|u3|Mux27~11_combout ;
wire \DP|op2Mux|out[4]~44_combout ;
wire \DP|logic|Add0~14_combout ;
wire \DP|logic|Add0~13 ;
wire \DP|logic|Add0~15_combout ;
wire \DP|registers|u3|Mux26~0_combout ;
wire \DP|registers|u3|Mux26~1_combout ;
wire \DP|registers|u3|Mux26~2_combout ;
wire \DP|registers|u3|Mux26~3_combout ;
wire \DP|registers|u3|Mux26~4_combout ;
wire \DP|registers|u3|Mux26~5_combout ;
wire \DP|registers|u3|Mux26~6_combout ;
wire \DP|registers|r13|read[6]~feeder_combout ;
wire \DP|registers|u2|Mux25~10_combout ;
wire \DP|registers|u2|Mux25~11_combout ;
wire \DP|registers|u2|Mux25~0_combout ;
wire \DP|registers|u2|Mux25~1_combout ;
wire \DP|registers|u2|Mux25~2_combout ;
wire \DP|registers|r10|read[6]~feeder_combout ;
wire \DP|registers|u2|Mux25~3_combout ;
wire \DP|registers|r9|read[6]~feeder_combout ;
wire \DP|registers|u2|Mux25~4_combout ;
wire \DP|registers|u2|Mux25~5_combout ;
wire \DP|registers|u2|Mux25~6_combout ;
wire \DP|registers|u2|Mux25~7_combout ;
wire \DP|registers|u2|Mux25~8_combout ;
wire \DP|registers|u2|Mux25~9_combout ;
wire \DP|registers|u2|Mux25~12_combout ;
wire \DP|op2Mux|out[6]~46_combout ;
wire \DP|logic|Add0~20_combout ;
wire \DP|logic|Add0~17_combout ;
wire \DP|logic|Add0~16 ;
wire \DP|logic|Add0~19 ;
wire \DP|logic|Add0~21_combout ;
wire \DP|logic|out~7_combout ;
wire \DP|registers|r5|read[7]~feeder_combout ;
wire \DP|registers|u3|Mux24~0_combout ;
wire \DP|registers|u3|Mux24~1_combout ;
wire \DP|registers|u3|Mux24~2_combout ;
wire \DP|registers|u3|Mux24~3_combout ;
wire \DP|registers|r30|read[7]~feeder_combout ;
wire \DP|registers|u3|Mux24~4_combout ;
wire \DP|registers|u3|Mux24~5_combout ;
wire \DP|registers|u3|Mux24~6_combout ;
wire \DP|registers|u2|Mux19~0_combout ;
wire \DP|registers|u2|Mux19~1_combout ;
wire \DP|registers|u2|Mux19~2_combout ;
wire \DP|registers|r10|read[12]~feeder_combout ;
wire \DP|registers|u2|Mux19~3_combout ;
wire \DP|registers|u2|Mux19~4_combout ;
wire \DP|registers|r7|read[12]~feeder_combout ;
wire \DP|registers|u2|Mux19~5_combout ;
wire \DP|registers|u2|Mux19~6_combout ;
wire \DP|registers|u2|Mux19~7_combout ;
wire \DP|registers|u2|Mux19~8_combout ;
wire \DP|registers|u2|Mux19~9_combout ;
wire \DP|registers|r13|read[12]~feeder_combout ;
wire \DP|registers|u2|Mux19~10_combout ;
wire \DP|registers|u2|Mux19~11_combout ;
wire \DP|registers|u2|Mux19~12_combout ;
wire \DP|op2Mux|out[12]~52_combout ;
wire \DP|registers|r5|read[13]~feeder_combout ;
wire \DP|registers|r7|read[13]~feeder_combout ;
wire \DP|registers|u3|Mux18~0_combout ;
wire \DP|registers|u3|Mux18~1_combout ;
wire \DP|registers|u3|Mux18~2_combout ;
wire \DP|registers|u3|Mux18~3_combout ;
wire \DP|registers|u3|Mux18~4_combout ;
wire \DP|registers|u3|Mux18~5_combout ;
wire \DP|registers|u3|Mux18~6_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a13 ;
wire \DP|op2Mux|out[13]~53_combout ;
wire \DP|logic|Mux18~2_combout ;
wire \DP|logic|Mux18~3_combout ;
wire \DP|registers|u3|Mux17~6_combout ;
wire \DP|registers|r1|read[14]~feeder_combout ;
wire \DP|registers|u3|Mux17~7_combout ;
wire \DP|registers|u3|Mux17~8_combout ;
wire \DP|registers|u3|Mux17~9_combout ;
wire \DP|registers|u3|Mux17~10_combout ;
wire \DP|registers|u3|Mux17~11_combout ;
wire \DP|op2Mux|out[14]~54_combout ;
wire \DP|registers|u3|Mux16~4_combout ;
wire \DP|registers|u3|Mux16~5_combout ;
wire \DP|registers|r1|read[15]~feeder_combout ;
wire \DP|registers|r5|read[15]~feeder_combout ;
wire \DP|registers|u3|Mux16~0_combout ;
wire \DP|registers|u3|Mux16~1_combout ;
wire \DP|registers|u3|Mux16~2_combout ;
wire \DP|registers|u3|Mux16~3_combout ;
wire \DP|registers|u3|Mux16~6_combout ;
wire \DP|op2Mux|out[15]~55_combout ;
wire \DP|logic|Mux16~2_combout ;
wire \DP|logic|Mux16~3_combout ;
wire \DP|registers|u3|Mux15~6_combout ;
wire \DP|registers|r3|read[16]~feeder_combout ;
wire \DP|registers|r6|read[16]~feeder_combout ;
wire \DP|registers|u3|Mux15~7_combout ;
wire \DP|registers|u3|Mux15~8_combout ;
wire \DP|registers|u3|Mux15~9_combout ;
wire \DP|registers|u3|Mux15~10_combout ;
wire \DP|registers|u3|Mux15~11_combout ;
wire \DP|op2Mux|out[17]~57_combout ;
wire \DP|registers|r14|read[17]~feeder_combout ;
wire \DP|registers|u2|Mux14~9_combout ;
wire \DP|registers|u2|Mux14~10_combout ;
wire \DP|registers|u2|Mux14~2_combout ;
wire \DP|registers|u2|Mux14~3_combout ;
wire \DP|registers|r5|read[17]~feeder_combout ;
wire \DP|registers|r7|read[17]~feeder_combout ;
wire \DP|registers|u2|Mux14~4_combout ;
wire \DP|registers|u2|Mux14~5_combout ;
wire \DP|registers|u2|Mux14~6_combout ;
wire \DP|registers|u2|Mux14~7_combout ;
wire \DP|registers|u2|Mux14~8_combout ;
wire \DP|registers|r10|read[17]~feeder_combout ;
wire \DP|registers|r9|read[17]~feeder_combout ;
wire \DP|registers|u2|Mux14~0_combout ;
wire \DP|registers|u2|Mux14~1_combout ;
wire \DP|registers|u2|Mux14~11_combout ;
wire \DP|logic|Mux14~2_combout ;
wire \DP|registers|u3|Mux13~6_combout ;
wire \DP|registers|u3|Mux13~7_combout ;
wire \DP|registers|u3|Mux13~8_combout ;
wire \DP|registers|u3|Mux13~9_combout ;
wire \DP|registers|u3|Mux13~10_combout ;
wire \DP|registers|u3|Mux13~11_combout ;
wire \DP|op2Mux|out[18]~58_combout ;
wire \DP|logic|out~19_combout ;
wire \DP|registers|u3|Mux12~4_combout ;
wire \DP|registers|u3|Mux12~5_combout ;
wire \DP|registers|r3|read[19]~feeder_combout ;
wire \DP|registers|r7|read[19]~feeder_combout ;
wire \DP|registers|u3|Mux12~0_combout ;
wire \DP|registers|u3|Mux12~1_combout ;
wire \DP|registers|u3|Mux12~2_combout ;
wire \DP|registers|u3|Mux12~3_combout ;
wire \DP|registers|u3|Mux12~6_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a31 ;
wire \DP|outMux|out[31]~31_combout ;
wire \DP|registers|r10|read[31]~feeder_combout ;
wire \DP|registers|u2|Mux0~6_combout ;
wire \DP|registers|u2|Mux0~7_combout ;
wire \DP|registers|r7|read[31]~feeder_combout ;
wire \DP|registers|r5|read[31]~feeder_combout ;
wire \DP|registers|r4|read[31]~feeder_combout ;
wire \DP|registers|r6|read[31]~feeder_combout ;
wire \DP|registers|u2|Mux0~10_combout ;
wire \DP|registers|u2|Mux0~11_combout ;
wire \DP|registers|u2|Mux0~12_combout ;
wire \DP|registers|u2|Mux0~13_combout ;
wire \DP|registers|u2|Mux0~8_combout ;
wire \DP|registers|u2|Mux0~9_combout ;
wire \DP|registers|u2|Mux0~14_combout ;
wire \DP|registers|r15|read[31]~feeder_combout ;
wire \DP|registers|u2|Mux0~15_combout ;
wire \DP|registers|u2|Mux0~16_combout ;
wire \DP|registers|u2|Mux0~17_combout ;
wire \DP|registers|r11|read[30]~feeder_combout ;
wire \DP|registers|r9|read[30]~feeder_combout ;
wire \DP|registers|r10|read[30]~feeder_combout ;
wire \DP|registers|r8|read[30]~feeder_combout ;
wire \DP|registers|u2|Mux1~3_combout ;
wire \DP|registers|u2|Mux1~4_combout ;
wire \DP|registers|r7|read[30]~feeder_combout ;
wire \DP|registers|r4|read[30]~feeder_combout ;
wire \DP|registers|u2|Mux1~5_combout ;
wire \DP|registers|u2|Mux1~6_combout ;
wire \DP|registers|u2|Mux1~7_combout ;
wire \DP|registers|u2|Mux1~8_combout ;
wire \DP|registers|u2|Mux1~9_combout ;
wire \DP|registers|u2|Mux1~1_combout ;
wire \DP|registers|u2|Mux1~0_combout ;
wire \DP|registers|u2|Mux1~2_combout ;
wire \DP|registers|r13|read[30]~feeder_combout ;
wire \DP|registers|u2|Mux1~10_combout ;
wire \DP|registers|u2|Mux1~11_combout ;
wire \DP|registers|u2|Mux1~12_combout ;
wire \DP|op2Mux|out[31]~71_combout ;
wire \DP|logic|Mux0~0_combout ;
wire \DP|logic|Add0~95_combout ;
wire \DP|logic|Add0~92_combout ;
wire \DP|logic|Add0~89_combout ;
wire \DP|registers|r31|read[29]~feeder_combout ;
wire \DP|registers|u2|Mux2~2_combout ;
wire \DP|registers|u2|Mux2~3_combout ;
wire \DP|registers|r7|read[29]~feeder_combout ;
wire \DP|registers|r5|read[29]~feeder_combout ;
wire \DP|registers|r4|read[29]~feeder_combout ;
wire \DP|registers|u2|Mux2~4_combout ;
wire \DP|registers|u2|Mux2~5_combout ;
wire \DP|registers|u2|Mux2~6_combout ;
wire \DP|registers|u2|Mux2~7_combout ;
wire \DP|registers|u2|Mux2~8_combout ;
wire \DP|registers|r11|read[29]~feeder_combout ;
wire \DP|registers|r9|read[29]~feeder_combout ;
wire \DP|registers|u2|Mux2~0_combout ;
wire \DP|registers|u2|Mux2~1_combout ;
wire \DP|registers|r14|read[29]~feeder_combout ;
wire \DP|registers|u2|Mux2~9_combout ;
wire \DP|registers|u2|Mux2~10_combout ;
wire \DP|registers|u2|Mux2~11_combout ;
wire \DP|logic|Add0~86_combout ;
wire \DP|registers|u2|Mux3~1_combout ;
wire \DP|registers|u2|Mux3~0_combout ;
wire \DP|registers|u2|Mux3~2_combout ;
wire \DP|registers|r9|read[28]~feeder_combout ;
wire \DP|registers|r10|read[28]~feeder_combout ;
wire \DP|registers|r8|read[28]~feeder_combout ;
wire \DP|registers|u2|Mux3~3_combout ;
wire \DP|registers|u2|Mux3~4_combout ;
wire \DP|registers|r1|read[28]~feeder_combout ;
wire \DP|registers|r7|read[28]~feeder_combout ;
wire \DP|registers|r5|read[28]~feeder_combout ;
wire \DP|registers|u2|Mux3~5_combout ;
wire \DP|registers|u2|Mux3~6_combout ;
wire \DP|registers|u2|Mux3~7_combout ;
wire \DP|registers|u2|Mux3~8_combout ;
wire \DP|registers|u2|Mux3~9_combout ;
wire \DP|registers|r12|read[28]~feeder_combout ;
wire \DP|registers|r13|read[28]~feeder_combout ;
wire \DP|registers|u2|Mux3~10_combout ;
wire \DP|registers|u2|Mux3~11_combout ;
wire \DP|registers|u2|Mux3~12_combout ;
wire \DP|logic|Add0~83_combout ;
wire \DP|registers|r11|read[27]~feeder_combout ;
wire \DP|registers|u2|Mux4~0_combout ;
wire \DP|registers|u2|Mux4~1_combout ;
wire \DP|registers|u2|Mux4~2_combout ;
wire \DP|registers|u2|Mux4~3_combout ;
wire \DP|registers|r7|read[27]~feeder_combout ;
wire \DP|registers|u2|Mux4~4_combout ;
wire \DP|registers|u2|Mux4~5_combout ;
wire \DP|registers|u2|Mux4~6_combout ;
wire \DP|registers|u2|Mux4~7_combout ;
wire \DP|registers|u2|Mux4~8_combout ;
wire \DP|registers|r14|read[27]~feeder_combout ;
wire \DP|registers|u2|Mux4~9_combout ;
wire \DP|registers|u2|Mux4~10_combout ;
wire \DP|registers|u2|Mux4~11_combout ;
wire \DP|logic|Add0~80_combout ;
wire \DP|registers|r10|read[26]~feeder_combout ;
wire \DP|registers|u2|Mux5~3_combout ;
wire \DP|registers|u2|Mux5~4_combout ;
wire \DP|registers|r4|read[26]~feeder_combout ;
wire \DP|registers|r5|read[26]~feeder_combout ;
wire \DP|registers|u2|Mux5~5_combout ;
wire \DP|registers|u2|Mux5~6_combout ;
wire \DP|registers|u2|Mux5~7_combout ;
wire \DP|registers|u2|Mux5~8_combout ;
wire \DP|registers|u2|Mux5~9_combout ;
wire \DP|registers|r12|read[26]~feeder_combout ;
wire \DP|registers|u2|Mux5~10_combout ;
wire \DP|registers|u2|Mux5~11_combout ;
wire \DP|registers|u2|Mux5~1_combout ;
wire \DP|registers|u2|Mux5~0_combout ;
wire \DP|registers|u2|Mux5~2_combout ;
wire \DP|registers|u2|Mux5~12_combout ;
wire \DP|logic|Add0~77_combout ;
wire \DP|registers|u2|Mux6~2_combout ;
wire \DP|registers|u2|Mux6~3_combout ;
wire \DP|registers|u2|Mux6~4_combout ;
wire \DP|registers|u2|Mux6~5_combout ;
wire \DP|registers|u2|Mux6~6_combout ;
wire \DP|registers|u2|Mux6~7_combout ;
wire \DP|registers|u2|Mux6~8_combout ;
wire \DP|registers|r9|read[25]~feeder_combout ;
wire \DP|registers|u2|Mux6~0_combout ;
wire \DP|registers|r11|read[25]~feeder_combout ;
wire \DP|registers|u2|Mux6~1_combout ;
wire \DP|registers|r14|read[25]~feeder_combout ;
wire \DP|registers|u2|Mux6~9_combout ;
wire \DP|registers|u2|Mux6~10_combout ;
wire \DP|registers|u2|Mux6~11_combout ;
wire \DP|logic|Add0~74_combout ;
wire \DP|registers|u2|Mux7~1_combout ;
wire \DP|registers|r30|read[24]~feeder_combout ;
wire \DP|registers|u2|Mux7~0_combout ;
wire \DP|registers|u2|Mux7~2_combout ;
wire \DP|registers|r9|read[24]~feeder_combout ;
wire \DP|registers|r10|read[24]~feeder_combout ;
wire \DP|registers|u2|Mux7~3_combout ;
wire \DP|registers|u2|Mux7~4_combout ;
wire \DP|registers|r7|read[24]~feeder_combout ;
wire \DP|registers|r4|read[24]~feeder_combout ;
wire \DP|registers|r5|read[24]~feeder_combout ;
wire \DP|registers|u2|Mux7~5_combout ;
wire \DP|registers|u2|Mux7~6_combout ;
wire \DP|registers|u2|Mux7~7_combout ;
wire \DP|registers|u2|Mux7~8_combout ;
wire \DP|registers|u2|Mux7~9_combout ;
wire \DP|registers|r13|read[24]~feeder_combout ;
wire \DP|registers|u2|Mux7~10_combout ;
wire \DP|registers|u2|Mux7~11_combout ;
wire \DP|registers|u2|Mux7~12_combout ;
wire \DP|logic|Add0~71_combout ;
wire \DP|registers|u2|Mux8~9_combout ;
wire \DP|registers|u2|Mux8~10_combout ;
wire \DP|registers|u2|Mux8~2_combout ;
wire \DP|registers|u2|Mux8~3_combout ;
wire \DP|registers|u2|Mux8~4_combout ;
wire \DP|registers|u2|Mux8~5_combout ;
wire \DP|registers|u2|Mux8~6_combout ;
wire \DP|registers|u2|Mux8~7_combout ;
wire \DP|registers|u2|Mux8~8_combout ;
wire \DP|registers|u2|Mux8~0_combout ;
wire \DP|registers|u2|Mux8~1_combout ;
wire \DP|registers|u2|Mux8~11_combout ;
wire \DP|registers|r9|read[22]~feeder_combout ;
wire \DP|registers|r10|read[22]~feeder_combout ;
wire \DP|registers|u2|Mux9~3_combout ;
wire \DP|registers|u2|Mux9~4_combout ;
wire \DP|registers|u2|Mux9~5_combout ;
wire \DP|registers|u2|Mux9~6_combout ;
wire \DP|registers|u2|Mux9~7_combout ;
wire \DP|registers|u2|Mux9~8_combout ;
wire \DP|registers|u2|Mux9~9_combout ;
wire \DP|registers|u2|Mux9~0_combout ;
wire \DP|registers|u2|Mux9~1_combout ;
wire \DP|registers|u2|Mux9~2_combout ;
wire \DP|registers|r13|read[22]~feeder_combout ;
wire \DP|registers|u2|Mux9~10_combout ;
wire \DP|registers|u2|Mux9~11_combout ;
wire \DP|registers|u2|Mux9~12_combout ;
wire \DP|logic|Add0~68_combout ;
wire \DP|logic|Add0~65_combout ;
wire \DP|registers|r14|read[21]~feeder_combout ;
wire \DP|registers|u2|Mux10~9_combout ;
wire \DP|registers|u2|Mux10~10_combout ;
wire \DP|registers|r30|read[21]~feeder_combout ;
wire \DP|registers|u2|Mux10~2_combout ;
wire \DP|registers|u2|Mux10~3_combout ;
wire \DP|registers|r5|read[21]~feeder_combout ;
wire \DP|registers|r7|read[21]~feeder_combout ;
wire \DP|registers|u2|Mux10~4_combout ;
wire \DP|registers|u2|Mux10~5_combout ;
wire \DP|registers|u2|Mux10~6_combout ;
wire \DP|registers|u2|Mux10~7_combout ;
wire \DP|registers|u2|Mux10~8_combout ;
wire \DP|registers|r10|read[21]~feeder_combout ;
wire \DP|registers|r9|read[21]~feeder_combout ;
wire \DP|registers|r8|read[21]~feeder_combout ;
wire \DP|registers|u2|Mux10~0_combout ;
wire \DP|registers|u2|Mux10~1_combout ;
wire \DP|registers|u2|Mux10~11_combout ;
wire \DP|registers|r13|read[20]~feeder_combout ;
wire \DP|registers|u2|Mux11~10_combout ;
wire \DP|registers|u2|Mux11~11_combout ;
wire \DP|registers|r9|read[20]~feeder_combout ;
wire \DP|registers|r10|read[20]~feeder_combout ;
wire \DP|registers|u2|Mux11~3_combout ;
wire \DP|registers|u2|Mux11~4_combout ;
wire \DP|registers|r5|read[20]~feeder_combout ;
wire \DP|registers|u2|Mux11~5_combout ;
wire \DP|registers|u2|Mux11~6_combout ;
wire \DP|registers|u2|Mux11~7_combout ;
wire \DP|registers|u2|Mux11~8_combout ;
wire \DP|registers|u2|Mux11~9_combout ;
wire \DP|registers|u2|Mux11~1_combout ;
wire \DP|registers|u2|Mux11~0_combout ;
wire \DP|registers|u2|Mux11~2_combout ;
wire \DP|registers|u2|Mux11~12_combout ;
wire \DP|logic|Add0~62_combout ;
wire \DP|logic|Add0~59_combout ;
wire \DP|logic|Add0~56_combout ;
wire \DP|logic|Add0~53_combout ;
wire \DP|logic|Add0~50_combout ;
wire \DP|logic|Add0~47_combout ;
wire \DP|logic|Add0~44_combout ;
wire \DP|logic|Add0~41_combout ;
wire \DP|logic|Add0~38_combout ;
wire \DP|registers|r9|read[11]~feeder_combout ;
wire \DP|registers|u2|Mux20~0_combout ;
wire \DP|registers|u2|Mux20~1_combout ;
wire \DP|registers|u2|Mux20~9_combout ;
wire \DP|registers|u2|Mux20~10_combout ;
wire \DP|registers|u2|Mux20~2_combout ;
wire \DP|registers|u2|Mux20~3_combout ;
wire \DP|registers|u2|Mux20~4_combout ;
wire \DP|registers|u2|Mux20~5_combout ;
wire \DP|registers|u2|Mux20~6_combout ;
wire \DP|registers|u2|Mux20~7_combout ;
wire \DP|registers|u2|Mux20~8_combout ;
wire \DP|registers|u2|Mux20~11_combout ;
wire \DP|logic|Add0~35_combout ;
wire \DP|registers|u2|Mux21~10_combout ;
wire \DP|registers|u2|Mux21~11_combout ;
wire \DP|registers|r9|read[10]~feeder_combout ;
wire \DP|registers|r10|read[10]~feeder_combout ;
wire \DP|registers|u2|Mux21~3_combout ;
wire \DP|registers|u2|Mux21~4_combout ;
wire \DP|registers|r6|read[10]~feeder_combout ;
wire \DP|registers|u2|Mux21~5_combout ;
wire \DP|registers|u2|Mux21~6_combout ;
wire \DP|registers|u2|Mux21~7_combout ;
wire \DP|registers|u2|Mux21~8_combout ;
wire \DP|registers|u2|Mux21~9_combout ;
wire \DP|registers|u2|Mux21~1_combout ;
wire \DP|registers|u2|Mux21~0_combout ;
wire \DP|registers|u2|Mux21~2_combout ;
wire \DP|registers|u2|Mux21~12_combout ;
wire \DP|logic|Add0~32_combout ;
wire \DP|logic|Add0~29_combout ;
wire \DP|registers|r14|read[9]~feeder_combout ;
wire \DP|registers|u2|Mux22~9_combout ;
wire \DP|registers|u2|Mux22~10_combout ;
wire \DP|registers|r9|read[9]~feeder_combout ;
wire \DP|registers|u2|Mux22~0_combout ;
wire \DP|registers|u2|Mux22~1_combout ;
wire \DP|registers|u2|Mux22~2_combout ;
wire \DP|registers|u2|Mux22~3_combout ;
wire \DP|registers|u2|Mux22~4_combout ;
wire \DP|registers|u2|Mux22~5_combout ;
wire \DP|registers|u2|Mux22~6_combout ;
wire \DP|registers|u2|Mux22~7_combout ;
wire \DP|registers|u2|Mux22~8_combout ;
wire \DP|registers|u2|Mux22~11_combout ;
wire \DP|logic|Add0~26_combout ;
wire \DP|registers|r13|read[8]~feeder_combout ;
wire \DP|registers|u2|Mux23~10_combout ;
wire \DP|registers|u2|Mux23~11_combout ;
wire \DP|registers|u2|Mux23~0_combout ;
wire \DP|registers|u2|Mux23~1_combout ;
wire \DP|registers|u2|Mux23~2_combout ;
wire \DP|registers|r9|read[8]~feeder_combout ;
wire \DP|registers|r10|read[8]~feeder_combout ;
wire \DP|registers|u2|Mux23~3_combout ;
wire \DP|registers|u2|Mux23~4_combout ;
wire \DP|registers|r1|read[8]~feeder_combout ;
wire \DP|registers|r7|read[8]~feeder_combout ;
wire \DP|registers|u2|Mux23~5_combout ;
wire \DP|registers|u2|Mux23~6_combout ;
wire \DP|registers|u2|Mux23~7_combout ;
wire \DP|registers|u2|Mux23~8_combout ;
wire \DP|registers|u2|Mux23~9_combout ;
wire \DP|registers|u2|Mux23~12_combout ;
wire \DP|logic|Add0~23_combout ;
wire \DP|logic|Add0~22 ;
wire \DP|logic|Add0~25 ;
wire \DP|logic|Add0~28 ;
wire \DP|logic|Add0~31 ;
wire \DP|logic|Add0~34 ;
wire \DP|logic|Add0~37 ;
wire \DP|logic|Add0~40 ;
wire \DP|logic|Add0~43 ;
wire \DP|logic|Add0~46 ;
wire \DP|logic|Add0~49 ;
wire \DP|logic|Add0~52 ;
wire \DP|logic|Add0~55 ;
wire \DP|logic|Add0~58 ;
wire \DP|logic|Add0~61 ;
wire \DP|logic|Add0~64 ;
wire \DP|logic|Add0~67 ;
wire \DP|logic|Add0~70 ;
wire \DP|logic|Add0~73 ;
wire \DP|logic|Add0~76 ;
wire \DP|logic|Add0~79 ;
wire \DP|logic|Add0~82 ;
wire \DP|logic|Add0~85 ;
wire \DP|logic|Add0~88 ;
wire \DP|logic|Add0~91 ;
wire \DP|logic|Add0~94 ;
wire \DP|logic|Add0~96_combout ;
wire \DP|logic|Mux0~1_combout ;
wire \DP|logic|Mux0~2_combout ;
wire \DP|logic|Mux0~3_combout ;
wire \DP|logic|Mux0~4_combout ;
wire \DP|logic|Mux0~5_combout ;
wire \DP|outMux|out[31]~32_combout ;
wire \DP|registers|u3|Mux0~4_combout ;
wire \DP|registers|u3|Mux0~5_combout ;
wire \DP|registers|u3|Mux0~0_combout ;
wire \DP|registers|u3|Mux0~1_combout ;
wire \DP|registers|u3|Mux0~2_combout ;
wire \DP|registers|u3|Mux0~3_combout ;
wire \DP|registers|u3|Mux0~6_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a30 ;
wire \DP|logic|Add0~93_combout ;
wire \DP|op2Mux|out[30]~70_combout ;
wire \DP|logic|Mux1~2_combout ;
wire \DP|logic|Mux1~3_combout ;
wire \DP|logic|Mux1~4_combout ;
wire \DP|logic|Mux1~5_combout ;
wire \DP|logic|Mux1~6_combout ;
wire \DP|logic|Mux1~7_combout ;
wire \DP|outMux|out[30]~30_combout ;
wire \DP|registers|r3|read[30]~feeder_combout ;
wire \DP|registers|u3|Mux1~7_combout ;
wire \DP|registers|u3|Mux1~8_combout ;
wire \DP|registers|u3|Mux1~9_combout ;
wire \DP|registers|u3|Mux1~10_combout ;
wire \DP|registers|u3|Mux1~6_combout ;
wire \DP|registers|u3|Mux1~11_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a29 ;
wire \DP|op2Mux|out[29]~69_combout ;
wire \DP|logic|Mux2~2_combout ;
wire \DP|logic|Mux2~0_combout ;
wire \DP|logic|Mux2~1_combout ;
wire \DP|logic|Add0~90_combout ;
wire \DP|logic|Mux2~3_combout ;
wire \DP|outMux|out[29]~29_combout ;
wire \DP|registers|u3|Mux2~4_combout ;
wire \DP|registers|u3|Mux2~5_combout ;
wire \DP|registers|u3|Mux2~0_combout ;
wire \DP|registers|u3|Mux2~1_combout ;
wire \DP|registers|u3|Mux2~2_combout ;
wire \DP|registers|u3|Mux2~3_combout ;
wire \DP|registers|u3|Mux2~6_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a28 ;
wire \DP|op2Mux|out[28]~68_combout ;
wire \DP|logic|Mux3~2_combout ;
wire \DP|logic|Mux3~4_combout ;
wire \DP|logic|Mux3~3_combout ;
wire \DP|logic|Mux3~5_combout ;
wire \DP|logic|Mux3~6_combout ;
wire \DP|logic|Add0~87_combout ;
wire \DP|logic|Mux3~7_combout ;
wire \DP|outMux|out[28]~28_combout ;
wire \DP|registers|u3|Mux3~6_combout ;
wire \DP|registers|u3|Mux3~7_combout ;
wire \DP|registers|u3|Mux3~8_combout ;
wire \DP|registers|u3|Mux3~9_combout ;
wire \DP|registers|u3|Mux3~10_combout ;
wire \DP|registers|u3|Mux3~11_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a27 ;
wire \DP|op2Mux|out[27]~67_combout ;
wire \DP|logic|Mux4~5_combout ;
wire \DP|logic|Mux4~4_combout ;
wire \DP|logic|Mux4~2_combout ;
wire \DP|logic|Add0~84_combout ;
wire \DP|logic|Mux4~3_combout ;
wire \DP|logic|Mux4~6_combout ;
wire \DP|outMux|out[27]~27_combout ;
wire \DP|registers|u3|Mux4~4_combout ;
wire \DP|registers|u3|Mux4~5_combout ;
wire \DP|registers|u3|Mux4~0_combout ;
wire \DP|registers|u3|Mux4~1_combout ;
wire \DP|registers|u3|Mux4~2_combout ;
wire \DP|registers|u3|Mux4~3_combout ;
wire \DP|registers|u3|Mux4~6_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a26 ;
wire \DP|op2Mux|out[26]~66_combout ;
wire \DP|logic|Mux5~13_combout ;
wire \DP|logic|Mux5~4_combout ;
wire \DP|logic|Mux5~5_combout ;
wire \DP|logic|Add0~81_combout ;
wire \DP|logic|Mux5~6_combout ;
wire \DP|logic|Mux5~7_combout ;
wire \DP|outMux|out[26]~26_combout ;
wire \DP|registers|u3|Mux5~6_combout ;
wire \DP|registers|u3|Mux5~7_combout ;
wire \DP|registers|u3|Mux5~8_combout ;
wire \DP|registers|u3|Mux5~9_combout ;
wire \DP|registers|u3|Mux5~10_combout ;
wire \DP|registers|u3|Mux5~11_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a25 ;
wire \DP|op2Mux|out[25]~65_combout ;
wire \DP|logic|Mux6~2_combout ;
wire \DP|logic|Mux6~3_combout ;
wire \DP|logic|Mux6~0_combout ;
wire \DP|logic|Add0~78_combout ;
wire \DP|logic|Mux6~1_combout ;
wire \DP|logic|Mux6~4_combout ;
wire \DP|outMux|out[25]~25_combout ;
wire \DP|registers|r31|read[25]~feeder_combout ;
wire \DP|registers|u3|Mux6~4_combout ;
wire \DP|registers|u3|Mux6~5_combout ;
wire \DP|registers|u3|Mux6~0_combout ;
wire \DP|registers|u3|Mux6~1_combout ;
wire \DP|registers|u3|Mux6~2_combout ;
wire \DP|registers|u3|Mux6~3_combout ;
wire \DP|registers|u3|Mux6~6_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a24 ;
wire \DP|op2Mux|out[24]~64_combout ;
wire \DP|logic|Mux7~12_combout ;
wire \DP|logic|Mux7~4_combout ;
wire \DP|logic|Mux7~5_combout ;
wire \DP|logic|Add0~75_combout ;
wire \DP|logic|Mux7~6_combout ;
wire \DP|logic|Mux7~7_combout ;
wire \DP|outMux|out[24]~24_combout ;
wire \DP|registers|r31|read[24]~feeder_combout ;
wire \DP|registers|u3|Mux7~6_combout ;
wire \DP|registers|u3|Mux7~7_combout ;
wire \DP|registers|u3|Mux7~8_combout ;
wire \DP|registers|u3|Mux7~9_combout ;
wire \DP|registers|u3|Mux7~10_combout ;
wire \DP|registers|u3|Mux7~11_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a23 ;
wire \DP|op2Mux|out[23]~63_combout ;
wire \DP|logic|Mux8~3_combout ;
wire \DP|logic|Mux8~2_combout ;
wire \DP|logic|Add0~72_combout ;
wire \DP|logic|Mux8~0_combout ;
wire \DP|logic|Mux8~1_combout ;
wire \DP|logic|Mux8~4_combout ;
wire \DP|outMux|out[23]~23_combout ;
wire \DP|registers|u3|Mux8~4_combout ;
wire \DP|registers|u3|Mux8~5_combout ;
wire \DP|registers|u3|Mux8~0_combout ;
wire \DP|registers|u3|Mux8~1_combout ;
wire \DP|registers|u3|Mux8~2_combout ;
wire \DP|registers|u3|Mux8~3_combout ;
wire \DP|registers|u3|Mux8~6_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a22 ;
wire \DP|op2Mux|out[22]~62_combout ;
wire \DP|logic|out~24_combout ;
wire \DP|logic|Mux9~2_combout ;
wire \DP|logic|out~23_combout ;
wire \DP|logic|Mux9~3_combout ;
wire \DP|logic|Add0~69_combout ;
wire \DP|logic|Mux9~4_combout ;
wire \DP|logic|Mux9~5_combout ;
wire \DP|outMux|out[22]~22_combout ;
wire \DP|registers|u3|Mux9~6_combout ;
wire \DP|registers|u3|Mux9~7_combout ;
wire \DP|registers|u3|Mux9~8_combout ;
wire \DP|registers|u3|Mux9~9_combout ;
wire \DP|registers|u3|Mux9~10_combout ;
wire \DP|registers|u3|Mux9~11_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a21 ;
wire \DP|op2Mux|out[21]~61_combout ;
wire \DP|logic|Mux10~3_combout ;
wire \DP|logic|Mux10~2_combout ;
wire \DP|logic|Add0~66_combout ;
wire \DP|logic|Mux10~0_combout ;
wire \DP|logic|Mux10~1_combout ;
wire \DP|logic|Mux10~4_combout ;
wire \DP|outMux|out[21]~21_combout ;
wire \DP|registers|r31|read[21]~feeder_combout ;
wire \DP|registers|u3|Mux10~4_combout ;
wire \DP|registers|u3|Mux10~5_combout ;
wire \DP|registers|u3|Mux10~0_combout ;
wire \DP|registers|u3|Mux10~1_combout ;
wire \DP|registers|u3|Mux10~2_combout ;
wire \DP|registers|u3|Mux10~3_combout ;
wire \DP|registers|u3|Mux10~6_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a20 ;
wire \DP|op2Mux|out[20]~60_combout ;
wire \DP|logic|out~22_combout ;
wire \DP|logic|Mux11~2_combout ;
wire \DP|logic|out~21_combout ;
wire \DP|logic|Mux11~3_combout ;
wire \DP|logic|Add0~63_combout ;
wire \DP|logic|Mux11~4_combout ;
wire \DP|logic|Mux11~5_combout ;
wire \DP|outMux|out[20]~20_combout ;
wire \DP|registers|u3|Mux11~6_combout ;
wire \DP|registers|u3|Mux11~7_combout ;
wire \DP|registers|u3|Mux11~8_combout ;
wire \DP|registers|u3|Mux11~9_combout ;
wire \DP|registers|u3|Mux11~10_combout ;
wire \DP|registers|u3|Mux11~11_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a19 ;
wire \DP|op2Mux|out[19]~59_combout ;
wire \DP|logic|Mux12~3_combout ;
wire \DP|logic|Mux12~2_combout ;
wire \DP|logic|Mux12~0_combout ;
wire \DP|logic|Add0~60_combout ;
wire \DP|logic|Mux12~1_combout ;
wire \DP|logic|Mux12~4_combout ;
wire \DP|outMux|out[19]~19_combout ;
wire \DP|registers|r15|read[19]~feeder_combout ;
wire \DP|registers|r14|read[19]~feeder_combout ;
wire \DP|registers|u2|Mux12~9_combout ;
wire \DP|registers|u2|Mux12~10_combout ;
wire \DP|registers|r11|read[19]~feeder_combout ;
wire \DP|registers|r9|read[19]~feeder_combout ;
wire \DP|registers|u2|Mux12~0_combout ;
wire \DP|registers|u2|Mux12~1_combout ;
wire \DP|registers|u2|Mux12~4_combout ;
wire \DP|registers|u2|Mux12~5_combout ;
wire \DP|registers|u2|Mux12~6_combout ;
wire \DP|registers|u2|Mux12~7_combout ;
wire \DP|registers|u2|Mux12~2_combout ;
wire \DP|registers|u2|Mux12~3_combout ;
wire \DP|registers|u2|Mux12~8_combout ;
wire \DP|registers|u2|Mux12~11_combout ;
wire \DP|logic|out~20_combout ;
wire \DP|logic|Mux13~2_combout ;
wire \DP|logic|Mux13~3_combout ;
wire \DP|logic|Add0~57_combout ;
wire \DP|logic|Mux13~4_combout ;
wire \DP|logic|Mux13~5_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a18 ;
wire \DP|outMux|out[18]~18_combout ;
wire \DP|registers|r9|read[18]~feeder_combout ;
wire \DP|registers|r10|read[18]~feeder_combout ;
wire \DP|registers|u2|Mux13~3_combout ;
wire \DP|registers|u2|Mux13~4_combout ;
wire \DP|registers|u2|Mux13~5_combout ;
wire \DP|registers|u2|Mux13~6_combout ;
wire \DP|registers|u2|Mux13~7_combout ;
wire \DP|registers|u2|Mux13~8_combout ;
wire \DP|registers|u2|Mux13~9_combout ;
wire \DP|registers|u2|Mux13~0_combout ;
wire \DP|registers|u2|Mux13~1_combout ;
wire \DP|registers|u2|Mux13~2_combout ;
wire \DP|registers|r13|read[18]~feeder_combout ;
wire \DP|registers|u2|Mux13~10_combout ;
wire \DP|registers|u2|Mux13~11_combout ;
wire \DP|registers|u2|Mux13~12_combout ;
wire \DP|logic|Mux14~0_combout ;
wire \DP|logic|Add0~54_combout ;
wire \DP|logic|Mux14~1_combout ;
wire \DP|logic|Mux14~3_combout ;
wire \DP|logic|Mux14~4_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a17 ;
wire \DP|outMux|out[17]~17_combout ;
wire \DP|registers|u3|Mux14~7_combout ;
wire \DP|registers|u3|Mux14~8_combout ;
wire \DP|registers|u3|Mux14~3_combout ;
wire \DP|registers|u3|Mux14~4_combout ;
wire \DP|registers|u3|Mux14~5_combout ;
wire \DP|registers|u3|Mux14~6_combout ;
wire \DP|registers|u3|Mux14~9_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a16 ;
wire \DP|op2Mux|out[16]~56_combout ;
wire \DP|logic|out~18_combout ;
wire \DP|logic|Mux15~2_combout ;
wire \DP|logic|out~17_combout ;
wire \DP|logic|Mux15~3_combout ;
wire \DP|logic|Add0~51_combout ;
wire \DP|logic|Mux15~4_combout ;
wire \DP|logic|Mux15~5_combout ;
wire \DP|outMux|out[16]~16_combout ;
wire \DP|registers|r13|read[16]~feeder_combout ;
wire \DP|registers|u2|Mux15~10_combout ;
wire \DP|registers|u2|Mux15~11_combout ;
wire \DP|registers|u2|Mux15~1_combout ;
wire \DP|registers|u2|Mux15~0_combout ;
wire \DP|registers|u2|Mux15~2_combout ;
wire \DP|registers|r9|read[16]~feeder_combout ;
wire \DP|registers|r10|read[16]~feeder_combout ;
wire \DP|registers|u2|Mux15~3_combout ;
wire \DP|registers|u2|Mux15~4_combout ;
wire \DP|registers|u2|Mux15~5_combout ;
wire \DP|registers|u2|Mux15~6_combout ;
wire \DP|registers|u2|Mux15~7_combout ;
wire \DP|registers|u2|Mux15~8_combout ;
wire \DP|registers|u2|Mux15~9_combout ;
wire \DP|registers|u2|Mux15~12_combout ;
wire \DP|logic|Mux16~0_combout ;
wire \DP|logic|Add0~48_combout ;
wire \DP|logic|Mux16~1_combout ;
wire \DP|logic|Mux16~4_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a15 ;
wire \DP|outMux|out[15]~15_combout ;
wire \DP|registers|u2|Mux16~2_combout ;
wire \DP|registers|u2|Mux16~3_combout ;
wire \DP|registers|u2|Mux16~4_combout ;
wire \DP|registers|u2|Mux16~5_combout ;
wire \DP|registers|u2|Mux16~6_combout ;
wire \DP|registers|u2|Mux16~7_combout ;
wire \DP|registers|u2|Mux16~8_combout ;
wire \DP|registers|r14|read[15]~feeder_combout ;
wire \DP|registers|u2|Mux16~9_combout ;
wire \DP|registers|u2|Mux16~10_combout ;
wire \DP|registers|r9|read[15]~feeder_combout ;
wire \DP|registers|u2|Mux16~0_combout ;
wire \DP|registers|r11|read[15]~feeder_combout ;
wire \DP|registers|u2|Mux16~1_combout ;
wire \DP|registers|u2|Mux16~11_combout ;
wire \DP|logic|out~16_combout ;
wire \DP|logic|Mux17~2_combout ;
wire \DP|logic|out~15_combout ;
wire \DP|logic|Mux17~3_combout ;
wire \DP|logic|Add0~45_combout ;
wire \DP|logic|Mux17~4_combout ;
wire \DP|logic|Mux17~5_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \DP|outMux|out[14]~14_combout ;
wire \DP|registers|u2|Mux17~1_combout ;
wire \DP|registers|u2|Mux17~0_combout ;
wire \DP|registers|u2|Mux17~2_combout ;
wire \DP|registers|r9|read[14]~feeder_combout ;
wire \DP|registers|r10|read[14]~feeder_combout ;
wire \DP|registers|u2|Mux17~3_combout ;
wire \DP|registers|u2|Mux17~4_combout ;
wire \DP|registers|u2|Mux17~5_combout ;
wire \DP|registers|u2|Mux17~6_combout ;
wire \DP|registers|u2|Mux17~7_combout ;
wire \DP|registers|u2|Mux17~8_combout ;
wire \DP|registers|u2|Mux17~9_combout ;
wire \DP|registers|r13|read[14]~feeder_combout ;
wire \DP|registers|u2|Mux17~10_combout ;
wire \DP|registers|u2|Mux17~11_combout ;
wire \DP|registers|u2|Mux17~12_combout ;
wire \DP|logic|Mux18~0_combout ;
wire \DP|logic|Add0~42_combout ;
wire \DP|logic|Mux18~1_combout ;
wire \DP|logic|Mux18~4_combout ;
wire \DP|outMux|out[13]~13_combout ;
wire \DP|registers|u2|Mux18~9_combout ;
wire \DP|registers|u2|Mux18~10_combout ;
wire \DP|registers|r9|read[13]~feeder_combout ;
wire \DP|registers|u2|Mux18~0_combout ;
wire \DP|registers|r11|read[13]~feeder_combout ;
wire \DP|registers|u2|Mux18~1_combout ;
wire \DP|registers|u2|Mux18~2_combout ;
wire \DP|registers|u2|Mux18~3_combout ;
wire \DP|registers|u2|Mux18~4_combout ;
wire \DP|registers|u2|Mux18~5_combout ;
wire \DP|registers|u2|Mux18~6_combout ;
wire \DP|registers|u2|Mux18~7_combout ;
wire \DP|registers|u2|Mux18~8_combout ;
wire \DP|registers|u2|Mux18~11_combout ;
wire \DP|logic|out~14_combout ;
wire \DP|logic|Mux19~6_combout ;
wire \DP|logic|out~13_combout ;
wire \DP|logic|Mux19~7_combout ;
wire \DP|logic|Add0~39_combout ;
wire \DP|logic|Mux19~8_combout ;
wire \DP|logic|Mux19~9_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a12 ;
wire \DP|outMux|out[12]~12_combout ;
wire \DP|registers|u3|Mux19~7_combout ;
wire \DP|registers|u3|Mux19~8_combout ;
wire \DP|registers|u3|Mux19~9_combout ;
wire \DP|registers|u3|Mux19~10_combout ;
wire \DP|registers|u3|Mux19~6_combout ;
wire \DP|registers|u3|Mux19~11_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a11 ;
wire \DP|op2Mux|out[11]~51_combout ;
wire \DP|logic|Mux20~3_combout ;
wire \DP|logic|Mux20~2_combout ;
wire \DP|logic|Mux20~0_combout ;
wire \DP|logic|Add0~36_combout ;
wire \DP|logic|Mux20~1_combout ;
wire \DP|logic|Mux20~4_combout ;
wire \DP|outMux|out[11]~11_combout ;
wire \DP|registers|u3|Mux20~0_combout ;
wire \DP|registers|u3|Mux20~1_combout ;
wire \DP|registers|u3|Mux20~2_combout ;
wire \DP|registers|u3|Mux20~3_combout ;
wire \DP|registers|u3|Mux20~4_combout ;
wire \DP|registers|u3|Mux20~5_combout ;
wire \DP|registers|u3|Mux20~6_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a10 ;
wire \DP|op2Mux|out[10]~50_combout ;
wire \DP|logic|out~12_combout ;
wire \DP|logic|Mux21~0_combout ;
wire \DP|logic|out~11_combout ;
wire \DP|logic|Mux21~1_combout ;
wire \DP|logic|Add0~33_combout ;
wire \DP|logic|Mux21~2_combout ;
wire \DP|logic|Mux21~3_combout ;
wire \DP|outMux|out[10]~10_combout ;
wire \DP|registers|u3|Mux21~6_combout ;
wire \DP|registers|u3|Mux21~7_combout ;
wire \DP|registers|u3|Mux21~8_combout ;
wire \DP|registers|u3|Mux21~9_combout ;
wire \DP|registers|u3|Mux21~10_combout ;
wire \DP|registers|u3|Mux21~11_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a9 ;
wire \DP|op2Mux|out[9]~49_combout ;
wire \DP|logic|Mux22~3_combout ;
wire \DP|logic|Mux22~2_combout ;
wire \DP|logic|Mux22~0_combout ;
wire \DP|logic|Add0~30_combout ;
wire \DP|logic|Mux22~1_combout ;
wire \DP|logic|Mux22~4_combout ;
wire \DP|outMux|out[9]~9_combout ;
wire \DP|registers|u3|Mux22~0_combout ;
wire \DP|registers|u3|Mux22~1_combout ;
wire \DP|registers|u3|Mux22~2_combout ;
wire \DP|registers|u3|Mux22~3_combout ;
wire \DP|registers|u3|Mux22~4_combout ;
wire \DP|registers|u3|Mux22~5_combout ;
wire \DP|registers|u3|Mux22~6_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a8 ;
wire \DP|op2Mux|out[8]~48_combout ;
wire \DP|logic|Add0~27_combout ;
wire \DP|logic|out~9_combout ;
wire \DP|logic|out~10_combout ;
wire \DP|logic|Mux23~0_combout ;
wire \DP|logic|Mux23~1_combout ;
wire \DP|logic|Mux23~2_combout ;
wire \DP|logic|Mux23~3_combout ;
wire \DP|outMux|out[8]~8_combout ;
wire \DP|registers|r3|read[8]~feeder_combout ;
wire \DP|registers|u3|Mux23~7_combout ;
wire \DP|registers|u3|Mux23~8_combout ;
wire \DP|registers|u3|Mux23~9_combout ;
wire \DP|registers|u3|Mux23~10_combout ;
wire \DP|registers|u3|Mux23~6_combout ;
wire \DP|registers|u3|Mux23~11_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \DP|op2Mux|out[7]~47_combout ;
wire \DP|logic|Mux24~2_combout ;
wire \DP|logic|Add0~24_combout ;
wire \DP|logic|Mux24~0_combout ;
wire \DP|logic|Mux24~1_combout ;
wire \DP|logic|Mux24~3_combout ;
wire \DP|logic|Mux24~4_combout ;
wire \DP|outMux|out[7]~7_combout ;
wire \DP|registers|r15|read[7]~feeder_combout ;
wire \DP|registers|u2|Mux24~9_combout ;
wire \DP|registers|u2|Mux24~10_combout ;
wire \DP|registers|r11|read[7]~feeder_combout ;
wire \DP|registers|r9|read[7]~feeder_combout ;
wire \DP|registers|u2|Mux24~0_combout ;
wire \DP|registers|u2|Mux24~1_combout ;
wire \DP|registers|u2|Mux24~2_combout ;
wire \DP|registers|u2|Mux24~3_combout ;
wire \DP|registers|u2|Mux24~4_combout ;
wire \DP|registers|u2|Mux24~5_combout ;
wire \DP|registers|u2|Mux24~6_combout ;
wire \DP|registers|u2|Mux24~7_combout ;
wire \DP|registers|u2|Mux24~8_combout ;
wire \DP|registers|u2|Mux24~11_combout ;
wire \DP|logic|out~8_combout ;
wire \DP|logic|Mux25~0_combout ;
wire \DP|logic|Mux25~1_combout ;
wire \DP|logic|Mux25~2_combout ;
wire \DP|logic|Mux25~3_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \DP|outMux|out[6]~6_combout ;
wire \DP|registers|u3|Mux25~7_combout ;
wire \DP|registers|u3|Mux25~8_combout ;
wire \DP|registers|u3|Mux25~9_combout ;
wire \DP|registers|u3|Mux25~10_combout ;
wire \DP|registers|u3|Mux25~6_combout ;
wire \DP|registers|u3|Mux25~11_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \DP|op2Mux|out[5]~45_combout ;
wire \DP|logic|Mux26~3_combout ;
wire \DP|logic|Mux26~2_combout ;
wire \DP|logic|Mux26~0_combout ;
wire \DP|logic|Add0~18_combout ;
wire \DP|logic|Mux26~1_combout ;
wire \DP|logic|Mux26~4_combout ;
wire \DP|outMux|out[5]~5_combout ;
wire \DP|registers|u2|Mux26~2_combout ;
wire \DP|registers|u2|Mux26~3_combout ;
wire \DP|registers|u2|Mux26~4_combout ;
wire \DP|registers|u2|Mux26~5_combout ;
wire \DP|registers|u2|Mux26~6_combout ;
wire \DP|registers|u2|Mux26~7_combout ;
wire \DP|registers|u2|Mux26~8_combout ;
wire \DP|registers|r14|read[5]~feeder_combout ;
wire \DP|registers|u2|Mux26~9_combout ;
wire \DP|registers|u2|Mux26~10_combout ;
wire \DP|registers|r11|read[5]~feeder_combout ;
wire \DP|registers|r9|read[5]~feeder_combout ;
wire \DP|registers|u2|Mux26~0_combout ;
wire \DP|registers|u2|Mux26~1_combout ;
wire \DP|registers|u2|Mux26~11_combout ;
wire \DP|logic|out~6_combout ;
wire \DP|logic|Mux27~0_combout ;
wire \DP|logic|out~55_combout ;
wire \DP|logic|Mux27~1_combout ;
wire \DP|logic|Mux27~2_combout ;
wire \DP|logic|Mux27~3_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \DP|outMux|out[4]~4_combout ;
wire \DP|registers|r15|read[4]~feeder_combout ;
wire \DP|registers|u2|Mux27~10_combout ;
wire \DP|registers|u2|Mux27~11_combout ;
wire \DP|registers|u2|Mux27~1_combout ;
wire \DP|registers|u2|Mux27~0_combout ;
wire \DP|registers|u2|Mux27~2_combout ;
wire \DP|registers|r9|read[4]~feeder_combout ;
wire \DP|registers|r10|read[4]~feeder_combout ;
wire \DP|registers|u2|Mux27~3_combout ;
wire \DP|registers|u2|Mux27~4_combout ;
wire \DP|registers|u2|Mux27~5_combout ;
wire \DP|registers|u2|Mux27~6_combout ;
wire \DP|registers|u2|Mux27~7_combout ;
wire \DP|registers|u2|Mux27~8_combout ;
wire \DP|registers|u2|Mux27~9_combout ;
wire \DP|registers|u2|Mux27~12_combout ;
wire \DP|logic|Mux28~0_combout ;
wire \DP|logic|Mux28~1_combout ;
wire \DP|logic|Mux28~4_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \DP|outMux|out[3]~3_combout ;
wire \DP|registers|r14|read[3]~feeder_combout ;
wire \DP|registers|u2|Mux28~9_combout ;
wire \DP|registers|u2|Mux28~10_combout ;
wire \DP|registers|r11|read[3]~feeder_combout ;
wire \DP|registers|r9|read[3]~feeder_combout ;
wire \DP|registers|u2|Mux28~0_combout ;
wire \DP|registers|u2|Mux28~1_combout ;
wire \DP|registers|u2|Mux28~2_combout ;
wire \DP|registers|u2|Mux28~3_combout ;
wire \DP|registers|u2|Mux28~4_combout ;
wire \DP|registers|u2|Mux28~5_combout ;
wire \DP|registers|u2|Mux28~6_combout ;
wire \DP|registers|u2|Mux28~7_combout ;
wire \DP|registers|u2|Mux28~8_combout ;
wire \DP|registers|u2|Mux28~11_combout ;
wire \DP|logic|Mux29~0_combout ;
wire \DP|logic|out~54_combout ;
wire \DP|logic|Mux29~1_combout ;
wire \DP|logic|Add0~9_combout ;
wire \DP|logic|Mux29~2_combout ;
wire \DP|logic|Mux29~3_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \DP|outMux|out[2]~2_combout ;
wire \DP|registers|u2|Mux29~1_combout ;
wire \DP|registers|u2|Mux29~0_combout ;
wire \DP|registers|u2|Mux29~2_combout ;
wire \DP|registers|r13|read[2]~feeder_combout ;
wire \DP|registers|u2|Mux29~10_combout ;
wire \DP|registers|u2|Mux29~11_combout ;
wire \DP|registers|r10|read[2]~feeder_combout ;
wire \DP|registers|u2|Mux29~3_combout ;
wire \DP|registers|u2|Mux29~4_combout ;
wire \DP|registers|u2|Mux29~5_combout ;
wire \DP|registers|u2|Mux29~6_combout ;
wire \DP|registers|u2|Mux29~7_combout ;
wire \DP|registers|u2|Mux29~8_combout ;
wire \DP|registers|u2|Mux29~9_combout ;
wire \DP|registers|u2|Mux29~12_combout ;
wire \DP|logic|Mux30~0_combout ;
wire \DP|logic|Add0~6_combout ;
wire \DP|logic|Mux30~1_combout ;
wire \DP|logic|Mux30~4_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \DP|outMux|out[1]~1_combout ;
wire \DP|registers|u2|Mux30~9_combout ;
wire \DP|registers|u2|Mux30~10_combout ;
wire \DP|registers|r11|read[1]~feeder_combout ;
wire \DP|registers|r9|read[1]~feeder_combout ;
wire \DP|registers|u2|Mux30~0_combout ;
wire \DP|registers|u2|Mux30~1_combout ;
wire \DP|registers|u2|Mux30~2_combout ;
wire \DP|registers|u2|Mux30~3_combout ;
wire \DP|registers|u2|Mux30~4_combout ;
wire \DP|registers|u2|Mux30~5_combout ;
wire \DP|registers|u2|Mux30~6_combout ;
wire \DP|registers|u2|Mux30~7_combout ;
wire \DP|registers|u2|Mux30~8_combout ;
wire \DP|registers|u2|Mux30~11_combout ;
wire \DP|logic|Mux31~0_combout ;
wire \DP|logic|Mux31~1_combout ;
wire \DP|logic|Mux31~4_combout ;
wire \DP|memory|memory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \DP|outMux|out[0]~0_combout ;
wire \DP|registers|u2|Mux31~14_combout ;
wire \DP|registers|u2|Mux31~15_combout ;
wire \DP|registers|u2|Mux31~16_combout ;
wire \CU|PCsrc~7_combout ;
wire \DP|registers|u2|Mux30~12_combout ;
wire \DP|registers|u2|Mux30~13_combout ;
wire \DP|registers|u2|Mux30~14_combout ;
wire \CU|PCsrc~8_combout ;
wire \DP|logic|out~25_combout ;
wire \DP|logic|Mux31~5_combout ;
wire \DP|logic|Mux31~6_combout ;
wire \CU|PCsrc~9_combout ;
wire \DP|registers|u2|Mux1~13_combout ;
wire \DP|registers|u2|Mux1~14_combout ;
wire \DP|registers|u2|Mux1~15_combout ;
wire \CU|PCsrc~5_combout ;
wire \DP|registers|u2|Mux0~18_combout ;
wire \DP|registers|u2|Mux0~19_combout ;
wire \DP|registers|u2|Mux0~20_combout ;
wire \CU|PCsrc~1_combout ;
wire \CU|PCsrc~2_combout ;
wire \CU|PCsrc~0_combout ;
wire \CU|PCsrc~3_combout ;
wire \CU|PCsrc~4_combout ;
wire \CU|PCsrc~6_combout ;
wire \DP|registers|u2|Mux4~12_combout ;
wire \DP|registers|u2|Mux4~13_combout ;
wire \DP|registers|u2|Mux4~14_combout ;
wire \DP|logic|Mux4~9_combout ;
wire \DP|logic|Mux4~7_combout ;
wire \DP|registers|u2|Mux3~13_combout ;
wire \DP|registers|u2|Mux3~14_combout ;
wire \DP|registers|u2|Mux3~15_combout ;
wire \DP|registers|u2|Mux5~14_combout ;
wire \DP|registers|u2|Mux5~13_combout ;
wire \DP|registers|u2|Mux5~15_combout ;
wire \DP|logic|Mux4~8_combout ;
wire \DP|logic|Mux4~10_combout ;
wire \DP|logic|Mux5~8_combout ;
wire \DP|registers|u2|Mux6~12_combout ;
wire \DP|registers|u2|Mux6~13_combout ;
wire \DP|registers|u2|Mux6~14_combout ;
wire \DP|logic|Mux5~9_combout ;
wire \DP|logic|Mux5~10_combout ;
wire \DP|logic|Mux5~11_combout ;
wire \DP|logic|Mux5~12_combout ;
wire \DP|registers|u2|Mux10~12_combout ;
wire \DP|registers|u2|Mux10~13_combout ;
wire \DP|registers|u2|Mux10~14_combout ;
wire \DP|logic|out~50_combout ;
wire \DP|registers|u2|Mux9~14_combout ;
wire \DP|registers|u2|Mux9~13_combout ;
wire \DP|registers|u2|Mux9~15_combout ;
wire \DP|logic|out~51_combout ;
wire \CU|PCsrc~21_combout ;
wire \CU|PCsrc~22_combout ;
wire \DP|logic|Mux9~8_combout ;
wire \DP|registers|u2|Mux8~12_combout ;
wire \DP|registers|u2|Mux8~13_combout ;
wire \DP|registers|u2|Mux8~14_combout ;
wire \DP|logic|Mux9~6_combout ;
wire \DP|logic|Mux9~7_combout ;
wire \DP|logic|Mux10~5_combout ;
wire \DP|registers|u2|Mux11~13_combout ;
wire \DP|registers|u2|Mux11~14_combout ;
wire \DP|registers|u2|Mux11~15_combout ;
wire \DP|logic|Mux10~6_combout ;
wire \CU|PCsrc~23_combout ;
wire \CU|PCsrc~24_combout ;
wire \DP|registers|u2|Mux7~14_combout ;
wire \DP|registers|u2|Mux7~13_combout ;
wire \DP|registers|u2|Mux7~15_combout ;
wire \DP|logic|Mux8~5_combout ;
wire \DP|logic|Mux8~6_combout ;
wire \DP|logic|out~52_combout ;
wire \DP|logic|Mux8~7_combout ;
wire \DP|logic|out~53_combout ;
wire \DP|logic|Mux8~8_combout ;
wire \DP|registers|u2|Mux14~12_combout ;
wire \DP|registers|u2|Mux14~13_combout ;
wire \DP|registers|u2|Mux14~14_combout ;
wire \DP|logic|out~47_combout ;
wire \DP|logic|out~46_combout ;
wire \DP|registers|u2|Mux15~13_combout ;
wire \DP|registers|u2|Mux15~14_combout ;
wire \DP|registers|u2|Mux15~15_combout ;
wire \DP|registers|u2|Mux13~13_combout ;
wire \DP|registers|u2|Mux13~14_combout ;
wire \DP|registers|u2|Mux13~15_combout ;
wire \DP|logic|Mux14~5_combout ;
wire \DP|logic|Mux14~6_combout ;
wire \DP|logic|Mux14~7_combout ;
wire \DP|logic|Mux14~8_combout ;
wire \DP|registers|u2|Mux12~12_combout ;
wire \DP|registers|u2|Mux12~13_combout ;
wire \DP|registers|u2|Mux12~14_combout ;
wire \DP|logic|out~49_combout ;
wire \DP|logic|out~48_combout ;
wire \DP|logic|Mux12~5_combout ;
wire \DP|logic|Mux12~6_combout ;
wire \DP|logic|Mux12~7_combout ;
wire \DP|logic|Mux12~8_combout ;
wire \DP|logic|Mux13~10_combout ;
wire \DP|logic|Mux13~6_combout ;
wire \DP|logic|Mux13~7_combout ;
wire \DP|logic|Mux13~8_combout ;
wire \DP|logic|Mux13~9_combout ;
wire \DP|logic|Mux11~10_combout ;
wire \DP|logic|Mux11~6_combout ;
wire \DP|logic|Mux11~7_combout ;
wire \DP|logic|Mux11~8_combout ;
wire \DP|logic|Mux11~9_combout ;
wire \CU|PCsrc~20_combout ;
wire \DP|logic|Mux7~8_combout ;
wire \DP|logic|Mux7~9_combout ;
wire \DP|logic|Mux7~10_combout ;
wire \DP|logic|Mux7~11_combout ;
wire \CU|PCsrc~25_combout ;
wire \CU|PCsrc~26_combout ;
wire \DP|registers|u2|Mux2~12_combout ;
wire \DP|registers|u2|Mux2~13_combout ;
wire \DP|registers|u2|Mux2~14_combout ;
wire \DP|logic|out~26_combout ;
wire \CU|PCsrc~10_combout ;
wire \CU|PCsrc~11_combout ;
wire \DP|logic|Mux3~12_combout ;
wire \DP|logic|Mux3~8_combout ;
wire \DP|logic|Mux3~9_combout ;
wire \DP|logic|Mux3~10_combout ;
wire \DP|logic|Mux3~11_combout ;
wire \DP|logic|Mux2~4_combout ;
wire \DP|logic|Mux2~5_combout ;
wire \DP|logic|Mux2~6_combout ;
wire \DP|logic|out~31_combout ;
wire \DP|registers|u2|Mux28~12_combout ;
wire \DP|registers|u2|Mux28~13_combout ;
wire \DP|registers|u2|Mux28~14_combout ;
wire \DP|logic|out~30_combout ;
wire \DP|registers|u2|Mux29~14_combout ;
wire \DP|registers|u2|Mux29~13_combout ;
wire \DP|registers|u2|Mux29~15_combout ;
wire \DP|registers|u2|Mux27~14_combout ;
wire \DP|registers|u2|Mux27~13_combout ;
wire \DP|registers|u2|Mux27~15_combout ;
wire \DP|logic|Mux28~5_combout ;
wire \DP|logic|Mux28~6_combout ;
wire \DP|logic|out~29_combout ;
wire \DP|logic|Mux28~7_combout ;
wire \DP|logic|Mux28~8_combout ;
wire \DP|logic|Mux29~4_combout ;
wire \DP|logic|Mux29~5_combout ;
wire \DP|logic|Mux29~6_combout ;
wire \DP|logic|Mux29~7_combout ;
wire \DP|logic|Mux29~8_combout ;
wire \DP|logic|Mux27~4_combout ;
wire \DP|registers|u2|Mux26~12_combout ;
wire \DP|registers|u2|Mux26~13_combout ;
wire \DP|registers|u2|Mux26~14_combout ;
wire \DP|logic|Mux27~5_combout ;
wire \DP|logic|Mux27~6_combout ;
wire \DP|logic|Mux27~7_combout ;
wire \DP|logic|Mux27~8_combout ;
wire \DP|logic|out~28_combout ;
wire \DP|logic|out~27_combout ;
wire \DP|logic|Mux30~5_combout ;
wire \DP|logic|Mux30~6_combout ;
wire \DP|logic|Mux30~7_combout ;
wire \DP|logic|Mux30~8_combout ;
wire \CU|PCsrc~12_combout ;
wire \DP|registers|u2|Mux18~12_combout ;
wire \DP|registers|u2|Mux18~13_combout ;
wire \DP|registers|u2|Mux18~14_combout ;
wire \DP|logic|out~41_combout ;
wire \DP|logic|out~40_combout ;
wire \DP|registers|u2|Mux19~14_combout ;
wire \DP|registers|u2|Mux19~13_combout ;
wire \DP|registers|u2|Mux19~15_combout ;
wire \DP|registers|u2|Mux17~13_combout ;
wire \DP|registers|u2|Mux17~14_combout ;
wire \DP|registers|u2|Mux17~15_combout ;
wire \DP|logic|Mux18~5_combout ;
wire \DP|logic|Mux18~6_combout ;
wire \DP|logic|Mux18~7_combout ;
wire \DP|logic|Mux18~8_combout ;
wire \DP|registers|u2|Mux16~12_combout ;
wire \DP|registers|u2|Mux16~13_combout ;
wire \DP|registers|u2|Mux16~14_combout ;
wire \DP|logic|out~43_combout ;
wire \DP|logic|Mux16~5_combout ;
wire \DP|logic|Mux16~6_combout ;
wire \DP|logic|out~42_combout ;
wire \DP|logic|Mux16~7_combout ;
wire \DP|logic|Mux16~8_combout ;
wire \DP|logic|Mux17~10_combout ;
wire \DP|logic|Mux17~6_combout ;
wire \DP|logic|Mux17~7_combout ;
wire \DP|logic|Mux17~8_combout ;
wire \DP|logic|Mux17~9_combout ;
wire \DP|logic|Mux15~10_combout ;
wire \DP|logic|Mux15~6_combout ;
wire \DP|logic|Mux15~7_combout ;
wire \DP|logic|Mux15~8_combout ;
wire \DP|logic|Mux15~9_combout ;
wire \CU|PCsrc~15_combout ;
wire \DP|logic|out~33_combout ;
wire \DP|registers|u2|Mux25~13_combout ;
wire \DP|registers|u2|Mux25~14_combout ;
wire \DP|registers|u2|Mux25~15_combout ;
wire \DP|logic|Mux26~5_combout ;
wire \DP|logic|Mux26~6_combout ;
wire \DP|logic|out~32_combout ;
wire \DP|logic|Mux26~7_combout ;
wire \DP|logic|Mux26~8_combout ;
wire \DP|registers|u2|Mux24~12_combout ;
wire \DP|registers|u2|Mux24~13_combout ;
wire \DP|registers|u2|Mux24~14_combout ;
wire \DP|logic|Mux25~5_combout ;
wire \DP|logic|Mux25~4_combout ;
wire \DP|logic|Mux25~6_combout ;
wire \DP|logic|Mux25~7_combout ;
wire \DP|logic|Mux25~8_combout ;
wire \DP|logic|out~34_combout ;
wire \DP|registers|u2|Mux23~13_combout ;
wire \DP|registers|u2|Mux23~14_combout ;
wire \DP|registers|u2|Mux23~15_combout ;
wire \DP|logic|Mux24~5_combout ;
wire \DP|logic|Mux24~6_combout ;
wire \DP|logic|Mux24~7_combout ;
wire \DP|logic|out~35_combout ;
wire \DP|logic|Mux24~8_combout ;
wire \DP|logic|Mux23~4_combout ;
wire \DP|registers|u2|Mux22~12_combout ;
wire \DP|registers|u2|Mux22~13_combout ;
wire \DP|registers|u2|Mux22~14_combout ;
wire \DP|logic|Mux23~5_combout ;
wire \DP|logic|Mux23~6_combout ;
wire \DP|logic|Mux23~7_combout ;
wire \DP|logic|Mux23~8_combout ;
wire \CU|PCsrc~13_combout ;
wire \DP|logic|out~37_combout ;
wire \DP|registers|u2|Mux21~14_combout ;
wire \DP|registers|u2|Mux21~13_combout ;
wire \DP|registers|u2|Mux21~15_combout ;
wire \DP|logic|Mux22~5_combout ;
wire \DP|logic|Mux22~6_combout ;
wire \DP|logic|out~36_combout ;
wire \DP|logic|Mux22~7_combout ;
wire \DP|logic|Mux22~8_combout ;
wire \DP|registers|u2|Mux20~12_combout ;
wire \DP|registers|u2|Mux20~13_combout ;
wire \DP|registers|u2|Mux20~14_combout ;
wire \DP|logic|out~39_combout ;
wire \DP|logic|out~38_combout ;
wire \DP|logic|Mux20~5_combout ;
wire \DP|logic|Mux20~6_combout ;
wire \DP|logic|Mux20~7_combout ;
wire \DP|logic|Mux20~8_combout ;
wire \DP|logic|Mux19~10_combout ;
wire \DP|logic|Mux19~14_combout ;
wire \DP|logic|Mux19~11_combout ;
wire \DP|logic|Mux19~12_combout ;
wire \DP|logic|Mux19~13_combout ;
wire \DP|logic|Mux21~4_combout ;
wire \DP|logic|Mux21~5_combout ;
wire \DP|logic|Mux21~6_combout ;
wire \DP|logic|Mux21~7_combout ;
wire \DP|logic|Mux21~8_combout ;
wire \CU|PCsrc~14_combout ;
wire \DP|logic|Mux1~10_combout ;
wire \DP|logic|Mux1~8_combout ;
wire \DP|logic|Mux1~9_combout ;
wire \CU|PCsrc~16_combout ;
wire \DP|logic|out~45_combout ;
wire \DP|logic|out~44_combout ;
wire \DP|logic|Mux6~5_combout ;
wire \DP|logic|Mux6~6_combout ;
wire \DP|logic|Mux6~7_combout ;
wire \DP|logic|Mux6~8_combout ;
wire \CU|PCsrc~17_combout ;
wire \CU|PCsrc~18_combout ;
wire \CU|PCsrc~19_combout ;
wire \CU|PCsrc~27_combout ;
wire \CU|PCsrc~28_combout ;
wire \CU|PCsrc~combout ;
wire \DP|instructions|fourAdder|Add0~6_combout ;
wire \DP|instructions|offsetAdder|Add0~8_combout ;
wire \DP|instructions|fourAdder|Add0~8_combout ;
wire \DP|instructions|instructionMemory|WideOr2~0_combout ;
wire \DP|instructions|instructionMemory|WideOr2~combout ;
wire \DP|imm|Mux4~0_combout ;
wire \DP|imm|Mux3~0_combout ;
wire \DP|imm|Mux2~0_combout ;
wire \DP|imm|Mux1~0_combout ;
wire \DP|imm|Mux0~0_combout ;
wire \DP|imm|Mux5~0_combout ;
wire \DP|logic|Mux0~6_combout ;
wire \DP|instructions|instructionMemory|WideOr3~1_combout ;
wire \DP|instructions|instructionMemory|out~4_combout ;
wire [31:0] \DP|registers|r30|read ;
wire [31:0] \DP|registers|r8|read ;
wire [31:0] \DP|instructions|PC|out ;
wire [31:0] \DP|registers|r31|read ;
wire [31:0] \DP|registers|r2|read ;
wire [31:0] \DP|registers|r3|read ;
wire [31:0] \DP|registers|r4|read ;
wire [31:0] \DP|registers|r1|read ;
wire [31:0] \DP|registers|r6|read ;
wire [1:0] \CU|regRW ;
wire [31:0] \DP|registers|r5|read ;
wire [3:0] \CU|ALUop ;
wire [31:0] \DP|registers|r7|read ;
wire [31:0] \DP|registers|r9|read ;
wire [31:0] \DP|registers|r10|read ;
wire [31:0] \DP|registers|r11|read ;
wire [31:0] \DP|registers|r14|read ;
wire [31:0] \DP|registers|r13|read ;
wire [31:0] \DP|registers|r12|read ;
wire [31:0] \DP|registers|r15|read ;
wire [31:0] \DP|registers|u1|out ;
wire [1:0] \CU|immSel ;

wire [17:0] \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a0~portadataout  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a1  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a2  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a3  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a4  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a5  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a6  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a7  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a8  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a9  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a10  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a11  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a12  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a13  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a14~portadataout  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a15  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a16  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a17  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a18  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a19  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a20  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a21  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a22  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a23  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a24  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a25  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a26  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a27  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a28  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a29  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a30  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \DP|memory|memory_rtl_0|auto_generated|ram_block1a31  = \DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y49_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
fiftyfivenm_io_obuf \immOut[0]~output (
	.i(\DP|imm|Mux4~0_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[0]~output .bus_hold = "false";
defparam \immOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N16
fiftyfivenm_io_obuf \immOut[1]~output (
	.i(\DP|imm|Mux3~0_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[1]~output .bus_hold = "false";
defparam \immOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
fiftyfivenm_io_obuf \immOut[2]~output (
	.i(\DP|imm|Mux2~0_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[2]~output .bus_hold = "false";
defparam \immOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \immOut[3]~output (
	.i(\DP|imm|Mux1~0_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[3]~output .bus_hold = "false";
defparam \immOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
fiftyfivenm_io_obuf \immOut[4]~output (
	.i(\DP|imm|Mux0~0_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[4]~output .bus_hold = "false";
defparam \immOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N2
fiftyfivenm_io_obuf \immOut[5]~output (
	.i(\DP|instructions|instructionMemory|out~3_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[5]~output .bus_hold = "false";
defparam \immOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \immOut[6]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[6]~output .bus_hold = "false";
defparam \immOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \immOut[7]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[7]~output .bus_hold = "false";
defparam \immOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \immOut[8]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[8]~output .bus_hold = "false";
defparam \immOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \immOut[9]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[9]~output .bus_hold = "false";
defparam \immOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N23
fiftyfivenm_io_obuf \immOut[10]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[10]~output .bus_hold = "false";
defparam \immOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \immOut[11]~output (
	.i(\DP|imm|Mux5~0_combout ),
	.oe(!\DP|imm|Mux8~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[11]~output .bus_hold = "false";
defparam \immOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
fiftyfivenm_io_obuf \immOut[12]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[12]~output .bus_hold = "false";
defparam \immOut[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \immOut[13]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[13]~output .bus_hold = "false";
defparam \immOut[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \immOut[14]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[14]~output .bus_hold = "false";
defparam \immOut[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \immOut[15]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[15]~output .bus_hold = "false";
defparam \immOut[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \immOut[16]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[16]~output .bus_hold = "false";
defparam \immOut[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \immOut[17]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[17]~output .bus_hold = "false";
defparam \immOut[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \immOut[18]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[18]~output .bus_hold = "false";
defparam \immOut[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \immOut[19]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[19]~output .bus_hold = "false";
defparam \immOut[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \immOut[20]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[20]~output .bus_hold = "false";
defparam \immOut[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N16
fiftyfivenm_io_obuf \immOut[21]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[21]~output .bus_hold = "false";
defparam \immOut[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \immOut[22]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[22]~output .bus_hold = "false";
defparam \immOut[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \immOut[23]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[23]~output .bus_hold = "false";
defparam \immOut[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \immOut[24]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[24]~output .bus_hold = "false";
defparam \immOut[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N30
fiftyfivenm_io_obuf \immOut[25]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[25]~output .bus_hold = "false";
defparam \immOut[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \immOut[26]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[26]~output .bus_hold = "false";
defparam \immOut[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \immOut[27]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[27]~output .bus_hold = "false";
defparam \immOut[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \immOut[28]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[28]~output .bus_hold = "false";
defparam \immOut[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \immOut[29]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[29]~output .bus_hold = "false";
defparam \immOut[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \immOut[30]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[30]~output .bus_hold = "false";
defparam \immOut[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \immOut[31]~output (
	.i(\DP|imm|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \immOut[31]~output .bus_hold = "false";
defparam \immOut[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N23
fiftyfivenm_io_obuf \ALUout[0]~output (
	.i(\DP|logic|Mux31~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[0]~output .bus_hold = "false";
defparam \ALUout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \ALUout[1]~output (
	.i(\DP|logic|Mux30~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[1]~output .bus_hold = "false";
defparam \ALUout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \ALUout[2]~output (
	.i(\DP|logic|Mux29~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[2]~output .bus_hold = "false";
defparam \ALUout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \ALUout[3]~output (
	.i(\DP|logic|Mux28~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[3]~output .bus_hold = "false";
defparam \ALUout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \ALUout[4]~output (
	.i(\DP|logic|Mux27~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[4]~output .bus_hold = "false";
defparam \ALUout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \ALUout[5]~output (
	.i(\DP|logic|Mux26~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[5]~output .bus_hold = "false";
defparam \ALUout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N30
fiftyfivenm_io_obuf \ALUout[6]~output (
	.i(\DP|logic|Mux25~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[6]~output .bus_hold = "false";
defparam \ALUout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \ALUout[7]~output (
	.i(\DP|logic|Mux24~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[7]~output .bus_hold = "false";
defparam \ALUout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N23
fiftyfivenm_io_obuf \ALUout[8]~output (
	.i(\DP|logic|Mux23~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[8]~output .bus_hold = "false";
defparam \ALUout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N16
fiftyfivenm_io_obuf \ALUout[9]~output (
	.i(\DP|logic|Mux22~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[9]~output .bus_hold = "false";
defparam \ALUout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \ALUout[10]~output (
	.i(\DP|logic|Mux21~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[10]~output .bus_hold = "false";
defparam \ALUout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
fiftyfivenm_io_obuf \ALUout[11]~output (
	.i(\DP|logic|Mux20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[11]~output .bus_hold = "false";
defparam \ALUout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \ALUout[12]~output (
	.i(\DP|logic|Mux19~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[12]~output .bus_hold = "false";
defparam \ALUout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \ALUout[13]~output (
	.i(\DP|logic|Mux18~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[13]~output .bus_hold = "false";
defparam \ALUout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \ALUout[14]~output (
	.i(\DP|logic|Mux17~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[14]~output .bus_hold = "false";
defparam \ALUout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \ALUout[15]~output (
	.i(\DP|logic|Mux16~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[15]~output .bus_hold = "false";
defparam \ALUout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
fiftyfivenm_io_obuf \ALUout[16]~output (
	.i(\DP|logic|Mux15~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[16]~output .bus_hold = "false";
defparam \ALUout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \ALUout[17]~output (
	.i(\DP|logic|Mux14~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[17]~output .bus_hold = "false";
defparam \ALUout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \ALUout[18]~output (
	.i(\DP|logic|Mux13~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[18]~output .bus_hold = "false";
defparam \ALUout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \ALUout[19]~output (
	.i(\DP|logic|Mux12~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[19]~output .bus_hold = "false";
defparam \ALUout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \ALUout[20]~output (
	.i(\DP|logic|Mux11~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[20]~output .bus_hold = "false";
defparam \ALUout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \ALUout[21]~output (
	.i(\DP|logic|Mux10~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[21]~output .bus_hold = "false";
defparam \ALUout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \ALUout[22]~output (
	.i(\DP|logic|Mux9~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[22]~output .bus_hold = "false";
defparam \ALUout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N30
fiftyfivenm_io_obuf \ALUout[23]~output (
	.i(\DP|logic|Mux8~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[23]~output .bus_hold = "false";
defparam \ALUout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
fiftyfivenm_io_obuf \ALUout[24]~output (
	.i(\DP|logic|Mux7~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[24]~output .bus_hold = "false";
defparam \ALUout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \ALUout[25]~output (
	.i(\DP|logic|Mux6~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[25]~output .bus_hold = "false";
defparam \ALUout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \ALUout[26]~output (
	.i(\DP|logic|Mux5~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[26]~output .bus_hold = "false";
defparam \ALUout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \ALUout[27]~output (
	.i(\DP|logic|Mux4~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[27]~output .bus_hold = "false";
defparam \ALUout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \ALUout[28]~output (
	.i(\DP|logic|Mux3~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[28]~output .bus_hold = "false";
defparam \ALUout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \ALUout[29]~output (
	.i(\DP|logic|Mux2~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[29]~output .bus_hold = "false";
defparam \ALUout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \ALUout[30]~output (
	.i(\DP|logic|Mux1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[30]~output .bus_hold = "false";
defparam \ALUout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \ALUout[31]~output (
	.i(\DP|logic|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[31]~output .bus_hold = "false";
defparam \ALUout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \instr[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[0]~output .bus_hold = "false";
defparam \instr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N23
fiftyfivenm_io_obuf \instr[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[1]~output .bus_hold = "false";
defparam \instr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
fiftyfivenm_io_obuf \instr[2]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[2]~output .bus_hold = "false";
defparam \instr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N2
fiftyfivenm_io_obuf \instr[3]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[3]~output .bus_hold = "false";
defparam \instr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N23
fiftyfivenm_io_obuf \instr[4]~output (
	.i(!\DP|instructions|instructionMemory|WideOr11~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[4]~output .bus_hold = "false";
defparam \instr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \instr[5]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[5]~output .bus_hold = "false";
defparam \instr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \instr[6]~output (
	.i(\DP|instructions|instructionMemory|out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[6]~output .bus_hold = "false";
defparam \instr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \instr[7]~output (
	.i(!\DP|instructions|instructionMemory|WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[7]~output .bus_hold = "false";
defparam \instr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \instr[8]~output (
	.i(\DP|instructions|instructionMemory|WideOr8~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[8]~output .bus_hold = "false";
defparam \instr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N23
fiftyfivenm_io_obuf \instr[9]~output (
	.i(\DP|instructions|instructionMemory|WideOr7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[9]~output .bus_hold = "false";
defparam \instr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \instr[10]~output (
	.i(\DP|instructions|instructionMemory|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[10]~output .bus_hold = "false";
defparam \instr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \instr[11]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[11]~output .bus_hold = "false";
defparam \instr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \instr[12]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[12]~output .bus_hold = "false";
defparam \instr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \instr[13]~output (
	.i(!\DP|instructions|instructionMemory|WideOr3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[13]~output .bus_hold = "false";
defparam \instr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
fiftyfivenm_io_obuf \instr[14]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[14]~output .bus_hold = "false";
defparam \instr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \instr[15]~output (
	.i(\DP|instructions|instructionMemory|WideOr4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[15]~output .bus_hold = "false";
defparam \instr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \instr[16]~output (
	.i(\DP|instructions|instructionMemory|WideOr3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[16]~output .bus_hold = "false";
defparam \instr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N16
fiftyfivenm_io_obuf \instr[17]~output (
	.i(\DP|instructions|instructionMemory|out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[17]~output .bus_hold = "false";
defparam \instr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
fiftyfivenm_io_obuf \instr[18]~output (
	.i(!\DP|instructions|instructionMemory|out~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[18]~output .bus_hold = "false";
defparam \instr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \instr[19]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[19]~output .bus_hold = "false";
defparam \instr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \instr[20]~output (
	.i(!\DP|instructions|instructionMemory|WideOr2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[20]~output .bus_hold = "false";
defparam \instr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \instr[21]~output (
	.i(\DP|instructions|instructionMemory|WideOr1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[21]~output .bus_hold = "false";
defparam \instr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
fiftyfivenm_io_obuf \instr[22]~output (
	.i(\DP|instructions|instructionMemory|WideOr0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[22]~output .bus_hold = "false";
defparam \instr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \instr[23]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[23]~output .bus_hold = "false";
defparam \instr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N16
fiftyfivenm_io_obuf \instr[24]~output (
	.i(!\DP|instructions|instructionMemory|out~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[24]~output .bus_hold = "false";
defparam \instr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N16
fiftyfivenm_io_obuf \instr[25]~output (
	.i(\DP|instructions|instructionMemory|out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[25]~output .bus_hold = "false";
defparam \instr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \instr[26]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[26]~output .bus_hold = "false";
defparam \instr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N9
fiftyfivenm_io_obuf \instr[27]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[27]~output .bus_hold = "false";
defparam \instr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \instr[28]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[28]~output .bus_hold = "false";
defparam \instr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \instr[29]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[29]~output .bus_hold = "false";
defparam \instr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \instr[30]~output (
	.i(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[30]~output .bus_hold = "false";
defparam \instr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \instr[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr[31]~output .bus_hold = "false";
defparam \instr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \immSel[0]~output (
	.i(\CU|immSel [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immSel[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \immSel[0]~output .bus_hold = "false";
defparam \immSel[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \immSel[1]~output (
	.i(\CU|immSel [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\immSel[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \immSel[1]~output .bus_hold = "false";
defparam \immSel[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \regRW[0]~output (
	.i(\CU|regRW [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regRW[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \regRW[0]~output .bus_hold = "false";
defparam \regRW[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N23
fiftyfivenm_io_obuf \regRW[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regRW[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \regRW[1]~output .bus_hold = "false";
defparam \regRW[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \ALUsrc~output (
	.i(\CU|ALUsrc~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUsrc~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUsrc~output .bus_hold = "false";
defparam \ALUsrc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
fiftyfivenm_io_obuf \ALUop[0]~output (
	.i(\CU|ALUop [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUop[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUop[0]~output .bus_hold = "false";
defparam \ALUop[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
fiftyfivenm_io_obuf \ALUop[1]~output (
	.i(\CU|ALUop [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUop[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUop[1]~output .bus_hold = "false";
defparam \ALUop[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
fiftyfivenm_io_obuf \ALUop[2]~output (
	.i(\CU|ALUop [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUop[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUop[2]~output .bus_hold = "false";
defparam \ALUop[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \MRW~output (
	.i(\CU|MRW~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MRW~output_o ),
	.obar());
// synopsys translate_off
defparam \MRW~output .bus_hold = "false";
defparam \MRW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \PCsrc~output (
	.i(\CU|PCsrc~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCsrc~output_o ),
	.obar());
// synopsys translate_off
defparam \PCsrc~output .bus_hold = "false";
defparam \PCsrc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \WB~output (
	.i(\CU|WB~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WB~output_o ),
	.obar());
// synopsys translate_off
defparam \WB~output .bus_hold = "false";
defparam \WB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \ALU1[0]~output (
	.i(\DP|op2Mux|out[0]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[0]~output .bus_hold = "false";
defparam \ALU1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \ALU1[1]~output (
	.i(\DP|op2Mux|out[1]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[1]~output .bus_hold = "false";
defparam \ALU1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \ALU1[2]~output (
	.i(\DP|op2Mux|out[2]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[2]~output .bus_hold = "false";
defparam \ALU1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N30
fiftyfivenm_io_obuf \ALU1[3]~output (
	.i(\DP|op2Mux|out[3]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[3]~output .bus_hold = "false";
defparam \ALU1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
fiftyfivenm_io_obuf \ALU1[4]~output (
	.i(\DP|op2Mux|out[4]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[4]~output .bus_hold = "false";
defparam \ALU1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N16
fiftyfivenm_io_obuf \ALU1[5]~output (
	.i(\DP|op2Mux|out[5]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[5]~output .bus_hold = "false";
defparam \ALU1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \ALU1[6]~output (
	.i(\DP|op2Mux|out[6]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[6]~output .bus_hold = "false";
defparam \ALU1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N23
fiftyfivenm_io_obuf \ALU1[7]~output (
	.i(\DP|op2Mux|out[7]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[7]~output .bus_hold = "false";
defparam \ALU1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N30
fiftyfivenm_io_obuf \ALU1[8]~output (
	.i(\DP|op2Mux|out[8]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[8]~output .bus_hold = "false";
defparam \ALU1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \ALU1[9]~output (
	.i(\DP|op2Mux|out[9]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[9]~output .bus_hold = "false";
defparam \ALU1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \ALU1[10]~output (
	.i(\DP|op2Mux|out[10]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[10]~output .bus_hold = "false";
defparam \ALU1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \ALU1[11]~output (
	.i(\DP|op2Mux|out[11]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[11]~output .bus_hold = "false";
defparam \ALU1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \ALU1[12]~output (
	.i(\DP|op2Mux|out[12]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[12]~output .bus_hold = "false";
defparam \ALU1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \ALU1[13]~output (
	.i(\DP|op2Mux|out[13]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[13]~output .bus_hold = "false";
defparam \ALU1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \ALU1[14]~output (
	.i(\DP|op2Mux|out[14]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[14]~output .bus_hold = "false";
defparam \ALU1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \ALU1[15]~output (
	.i(\DP|op2Mux|out[15]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[15]~output .bus_hold = "false";
defparam \ALU1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \ALU1[16]~output (
	.i(\DP|op2Mux|out[16]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[16]~output .bus_hold = "false";
defparam \ALU1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \ALU1[17]~output (
	.i(\DP|op2Mux|out[17]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[17]~output .bus_hold = "false";
defparam \ALU1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \ALU1[18]~output (
	.i(\DP|op2Mux|out[18]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[18]~output .bus_hold = "false";
defparam \ALU1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
fiftyfivenm_io_obuf \ALU1[19]~output (
	.i(\DP|op2Mux|out[19]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[19]~output .bus_hold = "false";
defparam \ALU1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \ALU1[20]~output (
	.i(\DP|op2Mux|out[20]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[20]~output .bus_hold = "false";
defparam \ALU1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \ALU1[21]~output (
	.i(\DP|op2Mux|out[21]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[21]~output .bus_hold = "false";
defparam \ALU1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \ALU1[22]~output (
	.i(\DP|op2Mux|out[22]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[22]~output .bus_hold = "false";
defparam \ALU1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \ALU1[23]~output (
	.i(\DP|op2Mux|out[23]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[23]~output .bus_hold = "false";
defparam \ALU1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
fiftyfivenm_io_obuf \ALU1[24]~output (
	.i(\DP|op2Mux|out[24]~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[24]~output .bus_hold = "false";
defparam \ALU1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
fiftyfivenm_io_obuf \ALU1[25]~output (
	.i(\DP|op2Mux|out[25]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[25]~output .bus_hold = "false";
defparam \ALU1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \ALU1[26]~output (
	.i(\DP|op2Mux|out[26]~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[26]~output .bus_hold = "false";
defparam \ALU1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \ALU1[27]~output (
	.i(\DP|op2Mux|out[27]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[27]~output .bus_hold = "false";
defparam \ALU1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \ALU1[28]~output (
	.i(\DP|op2Mux|out[28]~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[28]~output .bus_hold = "false";
defparam \ALU1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \ALU1[29]~output (
	.i(\DP|op2Mux|out[29]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[29]~output .bus_hold = "false";
defparam \ALU1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \ALU1[30]~output (
	.i(\DP|op2Mux|out[30]~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[30]~output .bus_hold = "false";
defparam \ALU1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
fiftyfivenm_io_obuf \ALU1[31]~output (
	.i(\DP|op2Mux|out[31]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU1[31]~output .bus_hold = "false";
defparam \ALU1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N9
fiftyfivenm_io_obuf \readRS1[0]~output (
	.i(\DP|registers|u2|Mux31~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[0]~output .bus_hold = "false";
defparam \readRS1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \readRS1[1]~output (
	.i(\DP|registers|u2|Mux30~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[1]~output .bus_hold = "false";
defparam \readRS1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \readRS1[2]~output (
	.i(\DP|registers|u2|Mux29~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[2]~output .bus_hold = "false";
defparam \readRS1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \readRS1[3]~output (
	.i(\DP|registers|u2|Mux28~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[3]~output .bus_hold = "false";
defparam \readRS1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \readRS1[4]~output (
	.i(\DP|registers|u2|Mux27~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[4]~output .bus_hold = "false";
defparam \readRS1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \readRS1[5]~output (
	.i(\DP|registers|u2|Mux26~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[5]~output .bus_hold = "false";
defparam \readRS1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \readRS1[6]~output (
	.i(\DP|registers|u2|Mux25~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[6]~output .bus_hold = "false";
defparam \readRS1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \readRS1[7]~output (
	.i(\DP|registers|u2|Mux24~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[7]~output .bus_hold = "false";
defparam \readRS1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N16
fiftyfivenm_io_obuf \readRS1[8]~output (
	.i(\DP|registers|u2|Mux23~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[8]~output .bus_hold = "false";
defparam \readRS1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
fiftyfivenm_io_obuf \readRS1[9]~output (
	.i(\DP|registers|u2|Mux22~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[9]~output .bus_hold = "false";
defparam \readRS1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \readRS1[10]~output (
	.i(\DP|registers|u2|Mux21~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[10]~output .bus_hold = "false";
defparam \readRS1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
fiftyfivenm_io_obuf \readRS1[11]~output (
	.i(\DP|registers|u2|Mux20~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[11]~output .bus_hold = "false";
defparam \readRS1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \readRS1[12]~output (
	.i(\DP|registers|u2|Mux19~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[12]~output .bus_hold = "false";
defparam \readRS1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \readRS1[13]~output (
	.i(\DP|registers|u2|Mux18~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[13]~output .bus_hold = "false";
defparam \readRS1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \readRS1[14]~output (
	.i(\DP|registers|u2|Mux17~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[14]~output .bus_hold = "false";
defparam \readRS1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \readRS1[15]~output (
	.i(\DP|registers|u2|Mux16~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[15]~output .bus_hold = "false";
defparam \readRS1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \readRS1[16]~output (
	.i(\DP|registers|u2|Mux15~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[16]~output .bus_hold = "false";
defparam \readRS1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \readRS1[17]~output (
	.i(\DP|registers|u2|Mux14~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[17]~output .bus_hold = "false";
defparam \readRS1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \readRS1[18]~output (
	.i(\DP|registers|u2|Mux13~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[18]~output .bus_hold = "false";
defparam \readRS1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
fiftyfivenm_io_obuf \readRS1[19]~output (
	.i(\DP|registers|u2|Mux12~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[19]~output .bus_hold = "false";
defparam \readRS1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
fiftyfivenm_io_obuf \readRS1[20]~output (
	.i(\DP|registers|u2|Mux11~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[20]~output .bus_hold = "false";
defparam \readRS1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N9
fiftyfivenm_io_obuf \readRS1[21]~output (
	.i(\DP|registers|u2|Mux10~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[21]~output .bus_hold = "false";
defparam \readRS1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \readRS1[22]~output (
	.i(\DP|registers|u2|Mux9~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[22]~output .bus_hold = "false";
defparam \readRS1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N23
fiftyfivenm_io_obuf \readRS1[23]~output (
	.i(\DP|registers|u2|Mux8~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[23]~output .bus_hold = "false";
defparam \readRS1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N9
fiftyfivenm_io_obuf \readRS1[24]~output (
	.i(\DP|registers|u2|Mux7~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[24]~output .bus_hold = "false";
defparam \readRS1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
fiftyfivenm_io_obuf \readRS1[25]~output (
	.i(\DP|registers|u2|Mux6~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[25]~output .bus_hold = "false";
defparam \readRS1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \readRS1[26]~output (
	.i(\DP|registers|u2|Mux5~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[26]~output .bus_hold = "false";
defparam \readRS1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \readRS1[27]~output (
	.i(\DP|registers|u2|Mux4~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[27]~output .bus_hold = "false";
defparam \readRS1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \readRS1[28]~output (
	.i(\DP|registers|u2|Mux3~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[28]~output .bus_hold = "false";
defparam \readRS1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \readRS1[29]~output (
	.i(\DP|registers|u2|Mux2~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[29]~output .bus_hold = "false";
defparam \readRS1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \readRS1[30]~output (
	.i(\DP|registers|u2|Mux1~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[30]~output .bus_hold = "false";
defparam \readRS1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \readRS1[31]~output (
	.i(\DP|registers|u2|Mux0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS1[31]~output .bus_hold = "false";
defparam \readRS1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \readRS2[0]~output (
	.i(\DP|registers|u3|Mux31~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[0]~output .bus_hold = "false";
defparam \readRS2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \readRS2[1]~output (
	.i(\DP|registers|u3|Mux30~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[1]~output .bus_hold = "false";
defparam \readRS2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \readRS2[2]~output (
	.i(\DP|registers|u3|Mux29~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[2]~output .bus_hold = "false";
defparam \readRS2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \readRS2[3]~output (
	.i(\DP|registers|u3|Mux28~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[3]~output .bus_hold = "false";
defparam \readRS2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \readRS2[4]~output (
	.i(\DP|registers|u3|Mux27~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[4]~output .bus_hold = "false";
defparam \readRS2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
fiftyfivenm_io_obuf \readRS2[5]~output (
	.i(\DP|registers|u3|Mux26~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[5]~output .bus_hold = "false";
defparam \readRS2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
fiftyfivenm_io_obuf \readRS2[6]~output (
	.i(\DP|registers|u3|Mux25~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[6]~output .bus_hold = "false";
defparam \readRS2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
fiftyfivenm_io_obuf \readRS2[7]~output (
	.i(\DP|registers|u3|Mux24~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[7]~output .bus_hold = "false";
defparam \readRS2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N23
fiftyfivenm_io_obuf \readRS2[8]~output (
	.i(\DP|registers|u3|Mux23~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[8]~output .bus_hold = "false";
defparam \readRS2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \readRS2[9]~output (
	.i(\DP|registers|u3|Mux22~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[9]~output .bus_hold = "false";
defparam \readRS2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \readRS2[10]~output (
	.i(\DP|registers|u3|Mux21~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[10]~output .bus_hold = "false";
defparam \readRS2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
fiftyfivenm_io_obuf \readRS2[11]~output (
	.i(\DP|registers|u3|Mux20~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[11]~output .bus_hold = "false";
defparam \readRS2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \readRS2[12]~output (
	.i(\DP|registers|u3|Mux19~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[12]~output .bus_hold = "false";
defparam \readRS2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N23
fiftyfivenm_io_obuf \readRS2[13]~output (
	.i(\DP|registers|u3|Mux18~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[13]~output .bus_hold = "false";
defparam \readRS2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \readRS2[14]~output (
	.i(\DP|registers|u3|Mux17~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[14]~output .bus_hold = "false";
defparam \readRS2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \readRS2[15]~output (
	.i(\DP|registers|u3|Mux16~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[15]~output .bus_hold = "false";
defparam \readRS2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \readRS2[16]~output (
	.i(\DP|registers|u3|Mux15~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[16]~output .bus_hold = "false";
defparam \readRS2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \readRS2[17]~output (
	.i(\DP|registers|u3|Mux14~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[17]~output .bus_hold = "false";
defparam \readRS2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \readRS2[18]~output (
	.i(\DP|registers|u3|Mux13~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[18]~output .bus_hold = "false";
defparam \readRS2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
fiftyfivenm_io_obuf \readRS2[19]~output (
	.i(\DP|registers|u3|Mux12~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[19]~output .bus_hold = "false";
defparam \readRS2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \readRS2[20]~output (
	.i(\DP|registers|u3|Mux11~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[20]~output .bus_hold = "false";
defparam \readRS2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \readRS2[21]~output (
	.i(\DP|registers|u3|Mux10~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[21]~output .bus_hold = "false";
defparam \readRS2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \readRS2[22]~output (
	.i(\DP|registers|u3|Mux9~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[22]~output .bus_hold = "false";
defparam \readRS2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \readRS2[23]~output (
	.i(\DP|registers|u3|Mux8~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[23]~output .bus_hold = "false";
defparam \readRS2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \readRS2[24]~output (
	.i(\DP|registers|u3|Mux7~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[24]~output .bus_hold = "false";
defparam \readRS2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
fiftyfivenm_io_obuf \readRS2[25]~output (
	.i(\DP|registers|u3|Mux6~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[25]~output .bus_hold = "false";
defparam \readRS2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \readRS2[26]~output (
	.i(\DP|registers|u3|Mux5~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[26]~output .bus_hold = "false";
defparam \readRS2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \readRS2[27]~output (
	.i(\DP|registers|u3|Mux4~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[27]~output .bus_hold = "false";
defparam \readRS2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
fiftyfivenm_io_obuf \readRS2[28]~output (
	.i(\DP|registers|u3|Mux3~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[28]~output .bus_hold = "false";
defparam \readRS2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
fiftyfivenm_io_obuf \readRS2[29]~output (
	.i(\DP|registers|u3|Mux2~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[29]~output .bus_hold = "false";
defparam \readRS2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \readRS2[30]~output (
	.i(\DP|registers|u3|Mux1~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[30]~output .bus_hold = "false";
defparam \readRS2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \readRS2[31]~output (
	.i(\DP|registers|u3|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRS2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRS2[31]~output .bus_hold = "false";
defparam \readRS2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
fiftyfivenm_io_obuf \currentPC[0]~output (
	.i(\DP|instructions|PC|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[0]~output .bus_hold = "false";
defparam \currentPC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \currentPC[1]~output (
	.i(\DP|instructions|PC|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[1]~output .bus_hold = "false";
defparam \currentPC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \currentPC[2]~output (
	.i(\DP|instructions|PC|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[2]~output .bus_hold = "false";
defparam \currentPC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N2
fiftyfivenm_io_obuf \currentPC[3]~output (
	.i(\DP|instructions|PC|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[3]~output .bus_hold = "false";
defparam \currentPC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \currentPC[4]~output (
	.i(\DP|instructions|PC|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[4]~output .bus_hold = "false";
defparam \currentPC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \currentPC[5]~output (
	.i(\DP|instructions|PC|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[5]~output .bus_hold = "false";
defparam \currentPC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \currentPC[6]~output (
	.i(\DP|instructions|PC|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[6]~output .bus_hold = "false";
defparam \currentPC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \currentPC[7]~output (
	.i(\DP|instructions|PC|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[7]~output .bus_hold = "false";
defparam \currentPC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
fiftyfivenm_io_obuf \currentPC[8]~output (
	.i(\DP|instructions|PC|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[8]~output .bus_hold = "false";
defparam \currentPC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
fiftyfivenm_io_obuf \currentPC[9]~output (
	.i(\DP|instructions|PC|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[9]~output .bus_hold = "false";
defparam \currentPC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
fiftyfivenm_io_obuf \currentPC[10]~output (
	.i(\DP|instructions|PC|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[10]~output .bus_hold = "false";
defparam \currentPC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \currentPC[11]~output (
	.i(\DP|instructions|PC|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[11]~output .bus_hold = "false";
defparam \currentPC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
fiftyfivenm_io_obuf \currentPC[12]~output (
	.i(\DP|instructions|PC|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[12]~output .bus_hold = "false";
defparam \currentPC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \currentPC[13]~output (
	.i(\DP|instructions|PC|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[13]~output .bus_hold = "false";
defparam \currentPC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
fiftyfivenm_io_obuf \currentPC[14]~output (
	.i(\DP|instructions|PC|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[14]~output .bus_hold = "false";
defparam \currentPC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
fiftyfivenm_io_obuf \currentPC[15]~output (
	.i(\DP|instructions|PC|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[15]~output .bus_hold = "false";
defparam \currentPC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N23
fiftyfivenm_io_obuf \currentPC[16]~output (
	.i(\DP|instructions|PC|out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[16]~output .bus_hold = "false";
defparam \currentPC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
fiftyfivenm_io_obuf \currentPC[17]~output (
	.i(\DP|instructions|PC|out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[17]~output .bus_hold = "false";
defparam \currentPC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N9
fiftyfivenm_io_obuf \currentPC[18]~output (
	.i(\DP|instructions|PC|out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[18]~output .bus_hold = "false";
defparam \currentPC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \currentPC[19]~output (
	.i(\DP|instructions|PC|out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[19]~output .bus_hold = "false";
defparam \currentPC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
fiftyfivenm_io_obuf \currentPC[20]~output (
	.i(\DP|instructions|PC|out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[20]~output .bus_hold = "false";
defparam \currentPC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \currentPC[21]~output (
	.i(\DP|instructions|PC|out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[21]~output .bus_hold = "false";
defparam \currentPC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \currentPC[22]~output (
	.i(\DP|instructions|PC|out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[22]~output .bus_hold = "false";
defparam \currentPC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
fiftyfivenm_io_obuf \currentPC[23]~output (
	.i(\DP|instructions|PC|out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[23]~output .bus_hold = "false";
defparam \currentPC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \currentPC[24]~output (
	.i(\DP|instructions|PC|out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[24]~output .bus_hold = "false";
defparam \currentPC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
fiftyfivenm_io_obuf \currentPC[25]~output (
	.i(\DP|instructions|PC|out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[25]~output .bus_hold = "false";
defparam \currentPC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
fiftyfivenm_io_obuf \currentPC[26]~output (
	.i(\DP|instructions|PC|out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[26]~output .bus_hold = "false";
defparam \currentPC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \currentPC[27]~output (
	.i(\DP|instructions|PC|out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[27]~output .bus_hold = "false";
defparam \currentPC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
fiftyfivenm_io_obuf \currentPC[28]~output (
	.i(\DP|instructions|PC|out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[28]~output .bus_hold = "false";
defparam \currentPC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \currentPC[29]~output (
	.i(\DP|instructions|PC|out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[29]~output .bus_hold = "false";
defparam \currentPC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \currentPC[30]~output (
	.i(\DP|instructions|PC|out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[30]~output .bus_hold = "false";
defparam \currentPC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \currentPC[31]~output (
	.i(\DP|instructions|PC|out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\currentPC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \currentPC[31]~output .bus_hold = "false";
defparam \currentPC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
fiftyfivenm_io_obuf \nextPC[0]~output (
	.i(\DP|instructions|PCmux|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[0]~output .bus_hold = "false";
defparam \nextPC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \nextPC[1]~output (
	.i(\DP|instructions|PCmux|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[1]~output .bus_hold = "false";
defparam \nextPC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N2
fiftyfivenm_io_obuf \nextPC[2]~output (
	.i(\DP|instructions|fourAdder|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[2]~output .bus_hold = "false";
defparam \nextPC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \nextPC[3]~output (
	.i(\DP|instructions|fourAdder|Add0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[3]~output .bus_hold = "false";
defparam \nextPC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N2
fiftyfivenm_io_obuf \nextPC[4]~output (
	.i(\DP|instructions|fourAdder|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[4]~output .bus_hold = "false";
defparam \nextPC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
fiftyfivenm_io_obuf \nextPC[5]~output (
	.i(\DP|instructions|fourAdder|Add0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[5]~output .bus_hold = "false";
defparam \nextPC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \nextPC[6]~output (
	.i(\DP|instructions|fourAdder|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[6]~output .bus_hold = "false";
defparam \nextPC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \nextPC[7]~output (
	.i(\DP|instructions|fourAdder|Add0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[7]~output .bus_hold = "false";
defparam \nextPC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \nextPC[8]~output (
	.i(\DP|instructions|fourAdder|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[8]~output .bus_hold = "false";
defparam \nextPC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \nextPC[9]~output (
	.i(\DP|instructions|fourAdder|Add0~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[9]~output .bus_hold = "false";
defparam \nextPC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N2
fiftyfivenm_io_obuf \nextPC[10]~output (
	.i(\DP|instructions|fourAdder|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[10]~output .bus_hold = "false";
defparam \nextPC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N9
fiftyfivenm_io_obuf \nextPC[11]~output (
	.i(\DP|instructions|fourAdder|Add0~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[11]~output .bus_hold = "false";
defparam \nextPC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \nextPC[12]~output (
	.i(\DP|instructions|fourAdder|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[12]~output .bus_hold = "false";
defparam \nextPC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \nextPC[13]~output (
	.i(\DP|instructions|fourAdder|Add0~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[13]~output .bus_hold = "false";
defparam \nextPC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \nextPC[14]~output (
	.i(\DP|instructions|fourAdder|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[14]~output .bus_hold = "false";
defparam \nextPC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \nextPC[15]~output (
	.i(\DP|instructions|fourAdder|Add0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[15]~output .bus_hold = "false";
defparam \nextPC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N2
fiftyfivenm_io_obuf \nextPC[16]~output (
	.i(\DP|instructions|fourAdder|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[16]~output .bus_hold = "false";
defparam \nextPC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \nextPC[17]~output (
	.i(\DP|instructions|fourAdder|Add0~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[17]~output .bus_hold = "false";
defparam \nextPC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \nextPC[18]~output (
	.i(\DP|instructions|fourAdder|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[18]~output .bus_hold = "false";
defparam \nextPC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \nextPC[19]~output (
	.i(\DP|instructions|fourAdder|Add0~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[19]~output .bus_hold = "false";
defparam \nextPC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
fiftyfivenm_io_obuf \nextPC[20]~output (
	.i(\DP|instructions|fourAdder|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[20]~output .bus_hold = "false";
defparam \nextPC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N30
fiftyfivenm_io_obuf \nextPC[21]~output (
	.i(\DP|instructions|fourAdder|Add0~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[21]~output .bus_hold = "false";
defparam \nextPC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N23
fiftyfivenm_io_obuf \nextPC[22]~output (
	.i(\DP|instructions|fourAdder|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[22]~output .bus_hold = "false";
defparam \nextPC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \nextPC[23]~output (
	.i(\DP|instructions|fourAdder|Add0~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[23]~output .bus_hold = "false";
defparam \nextPC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \nextPC[24]~output (
	.i(\DP|instructions|fourAdder|Add0~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[24]~output .bus_hold = "false";
defparam \nextPC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \nextPC[25]~output (
	.i(\DP|instructions|fourAdder|Add0~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[25]~output .bus_hold = "false";
defparam \nextPC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
fiftyfivenm_io_obuf \nextPC[26]~output (
	.i(\DP|instructions|fourAdder|Add0~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[26]~output .bus_hold = "false";
defparam \nextPC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \nextPC[27]~output (
	.i(\DP|instructions|fourAdder|Add0~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[27]~output .bus_hold = "false";
defparam \nextPC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
fiftyfivenm_io_obuf \nextPC[28]~output (
	.i(\DP|instructions|fourAdder|Add0~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[28]~output .bus_hold = "false";
defparam \nextPC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \nextPC[29]~output (
	.i(\DP|instructions|fourAdder|Add0~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[29]~output .bus_hold = "false";
defparam \nextPC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
fiftyfivenm_io_obuf \nextPC[30]~output (
	.i(\DP|instructions|fourAdder|Add0~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[30]~output .bus_hold = "false";
defparam \nextPC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \nextPC[31]~output (
	.i(\DP|instructions|fourAdder|Add0~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nextPC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \nextPC[31]~output .bus_hold = "false";
defparam \nextPC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \offsetPC[0]~output (
	.i(\DP|instructions|offsetAdder|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[0]~output .bus_hold = "false";
defparam \offsetPC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
fiftyfivenm_io_obuf \offsetPC[1]~output (
	.i(\DP|instructions|offsetAdder|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[1]~output .bus_hold = "false";
defparam \offsetPC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \offsetPC[2]~output (
	.i(\DP|instructions|offsetAdder|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[2]~output .bus_hold = "false";
defparam \offsetPC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \offsetPC[3]~output (
	.i(\DP|instructions|offsetAdder|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[3]~output .bus_hold = "false";
defparam \offsetPC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \offsetPC[4]~output (
	.i(\DP|instructions|offsetAdder|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[4]~output .bus_hold = "false";
defparam \offsetPC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
fiftyfivenm_io_obuf \offsetPC[5]~output (
	.i(\DP|instructions|offsetAdder|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[5]~output .bus_hold = "false";
defparam \offsetPC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \offsetPC[6]~output (
	.i(\DP|instructions|offsetAdder|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[6]~output .bus_hold = "false";
defparam \offsetPC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
fiftyfivenm_io_obuf \offsetPC[7]~output (
	.i(\DP|instructions|offsetAdder|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[7]~output .bus_hold = "false";
defparam \offsetPC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \offsetPC[8]~output (
	.i(\DP|instructions|offsetAdder|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[8]~output .bus_hold = "false";
defparam \offsetPC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N16
fiftyfivenm_io_obuf \offsetPC[9]~output (
	.i(\DP|instructions|offsetAdder|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[9]~output .bus_hold = "false";
defparam \offsetPC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
fiftyfivenm_io_obuf \offsetPC[10]~output (
	.i(\DP|instructions|offsetAdder|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[10]~output .bus_hold = "false";
defparam \offsetPC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \offsetPC[11]~output (
	.i(\DP|instructions|offsetAdder|Add0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[11]~output .bus_hold = "false";
defparam \offsetPC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
fiftyfivenm_io_obuf \offsetPC[12]~output (
	.i(\DP|instructions|offsetAdder|Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[12]~output .bus_hold = "false";
defparam \offsetPC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N9
fiftyfivenm_io_obuf \offsetPC[13]~output (
	.i(\DP|instructions|offsetAdder|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[13]~output .bus_hold = "false";
defparam \offsetPC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \offsetPC[14]~output (
	.i(\DP|instructions|offsetAdder|Add0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[14]~output .bus_hold = "false";
defparam \offsetPC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
fiftyfivenm_io_obuf \offsetPC[15]~output (
	.i(\DP|instructions|offsetAdder|Add0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[15]~output .bus_hold = "false";
defparam \offsetPC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N9
fiftyfivenm_io_obuf \offsetPC[16]~output (
	.i(\DP|instructions|offsetAdder|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[16]~output .bus_hold = "false";
defparam \offsetPC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
fiftyfivenm_io_obuf \offsetPC[17]~output (
	.i(\DP|instructions|offsetAdder|Add0~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[17]~output .bus_hold = "false";
defparam \offsetPC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \offsetPC[18]~output (
	.i(\DP|instructions|offsetAdder|Add0~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[18]~output .bus_hold = "false";
defparam \offsetPC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \offsetPC[19]~output (
	.i(\DP|instructions|offsetAdder|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[19]~output .bus_hold = "false";
defparam \offsetPC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \offsetPC[20]~output (
	.i(\DP|instructions|offsetAdder|Add0~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[20]~output .bus_hold = "false";
defparam \offsetPC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \offsetPC[21]~output (
	.i(\DP|instructions|offsetAdder|Add0~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[21]~output .bus_hold = "false";
defparam \offsetPC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \offsetPC[22]~output (
	.i(\DP|instructions|offsetAdder|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[22]~output .bus_hold = "false";
defparam \offsetPC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \offsetPC[23]~output (
	.i(\DP|instructions|offsetAdder|Add0~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[23]~output .bus_hold = "false";
defparam \offsetPC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N16
fiftyfivenm_io_obuf \offsetPC[24]~output (
	.i(\DP|instructions|offsetAdder|Add0~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[24]~output .bus_hold = "false";
defparam \offsetPC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
fiftyfivenm_io_obuf \offsetPC[25]~output (
	.i(\DP|instructions|offsetAdder|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[25]~output .bus_hold = "false";
defparam \offsetPC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
fiftyfivenm_io_obuf \offsetPC[26]~output (
	.i(\DP|instructions|offsetAdder|Add0~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[26]~output .bus_hold = "false";
defparam \offsetPC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \offsetPC[27]~output (
	.i(\DP|instructions|offsetAdder|Add0~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[27]~output .bus_hold = "false";
defparam \offsetPC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
fiftyfivenm_io_obuf \offsetPC[28]~output (
	.i(\DP|instructions|offsetAdder|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[28]~output .bus_hold = "false";
defparam \offsetPC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \offsetPC[29]~output (
	.i(\DP|instructions|offsetAdder|Add0~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[29]~output .bus_hold = "false";
defparam \offsetPC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
fiftyfivenm_io_obuf \offsetPC[30]~output (
	.i(\DP|instructions|offsetAdder|Add0~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[30]~output .bus_hold = "false";
defparam \offsetPC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \offsetPC[31]~output (
	.i(\DP|instructions|offsetAdder|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\offsetPC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \offsetPC[31]~output .bus_hold = "false";
defparam \offsetPC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~0 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~0_combout  = \DP|instructions|PC|out [2] $ (VCC)
// \DP|instructions|fourAdder|Add0~1  = CARRY(\DP|instructions|PC|out [2])

	.dataa(\DP|instructions|PC|out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~0_combout ),
	.cout(\DP|instructions|fourAdder|Add0~1 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~0 .lut_mask = 16'h55AA;
defparam \DP|instructions|fourAdder|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~3 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~3_combout  = (\DP|instructions|PC|out [3] & (!\DP|instructions|fourAdder|Add0~1 )) # (!\DP|instructions|PC|out [3] & ((\DP|instructions|fourAdder|Add0~1 ) # (GND)))
// \DP|instructions|fourAdder|Add0~4  = CARRY((!\DP|instructions|fourAdder|Add0~1 ) # (!\DP|instructions|PC|out [3]))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~1 ),
	.combout(\DP|instructions|fourAdder|Add0~3_combout ),
	.cout(\DP|instructions|fourAdder|Add0~4 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~3 .lut_mask = 16'h3C3F;
defparam \DP|instructions|fourAdder|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~6 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~6_combout  = (\DP|instructions|PC|out [4] & (\DP|instructions|fourAdder|Add0~4  $ (GND))) # (!\DP|instructions|PC|out [4] & (!\DP|instructions|fourAdder|Add0~4  & VCC))
// \DP|instructions|fourAdder|Add0~7  = CARRY((\DP|instructions|PC|out [4] & !\DP|instructions|fourAdder|Add0~4 ))

	.dataa(\DP|instructions|PC|out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~4 ),
	.combout(\DP|instructions|fourAdder|Add0~6_combout ),
	.cout(\DP|instructions|fourAdder|Add0~7 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~6 .lut_mask = 16'hA50A;
defparam \DP|instructions|fourAdder|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~9 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~9_combout  = (\DP|instructions|PC|out [5] & (!\DP|instructions|fourAdder|Add0~7 )) # (!\DP|instructions|PC|out [5] & ((\DP|instructions|fourAdder|Add0~7 ) # (GND)))
// \DP|instructions|fourAdder|Add0~10  = CARRY((!\DP|instructions|fourAdder|Add0~7 ) # (!\DP|instructions|PC|out [5]))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~7 ),
	.combout(\DP|instructions|fourAdder|Add0~9_combout ),
	.cout(\DP|instructions|fourAdder|Add0~10 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~9 .lut_mask = 16'h3C3F;
defparam \DP|instructions|fourAdder|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal8~0 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal8~0_combout  = (!\DP|instructions|PC|out [4] & (!\DP|instructions|PC|out [3] & \DP|instructions|PC|out [5]))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [4]),
	.datac(\DP|instructions|PC|out [3]),
	.datad(\DP|instructions|PC|out [5]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal8~0 .lut_mask = 16'h0300;
defparam \DP|instructions|instructionMemory|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal8~1 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal8~1_combout  = (!\DP|instructions|PC|out [2] & (\DP|instructions|instructionMemory|Equal0~8_combout  & (\DP|instructions|instructionMemory|Equal8~0_combout  & \DP|instructions|instructionMemory|Equal0~4_combout )))

	.dataa(\DP|instructions|PC|out [2]),
	.datab(\DP|instructions|instructionMemory|Equal0~8_combout ),
	.datac(\DP|instructions|instructionMemory|Equal8~0_combout ),
	.datad(\DP|instructions|instructionMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal8~1 .lut_mask = 16'h4000;
defparam \DP|instructions|instructionMemory|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N30
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideNor0~4 (
// Equation(s):
// \DP|instructions|instructionMemory|WideNor0~4_combout  = \DP|instructions|PC|out [3] $ (\DP|instructions|PC|out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|instructions|PC|out [3]),
	.datad(\DP|instructions|PC|out [4]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideNor0~4 .lut_mask = 16'h0FF0;
defparam \DP|instructions|instructionMemory|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideNor0~5 (
// Equation(s):
// \DP|instructions|instructionMemory|WideNor0~5_combout  = (!\DP|instructions|instructionMemory|Equal8~1_combout  & ((\DP|instructions|instructionMemory|WideNor0~4_combout ) # ((!\DP|instructions|instructionMemory|Equal0~9_combout  & 
// !\DP|instructions|instructionMemory|Equal1~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.datab(\DP|instructions|instructionMemory|Equal8~1_combout ),
	.datac(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~4_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideNor0~5 .lut_mask = 16'h3301;
defparam \DP|instructions|instructionMemory|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
fiftyfivenm_lcell_comb \CU|Equal10~0 (
// Equation(s):
// \CU|Equal10~0_combout  = (\DP|instructions|instructionMemory|WideOr11~combout  & (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|instructions|instructionMemory|WideNor0~5_combout  & !\DP|instructions|instructionMemory|Equal5~1_combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\CU|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal10~0 .lut_mask = 16'h0020;
defparam \CU|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
fiftyfivenm_lcell_comb \CU|immSel[1]~0 (
// Equation(s):
// \CU|immSel[1]~0_combout  = (\DP|instructions|instructionMemory|WideNor0~5_combout  & (((!\DP|instructions|instructionMemory|WideOr11~combout )))) # (!\DP|instructions|instructionMemory|WideNor0~5_combout  & 
// ((\DP|instructions|instructionMemory|Equal5~1_combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\CU|immSel[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|immSel[1]~0 .lut_mask = 16'h3F2E;
defparam \CU|immSel[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
fiftyfivenm_clkctrl \CU|immSel[1]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CU|immSel[1]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CU|immSel[1]~0clkctrl_outclk ));
// synopsys translate_off
defparam \CU|immSel[1]~0clkctrl .clock_type = "global clock";
defparam \CU|immSel[1]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
fiftyfivenm_lcell_comb \CU|immSel[0] (
// Equation(s):
// \CU|immSel [0] = (GLOBAL(\CU|immSel[1]~0clkctrl_outclk ) & (\CU|immSel [0])) # (!GLOBAL(\CU|immSel[1]~0clkctrl_outclk ) & ((\CU|Equal10~0_combout )))

	.dataa(gnd),
	.datab(\CU|immSel [0]),
	.datac(\CU|Equal10~0_combout ),
	.datad(\CU|immSel[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\CU|immSel [0]),
	.cout());
// synopsys translate_off
defparam \CU|immSel[0] .lut_mask = 16'hCCF0;
defparam \CU|immSel[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
fiftyfivenm_lcell_comb \DP|imm|immOut[6]~8 (
// Equation(s):
// \DP|imm|immOut[6]~8_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\CU|immSel [1] & \CU|immSel [0]))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(gnd),
	.datac(\CU|immSel [1]),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|imm|immOut[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|immOut[6]~8 .lut_mask = 16'hFAAA;
defparam \DP|imm|immOut[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal6~0 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal6~0_combout  = (\DP|instructions|instructionMemory|Equal0~9_combout  & (\DP|instructions|PC|out [3] & \DP|instructions|PC|out [4]))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.datac(\DP|instructions|PC|out [3]),
	.datad(\DP|instructions|PC|out [4]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal6~0 .lut_mask = 16'hC000;
defparam \DP|instructions|instructionMemory|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
fiftyfivenm_lcell_comb \DP|imm|immOut[4]~6 (
// Equation(s):
// \DP|imm|immOut[4]~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\CU|immSel [1] & ((\CU|immSel [0]))) # (!\CU|immSel [1] & (\DP|instructions|instructionMemory|Equal6~0_combout  & !\CU|immSel [0])))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datac(\CU|immSel [1]),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|imm|immOut[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|immOut[4]~6 .lut_mask = 16'hFAAE;
defparam \DP|imm|immOut[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr1~0 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr1~0_combout  = (!\DP|instructions|PC|out [3] & ((\DP|instructions|PC|out [4] & ((\DP|instructions|instructionMemory|Equal1~0_combout ))) # (!\DP|instructions|PC|out [4] & 
// (\DP|instructions|instructionMemory|Equal0~9_combout ))))

	.dataa(\DP|instructions|PC|out [3]),
	.datab(\DP|instructions|PC|out [4]),
	.datac(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.datad(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr1~0 .lut_mask = 16'h5410;
defparam \DP|instructions|instructionMemory|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal1~1 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal1~1_combout  = (!\DP|instructions|PC|out [3] & (!\DP|instructions|PC|out [4] & \DP|instructions|instructionMemory|Equal1~0_combout ))

	.dataa(\DP|instructions|PC|out [3]),
	.datab(gnd),
	.datac(\DP|instructions|PC|out [4]),
	.datad(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal1~1 .lut_mask = 16'h0500;
defparam \DP|instructions|instructionMemory|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr1 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr1~combout  = (\DP|instructions|instructionMemory|WideOr1~0_combout ) # ((\DP|instructions|instructionMemory|Equal1~1_combout ) # (\DP|instructions|instructionMemory|WideNor0~2_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\DP|instructions|instructionMemory|Equal1~1_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr1 .lut_mask = 16'hFFFA;
defparam \DP|instructions|instructionMemory|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|out~5 (
// Equation(s):
// \DP|instructions|instructionMemory|out~5_combout  = (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|instructions|instructionMemory|Equal8~1_combout ) # ((\DP|instructions|instructionMemory|Equal1~0_combout ) # 
// (\DP|instructions|instructionMemory|Equal0~9_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal8~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datac(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|out~5 .lut_mask = 16'h00FE;
defparam \DP|instructions|instructionMemory|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N20
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal2~0 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal2~0_combout  = (\DP|instructions|PC|out [3] & (\DP|instructions|instructionMemory|Equal0~9_combout  & !\DP|instructions|PC|out [4]))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [3]),
	.datac(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.datad(\DP|instructions|PC|out [4]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal2~0 .lut_mask = 16'h00C0;
defparam \DP|instructions|instructionMemory|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr8 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr8~combout  = (\DP|instructions|instructionMemory|Equal6~0_combout ) # (((\DP|instructions|instructionMemory|Equal2~0_combout ) # (\DP|instructions|instructionMemory|Equal1~1_combout )) # 
// (!\DP|instructions|instructionMemory|out~5_combout ))

	.dataa(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datab(\DP|instructions|instructionMemory|out~5_combout ),
	.datac(\DP|instructions|instructionMemory|Equal2~0_combout ),
	.datad(\DP|instructions|instructionMemory|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr8 .lut_mask = 16'hFFFB;
defparam \DP|instructions|instructionMemory|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
fiftyfivenm_lcell_comb \DP|imm|immOut[1]~3 (
// Equation(s):
// \DP|imm|immOut[1]~3_combout  = (\CU|immSel [0] & (((\DP|instructions|instructionMemory|WideOr8~combout ) # (\CU|immSel [1])))) # (!\CU|immSel [0] & ((\CU|immSel [1] & ((\DP|instructions|instructionMemory|WideOr8~combout ))) # (!\CU|immSel [1] & 
// (\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\CU|immSel [0]),
	.datac(\DP|instructions|instructionMemory|WideOr8~combout ),
	.datad(\CU|immSel [1]),
	.cin(gnd),
	.combout(\DP|imm|immOut[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|immOut[1]~3 .lut_mask = 16'hFCE2;
defparam \DP|imm|immOut[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr9~0 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr9~0_combout  = (\DP|instructions|instructionMemory|Equal1~0_combout ) # (\DP|instructions|instructionMemory|Equal9~0_combout )

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr9~0 .lut_mask = 16'hFFCC;
defparam \DP|instructions|instructionMemory|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
fiftyfivenm_lcell_comb \DP|imm|immOut[0]~2 (
// Equation(s):
// \DP|imm|immOut[0]~2_combout  = (\CU|immSel [1] & (((\CU|immSel [0])))) # (!\CU|immSel [1] & ((\CU|immSel [0] & ((!\DP|instructions|instructionMemory|WideOr9~0_combout ))) # (!\CU|immSel [0] & (!\DP|instructions|instructionMemory|WideOr2~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr9~0_combout ),
	.datac(\CU|immSel [1]),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|imm|immOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|immOut[0]~2 .lut_mask = 16'hF305;
defparam \DP|imm|immOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~0 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~0_combout  = (\DP|instructions|PC|out [0] & (\DP|imm|immOut[0]~2_combout  $ (VCC))) # (!\DP|instructions|PC|out [0] & (\DP|imm|immOut[0]~2_combout  & VCC))
// \DP|instructions|offsetAdder|Add0~1  = CARRY((\DP|instructions|PC|out [0] & \DP|imm|immOut[0]~2_combout ))

	.dataa(\DP|instructions|PC|out [0]),
	.datab(\DP|imm|immOut[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|instructions|offsetAdder|Add0~0_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~1 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~0 .lut_mask = 16'h6688;
defparam \DP|instructions|offsetAdder|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
fiftyfivenm_lcell_comb \DP|instructions|PCmux|out[0]~0 (
// Equation(s):
// \DP|instructions|PCmux|out[0]~0_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~0_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|PC|out [0]))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [0]),
	.datac(\CU|PCsrc~combout ),
	.datad(\DP|instructions|offsetAdder|Add0~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|PCmux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|PCmux|out[0]~0 .lut_mask = 16'hFC0C;
defparam \DP|instructions|PCmux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N19
dffeas \DP|instructions|PC|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|instructions|PCmux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[0] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~2 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~2_combout  = (\DP|instructions|PC|out [1] & ((\DP|imm|immOut[1]~3_combout  & (\DP|instructions|offsetAdder|Add0~1  & VCC)) # (!\DP|imm|immOut[1]~3_combout  & (!\DP|instructions|offsetAdder|Add0~1 )))) # 
// (!\DP|instructions|PC|out [1] & ((\DP|imm|immOut[1]~3_combout  & (!\DP|instructions|offsetAdder|Add0~1 )) # (!\DP|imm|immOut[1]~3_combout  & ((\DP|instructions|offsetAdder|Add0~1 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~3  = CARRY((\DP|instructions|PC|out [1] & (!\DP|imm|immOut[1]~3_combout  & !\DP|instructions|offsetAdder|Add0~1 )) # (!\DP|instructions|PC|out [1] & ((!\DP|instructions|offsetAdder|Add0~1 ) # (!\DP|imm|immOut[1]~3_combout 
// ))))

	.dataa(\DP|instructions|PC|out [1]),
	.datab(\DP|imm|immOut[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~1 ),
	.combout(\DP|instructions|offsetAdder|Add0~2_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~3 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~2 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
fiftyfivenm_lcell_comb \DP|instructions|PCmux|out[1]~1 (
// Equation(s):
// \DP|instructions|PCmux|out[1]~1_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~2_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|PC|out [1]))

	.dataa(\CU|PCsrc~combout ),
	.datab(gnd),
	.datac(\DP|instructions|PC|out [1]),
	.datad(\DP|instructions|offsetAdder|Add0~2_combout ),
	.cin(gnd),
	.combout(\DP|instructions|PCmux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|PCmux|out[1]~1 .lut_mask = 16'hFA50;
defparam \DP|instructions|PCmux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N7
dffeas \DP|instructions|PC|out[1] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|PCmux|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[1] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~4 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~4_combout  = ((\DP|imm|immOut[2]~4_combout  $ (\DP|instructions|PC|out [2] $ (!\DP|instructions|offsetAdder|Add0~3 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~5  = CARRY((\DP|imm|immOut[2]~4_combout  & ((\DP|instructions|PC|out [2]) # (!\DP|instructions|offsetAdder|Add0~3 ))) # (!\DP|imm|immOut[2]~4_combout  & (\DP|instructions|PC|out [2] & !\DP|instructions|offsetAdder|Add0~3 
// )))

	.dataa(\DP|imm|immOut[2]~4_combout ),
	.datab(\DP|instructions|PC|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~3 ),
	.combout(\DP|instructions|offsetAdder|Add0~4_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~5 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~4 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~6 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~6_combout  = (\DP|imm|immOut[3]~5_combout  & ((\DP|instructions|PC|out [3] & (\DP|instructions|offsetAdder|Add0~5  & VCC)) # (!\DP|instructions|PC|out [3] & (!\DP|instructions|offsetAdder|Add0~5 )))) # 
// (!\DP|imm|immOut[3]~5_combout  & ((\DP|instructions|PC|out [3] & (!\DP|instructions|offsetAdder|Add0~5 )) # (!\DP|instructions|PC|out [3] & ((\DP|instructions|offsetAdder|Add0~5 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~7  = CARRY((\DP|imm|immOut[3]~5_combout  & (!\DP|instructions|PC|out [3] & !\DP|instructions|offsetAdder|Add0~5 )) # (!\DP|imm|immOut[3]~5_combout  & ((!\DP|instructions|offsetAdder|Add0~5 ) # (!\DP|instructions|PC|out 
// [3]))))

	.dataa(\DP|imm|immOut[3]~5_combout ),
	.datab(\DP|instructions|PC|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~5 ),
	.combout(\DP|instructions|offsetAdder|Add0~6_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~7 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~6 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~8 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~8_combout  = ((\DP|instructions|PC|out [4] $ (\DP|imm|immOut[4]~6_combout  $ (!\DP|instructions|offsetAdder|Add0~7 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~9  = CARRY((\DP|instructions|PC|out [4] & ((\DP|imm|immOut[4]~6_combout ) # (!\DP|instructions|offsetAdder|Add0~7 ))) # (!\DP|instructions|PC|out [4] & (\DP|imm|immOut[4]~6_combout  & !\DP|instructions|offsetAdder|Add0~7 
// )))

	.dataa(\DP|instructions|PC|out [4]),
	.datab(\DP|imm|immOut[4]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~7 ),
	.combout(\DP|instructions|offsetAdder|Add0~8_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~9 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~8 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~10 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~10_combout  = (\DP|instructions|PC|out [5] & ((\DP|imm|immOut[5]~7_combout  & (\DP|instructions|offsetAdder|Add0~9  & VCC)) # (!\DP|imm|immOut[5]~7_combout  & (!\DP|instructions|offsetAdder|Add0~9 )))) # 
// (!\DP|instructions|PC|out [5] & ((\DP|imm|immOut[5]~7_combout  & (!\DP|instructions|offsetAdder|Add0~9 )) # (!\DP|imm|immOut[5]~7_combout  & ((\DP|instructions|offsetAdder|Add0~9 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~11  = CARRY((\DP|instructions|PC|out [5] & (!\DP|imm|immOut[5]~7_combout  & !\DP|instructions|offsetAdder|Add0~9 )) # (!\DP|instructions|PC|out [5] & ((!\DP|instructions|offsetAdder|Add0~9 ) # 
// (!\DP|imm|immOut[5]~7_combout ))))

	.dataa(\DP|instructions|PC|out [5]),
	.datab(\DP|imm|immOut[5]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~9 ),
	.combout(\DP|instructions|offsetAdder|Add0~10_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~11 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~10 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~12 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~12_combout  = ((\DP|instructions|PC|out [6] $ (\DP|imm|immOut[6]~8_combout  $ (!\DP|instructions|offsetAdder|Add0~11 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~13  = CARRY((\DP|instructions|PC|out [6] & ((\DP|imm|immOut[6]~8_combout ) # (!\DP|instructions|offsetAdder|Add0~11 ))) # (!\DP|instructions|PC|out [6] & (\DP|imm|immOut[6]~8_combout  & 
// !\DP|instructions|offsetAdder|Add0~11 )))

	.dataa(\DP|instructions|PC|out [6]),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~11 ),
	.combout(\DP|instructions|offsetAdder|Add0~12_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~13 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~12 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~12 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~12_combout  = (\DP|instructions|PC|out [6] & (\DP|instructions|fourAdder|Add0~10  $ (GND))) # (!\DP|instructions|PC|out [6] & (!\DP|instructions|fourAdder|Add0~10  & VCC))
// \DP|instructions|fourAdder|Add0~13  = CARRY((\DP|instructions|PC|out [6] & !\DP|instructions|fourAdder|Add0~10 ))

	.dataa(\DP|instructions|PC|out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~10 ),
	.combout(\DP|instructions|fourAdder|Add0~12_combout ),
	.cout(\DP|instructions|fourAdder|Add0~13 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~12 .lut_mask = 16'hA50A;
defparam \DP|instructions|fourAdder|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~14 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~14_combout  = (\CU|PCsrc~combout  & (\DP|instructions|offsetAdder|Add0~12_combout )) # (!\CU|PCsrc~combout  & ((\DP|instructions|fourAdder|Add0~12_combout )))

	.dataa(\CU|PCsrc~combout ),
	.datab(gnd),
	.datac(\DP|instructions|offsetAdder|Add0~12_combout ),
	.datad(\DP|instructions|fourAdder|Add0~12_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~14 .lut_mask = 16'hF5A0;
defparam \DP|instructions|fourAdder|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N7
dffeas \DP|instructions|PC|out[6] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\DP|instructions|fourAdder|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[6] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~15 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~15_combout  = (\DP|instructions|PC|out [7] & (!\DP|instructions|fourAdder|Add0~13 )) # (!\DP|instructions|PC|out [7] & ((\DP|instructions|fourAdder|Add0~13 ) # (GND)))
// \DP|instructions|fourAdder|Add0~16  = CARRY((!\DP|instructions|fourAdder|Add0~13 ) # (!\DP|instructions|PC|out [7]))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~13 ),
	.combout(\DP|instructions|fourAdder|Add0~15_combout ),
	.cout(\DP|instructions|fourAdder|Add0~16 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~15 .lut_mask = 16'h3C3F;
defparam \DP|instructions|fourAdder|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~14 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~14_combout  = (\DP|instructions|PC|out [7] & ((\DP|imm|immOut[6]~8_combout  & (\DP|instructions|offsetAdder|Add0~13  & VCC)) # (!\DP|imm|immOut[6]~8_combout  & (!\DP|instructions|offsetAdder|Add0~13 )))) # 
// (!\DP|instructions|PC|out [7] & ((\DP|imm|immOut[6]~8_combout  & (!\DP|instructions|offsetAdder|Add0~13 )) # (!\DP|imm|immOut[6]~8_combout  & ((\DP|instructions|offsetAdder|Add0~13 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~15  = CARRY((\DP|instructions|PC|out [7] & (!\DP|imm|immOut[6]~8_combout  & !\DP|instructions|offsetAdder|Add0~13 )) # (!\DP|instructions|PC|out [7] & ((!\DP|instructions|offsetAdder|Add0~13 ) # 
// (!\DP|imm|immOut[6]~8_combout ))))

	.dataa(\DP|instructions|PC|out [7]),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~13 ),
	.combout(\DP|instructions|offsetAdder|Add0~14_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~15 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~14 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~17 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~17_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~14_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~15_combout ))

	.dataa(\CU|PCsrc~combout ),
	.datab(gnd),
	.datac(\DP|instructions|fourAdder|Add0~15_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~14_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~17 .lut_mask = 16'hFA50;
defparam \DP|instructions|fourAdder|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N29
dffeas \DP|instructions|PC|out[7] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[7] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~18 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~18_combout  = (\DP|instructions|PC|out [8] & (\DP|instructions|fourAdder|Add0~16  $ (GND))) # (!\DP|instructions|PC|out [8] & (!\DP|instructions|fourAdder|Add0~16  & VCC))
// \DP|instructions|fourAdder|Add0~19  = CARRY((\DP|instructions|PC|out [8] & !\DP|instructions|fourAdder|Add0~16 ))

	.dataa(\DP|instructions|PC|out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~16 ),
	.combout(\DP|instructions|fourAdder|Add0~18_combout ),
	.cout(\DP|instructions|fourAdder|Add0~19 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~18 .lut_mask = 16'hA50A;
defparam \DP|instructions|fourAdder|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~16 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~16_combout  = ((\DP|instructions|PC|out [8] $ (\DP|imm|immOut[6]~8_combout  $ (!\DP|instructions|offsetAdder|Add0~15 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~17  = CARRY((\DP|instructions|PC|out [8] & ((\DP|imm|immOut[6]~8_combout ) # (!\DP|instructions|offsetAdder|Add0~15 ))) # (!\DP|instructions|PC|out [8] & (\DP|imm|immOut[6]~8_combout  & 
// !\DP|instructions|offsetAdder|Add0~15 )))

	.dataa(\DP|instructions|PC|out [8]),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~15 ),
	.combout(\DP|instructions|offsetAdder|Add0~16_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~17 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~16 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~20 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~20_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~16_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~18_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|fourAdder|Add0~18_combout ),
	.datac(\CU|PCsrc~combout ),
	.datad(\DP|instructions|offsetAdder|Add0~16_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~20 .lut_mask = 16'hFC0C;
defparam \DP|instructions|fourAdder|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N13
dffeas \DP|instructions|PC|out[8] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[8] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~21 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~21_combout  = (\DP|instructions|PC|out [9] & (!\DP|instructions|fourAdder|Add0~19 )) # (!\DP|instructions|PC|out [9] & ((\DP|instructions|fourAdder|Add0~19 ) # (GND)))
// \DP|instructions|fourAdder|Add0~22  = CARRY((!\DP|instructions|fourAdder|Add0~19 ) # (!\DP|instructions|PC|out [9]))

	.dataa(\DP|instructions|PC|out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~19 ),
	.combout(\DP|instructions|fourAdder|Add0~21_combout ),
	.cout(\DP|instructions|fourAdder|Add0~22 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~21 .lut_mask = 16'h5A5F;
defparam \DP|instructions|fourAdder|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~18 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~18_combout  = (\DP|instructions|PC|out [9] & ((\DP|imm|immOut[6]~8_combout  & (\DP|instructions|offsetAdder|Add0~17  & VCC)) # (!\DP|imm|immOut[6]~8_combout  & (!\DP|instructions|offsetAdder|Add0~17 )))) # 
// (!\DP|instructions|PC|out [9] & ((\DP|imm|immOut[6]~8_combout  & (!\DP|instructions|offsetAdder|Add0~17 )) # (!\DP|imm|immOut[6]~8_combout  & ((\DP|instructions|offsetAdder|Add0~17 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~19  = CARRY((\DP|instructions|PC|out [9] & (!\DP|imm|immOut[6]~8_combout  & !\DP|instructions|offsetAdder|Add0~17 )) # (!\DP|instructions|PC|out [9] & ((!\DP|instructions|offsetAdder|Add0~17 ) # 
// (!\DP|imm|immOut[6]~8_combout ))))

	.dataa(\DP|instructions|PC|out [9]),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~17 ),
	.combout(\DP|instructions|offsetAdder|Add0~18_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~19 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~18 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~23 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~23_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~18_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~21_combout ))

	.dataa(gnd),
	.datab(\CU|PCsrc~combout ),
	.datac(\DP|instructions|fourAdder|Add0~21_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~18_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~23 .lut_mask = 16'hFC30;
defparam \DP|instructions|fourAdder|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N9
dffeas \DP|instructions|PC|out[9] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[9] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~24 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~24_combout  = (\DP|instructions|PC|out [10] & (\DP|instructions|fourAdder|Add0~22  $ (GND))) # (!\DP|instructions|PC|out [10] & (!\DP|instructions|fourAdder|Add0~22  & VCC))
// \DP|instructions|fourAdder|Add0~25  = CARRY((\DP|instructions|PC|out [10] & !\DP|instructions|fourAdder|Add0~22 ))

	.dataa(\DP|instructions|PC|out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~22 ),
	.combout(\DP|instructions|fourAdder|Add0~24_combout ),
	.cout(\DP|instructions|fourAdder|Add0~25 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~24 .lut_mask = 16'hA50A;
defparam \DP|instructions|fourAdder|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~20 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~20_combout  = ((\DP|instructions|PC|out [10] $ (\DP|imm|immOut[6]~8_combout  $ (!\DP|instructions|offsetAdder|Add0~19 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~21  = CARRY((\DP|instructions|PC|out [10] & ((\DP|imm|immOut[6]~8_combout ) # (!\DP|instructions|offsetAdder|Add0~19 ))) # (!\DP|instructions|PC|out [10] & (\DP|imm|immOut[6]~8_combout  & 
// !\DP|instructions|offsetAdder|Add0~19 )))

	.dataa(\DP|instructions|PC|out [10]),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~19 ),
	.combout(\DP|instructions|offsetAdder|Add0~20_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~21 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~20 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~26 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~26_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~20_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~24_combout ))

	.dataa(gnd),
	.datab(\CU|PCsrc~combout ),
	.datac(\DP|instructions|fourAdder|Add0~24_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~20_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~26 .lut_mask = 16'hFC30;
defparam \DP|instructions|fourAdder|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N5
dffeas \DP|instructions|PC|out[10] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[10] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~27 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~27_combout  = (\DP|instructions|PC|out [11] & (!\DP|instructions|fourAdder|Add0~25 )) # (!\DP|instructions|PC|out [11] & ((\DP|instructions|fourAdder|Add0~25 ) # (GND)))
// \DP|instructions|fourAdder|Add0~28  = CARRY((!\DP|instructions|fourAdder|Add0~25 ) # (!\DP|instructions|PC|out [11]))

	.dataa(\DP|instructions|PC|out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~25 ),
	.combout(\DP|instructions|fourAdder|Add0~27_combout ),
	.cout(\DP|instructions|fourAdder|Add0~28 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~27 .lut_mask = 16'h5A5F;
defparam \DP|instructions|fourAdder|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
fiftyfivenm_lcell_comb \DP|imm|immOut[11]~41 (
// Equation(s):
// \DP|imm|immOut[11]~41_combout  = (\CU|immSel [1] & ((\CU|immSel [0]) # ((!\DP|instructions|instructionMemory|Equal9~0_combout  & !\DP|instructions|instructionMemory|Equal1~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\CU|immSel [1]),
	.datac(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|imm|immOut[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|immOut[11]~41 .lut_mask = 16'hCC04;
defparam \DP|imm|immOut[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~22 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~22_combout  = (\DP|imm|immOut[11]~41_combout  & ((\DP|instructions|PC|out [11] & (\DP|instructions|offsetAdder|Add0~21  & VCC)) # (!\DP|instructions|PC|out [11] & (!\DP|instructions|offsetAdder|Add0~21 )))) # 
// (!\DP|imm|immOut[11]~41_combout  & ((\DP|instructions|PC|out [11] & (!\DP|instructions|offsetAdder|Add0~21 )) # (!\DP|instructions|PC|out [11] & ((\DP|instructions|offsetAdder|Add0~21 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~23  = CARRY((\DP|imm|immOut[11]~41_combout  & (!\DP|instructions|PC|out [11] & !\DP|instructions|offsetAdder|Add0~21 )) # (!\DP|imm|immOut[11]~41_combout  & ((!\DP|instructions|offsetAdder|Add0~21 ) # 
// (!\DP|instructions|PC|out [11]))))

	.dataa(\DP|imm|immOut[11]~41_combout ),
	.datab(\DP|instructions|PC|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~21 ),
	.combout(\DP|instructions|offsetAdder|Add0~22_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~23 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~22 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~29 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~29_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~22_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~27_combout ))

	.dataa(\DP|instructions|fourAdder|Add0~27_combout ),
	.datab(\CU|PCsrc~combout ),
	.datac(\DP|instructions|offsetAdder|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~29 .lut_mask = 16'hE2E2;
defparam \DP|instructions|fourAdder|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N25
dffeas \DP|instructions|PC|out[11] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[11] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal0~1 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal0~1_combout  = (!\DP|instructions|PC|out [8] & (!\DP|instructions|PC|out [9] & (!\DP|instructions|PC|out [10] & !\DP|instructions|PC|out [11])))

	.dataa(\DP|instructions|PC|out [8]),
	.datab(\DP|instructions|PC|out [9]),
	.datac(\DP|instructions|PC|out [10]),
	.datad(\DP|instructions|PC|out [11]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal0~1 .lut_mask = 16'h0001;
defparam \DP|instructions|instructionMemory|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~30 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~30_combout  = (\DP|instructions|PC|out [12] & (\DP|instructions|fourAdder|Add0~28  $ (GND))) # (!\DP|instructions|PC|out [12] & (!\DP|instructions|fourAdder|Add0~28  & VCC))
// \DP|instructions|fourAdder|Add0~31  = CARRY((\DP|instructions|PC|out [12] & !\DP|instructions|fourAdder|Add0~28 ))

	.dataa(\DP|instructions|PC|out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~28 ),
	.combout(\DP|instructions|fourAdder|Add0~30_combout ),
	.cout(\DP|instructions|fourAdder|Add0~31 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~30 .lut_mask = 16'hA50A;
defparam \DP|instructions|fourAdder|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~24 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~24_combout  = ((\DP|instructions|PC|out [12] $ (\DP|imm|Mux8~0_combout  $ (!\DP|instructions|offsetAdder|Add0~23 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~25  = CARRY((\DP|instructions|PC|out [12] & ((\DP|imm|Mux8~0_combout ) # (!\DP|instructions|offsetAdder|Add0~23 ))) # (!\DP|instructions|PC|out [12] & (\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~23 )))

	.dataa(\DP|instructions|PC|out [12]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~23 ),
	.combout(\DP|instructions|offsetAdder|Add0~24_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~25 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~24 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~32 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~32_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~24_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~30_combout ))

	.dataa(gnd),
	.datab(\CU|PCsrc~combout ),
	.datac(\DP|instructions|fourAdder|Add0~30_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~24_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~32 .lut_mask = 16'hFC30;
defparam \DP|instructions|fourAdder|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N29
dffeas \DP|instructions|PC|out[12] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[12] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~33 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~33_combout  = (\DP|instructions|PC|out [13] & (!\DP|instructions|fourAdder|Add0~31 )) # (!\DP|instructions|PC|out [13] & ((\DP|instructions|fourAdder|Add0~31 ) # (GND)))
// \DP|instructions|fourAdder|Add0~34  = CARRY((!\DP|instructions|fourAdder|Add0~31 ) # (!\DP|instructions|PC|out [13]))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~31 ),
	.combout(\DP|instructions|fourAdder|Add0~33_combout ),
	.cout(\DP|instructions|fourAdder|Add0~34 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~33 .lut_mask = 16'h3C3F;
defparam \DP|instructions|fourAdder|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~26 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~26_combout  = (\DP|instructions|PC|out [13] & ((\DP|imm|Mux8~0_combout  & (\DP|instructions|offsetAdder|Add0~25  & VCC)) # (!\DP|imm|Mux8~0_combout  & (!\DP|instructions|offsetAdder|Add0~25 )))) # 
// (!\DP|instructions|PC|out [13] & ((\DP|imm|Mux8~0_combout  & (!\DP|instructions|offsetAdder|Add0~25 )) # (!\DP|imm|Mux8~0_combout  & ((\DP|instructions|offsetAdder|Add0~25 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~27  = CARRY((\DP|instructions|PC|out [13] & (!\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~25 )) # (!\DP|instructions|PC|out [13] & ((!\DP|instructions|offsetAdder|Add0~25 ) # (!\DP|imm|Mux8~0_combout ))))

	.dataa(\DP|instructions|PC|out [13]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~25 ),
	.combout(\DP|instructions|offsetAdder|Add0~26_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~27 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~26 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~35 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~35_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~26_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~33_combout ))

	.dataa(\DP|instructions|fourAdder|Add0~33_combout ),
	.datab(\CU|PCsrc~combout ),
	.datac(\DP|instructions|offsetAdder|Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~35 .lut_mask = 16'hE2E2;
defparam \DP|instructions|fourAdder|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N17
dffeas \DP|instructions|PC|out[13] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[13] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~28 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~28_combout  = ((\DP|instructions|PC|out [14] $ (\DP|imm|Mux8~0_combout  $ (!\DP|instructions|offsetAdder|Add0~27 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~29  = CARRY((\DP|instructions|PC|out [14] & ((\DP|imm|Mux8~0_combout ) # (!\DP|instructions|offsetAdder|Add0~27 ))) # (!\DP|instructions|PC|out [14] & (\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~27 )))

	.dataa(\DP|instructions|PC|out [14]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~27 ),
	.combout(\DP|instructions|offsetAdder|Add0~28_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~29 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~28 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~36 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~36_combout  = (\DP|instructions|PC|out [14] & (\DP|instructions|fourAdder|Add0~34  $ (GND))) # (!\DP|instructions|PC|out [14] & (!\DP|instructions|fourAdder|Add0~34  & VCC))
// \DP|instructions|fourAdder|Add0~37  = CARRY((\DP|instructions|PC|out [14] & !\DP|instructions|fourAdder|Add0~34 ))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~34 ),
	.combout(\DP|instructions|fourAdder|Add0~36_combout ),
	.cout(\DP|instructions|fourAdder|Add0~37 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~36 .lut_mask = 16'hC30C;
defparam \DP|instructions|fourAdder|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~38 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~38_combout  = (\CU|PCsrc~combout  & (\DP|instructions|offsetAdder|Add0~28_combout )) # (!\CU|PCsrc~combout  & ((\DP|instructions|fourAdder|Add0~36_combout )))

	.dataa(gnd),
	.datab(\CU|PCsrc~combout ),
	.datac(\DP|instructions|offsetAdder|Add0~28_combout ),
	.datad(\DP|instructions|fourAdder|Add0~36_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~38 .lut_mask = 16'hF3C0;
defparam \DP|instructions|fourAdder|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N27
dffeas \DP|instructions|PC|out[14] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[14] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~39 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~39_combout  = (\DP|instructions|PC|out [15] & (!\DP|instructions|fourAdder|Add0~37 )) # (!\DP|instructions|PC|out [15] & ((\DP|instructions|fourAdder|Add0~37 ) # (GND)))
// \DP|instructions|fourAdder|Add0~40  = CARRY((!\DP|instructions|fourAdder|Add0~37 ) # (!\DP|instructions|PC|out [15]))

	.dataa(\DP|instructions|PC|out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~37 ),
	.combout(\DP|instructions|fourAdder|Add0~39_combout ),
	.cout(\DP|instructions|fourAdder|Add0~40 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~39 .lut_mask = 16'h5A5F;
defparam \DP|instructions|fourAdder|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~30 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~30_combout  = (\DP|instructions|PC|out [15] & ((\DP|imm|Mux8~0_combout  & (\DP|instructions|offsetAdder|Add0~29  & VCC)) # (!\DP|imm|Mux8~0_combout  & (!\DP|instructions|offsetAdder|Add0~29 )))) # 
// (!\DP|instructions|PC|out [15] & ((\DP|imm|Mux8~0_combout  & (!\DP|instructions|offsetAdder|Add0~29 )) # (!\DP|imm|Mux8~0_combout  & ((\DP|instructions|offsetAdder|Add0~29 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~31  = CARRY((\DP|instructions|PC|out [15] & (!\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~29 )) # (!\DP|instructions|PC|out [15] & ((!\DP|instructions|offsetAdder|Add0~29 ) # (!\DP|imm|Mux8~0_combout ))))

	.dataa(\DP|instructions|PC|out [15]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~29 ),
	.combout(\DP|instructions|offsetAdder|Add0~30_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~31 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~30 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~41 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~41_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~30_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~39_combout ))

	.dataa(\DP|instructions|fourAdder|Add0~39_combout ),
	.datab(\CU|PCsrc~combout ),
	.datac(\DP|instructions|offsetAdder|Add0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~41 .lut_mask = 16'hE2E2;
defparam \DP|instructions|fourAdder|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N23
dffeas \DP|instructions|PC|out[15] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[15] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal0~2 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal0~2_combout  = (!\DP|instructions|PC|out [15] & (!\DP|instructions|PC|out [13] & (!\DP|instructions|PC|out [14] & !\DP|instructions|PC|out [12])))

	.dataa(\DP|instructions|PC|out [15]),
	.datab(\DP|instructions|PC|out [13]),
	.datac(\DP|instructions|PC|out [14]),
	.datad(\DP|instructions|PC|out [12]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal0~2 .lut_mask = 16'h0001;
defparam \DP|instructions|instructionMemory|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~42 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~42_combout  = (\DP|instructions|PC|out [16] & (\DP|instructions|fourAdder|Add0~40  $ (GND))) # (!\DP|instructions|PC|out [16] & (!\DP|instructions|fourAdder|Add0~40  & VCC))
// \DP|instructions|fourAdder|Add0~43  = CARRY((\DP|instructions|PC|out [16] & !\DP|instructions|fourAdder|Add0~40 ))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~40 ),
	.combout(\DP|instructions|fourAdder|Add0~42_combout ),
	.cout(\DP|instructions|fourAdder|Add0~43 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~42 .lut_mask = 16'hC30C;
defparam \DP|instructions|fourAdder|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~32 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~32_combout  = ((\DP|instructions|PC|out [16] $ (\DP|imm|Mux8~0_combout  $ (!\DP|instructions|offsetAdder|Add0~31 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~33  = CARRY((\DP|instructions|PC|out [16] & ((\DP|imm|Mux8~0_combout ) # (!\DP|instructions|offsetAdder|Add0~31 ))) # (!\DP|instructions|PC|out [16] & (\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~31 )))

	.dataa(\DP|instructions|PC|out [16]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~31 ),
	.combout(\DP|instructions|offsetAdder|Add0~32_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~33 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~32 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~44 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~44_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~32_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~42_combout ))

	.dataa(\DP|instructions|fourAdder|Add0~42_combout ),
	.datab(\CU|PCsrc~combout ),
	.datac(gnd),
	.datad(\DP|instructions|offsetAdder|Add0~32_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~44 .lut_mask = 16'hEE22;
defparam \DP|instructions|fourAdder|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N19
dffeas \DP|instructions|PC|out[16] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[16] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~45 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~45_combout  = (\DP|instructions|PC|out [17] & (!\DP|instructions|fourAdder|Add0~43 )) # (!\DP|instructions|PC|out [17] & ((\DP|instructions|fourAdder|Add0~43 ) # (GND)))
// \DP|instructions|fourAdder|Add0~46  = CARRY((!\DP|instructions|fourAdder|Add0~43 ) # (!\DP|instructions|PC|out [17]))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~43 ),
	.combout(\DP|instructions|fourAdder|Add0~45_combout ),
	.cout(\DP|instructions|fourAdder|Add0~46 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~45 .lut_mask = 16'h3C3F;
defparam \DP|instructions|fourAdder|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~34 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~34_combout  = (\DP|imm|Mux8~0_combout  & ((\DP|instructions|PC|out [17] & (\DP|instructions|offsetAdder|Add0~33  & VCC)) # (!\DP|instructions|PC|out [17] & (!\DP|instructions|offsetAdder|Add0~33 )))) # 
// (!\DP|imm|Mux8~0_combout  & ((\DP|instructions|PC|out [17] & (!\DP|instructions|offsetAdder|Add0~33 )) # (!\DP|instructions|PC|out [17] & ((\DP|instructions|offsetAdder|Add0~33 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~35  = CARRY((\DP|imm|Mux8~0_combout  & (!\DP|instructions|PC|out [17] & !\DP|instructions|offsetAdder|Add0~33 )) # (!\DP|imm|Mux8~0_combout  & ((!\DP|instructions|offsetAdder|Add0~33 ) # (!\DP|instructions|PC|out [17]))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\DP|instructions|PC|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~33 ),
	.combout(\DP|instructions|offsetAdder|Add0~34_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~35 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~34 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~47 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~47_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~34_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~45_combout ))

	.dataa(\DP|instructions|fourAdder|Add0~45_combout ),
	.datab(\CU|PCsrc~combout ),
	.datac(gnd),
	.datad(\DP|instructions|offsetAdder|Add0~34_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~47 .lut_mask = 16'hEE22;
defparam \DP|instructions|fourAdder|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N31
dffeas \DP|instructions|PC|out[17] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\DP|instructions|fourAdder|Add0~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[17] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~36 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~36_combout  = ((\DP|instructions|PC|out [18] $ (\DP|imm|Mux8~0_combout  $ (!\DP|instructions|offsetAdder|Add0~35 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~37  = CARRY((\DP|instructions|PC|out [18] & ((\DP|imm|Mux8~0_combout ) # (!\DP|instructions|offsetAdder|Add0~35 ))) # (!\DP|instructions|PC|out [18] & (\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~35 )))

	.dataa(\DP|instructions|PC|out [18]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~35 ),
	.combout(\DP|instructions|offsetAdder|Add0~36_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~37 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~36 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~48 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~48_combout  = (\DP|instructions|PC|out [18] & (\DP|instructions|fourAdder|Add0~46  $ (GND))) # (!\DP|instructions|PC|out [18] & (!\DP|instructions|fourAdder|Add0~46  & VCC))
// \DP|instructions|fourAdder|Add0~49  = CARRY((\DP|instructions|PC|out [18] & !\DP|instructions|fourAdder|Add0~46 ))

	.dataa(\DP|instructions|PC|out [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~46 ),
	.combout(\DP|instructions|fourAdder|Add0~48_combout ),
	.cout(\DP|instructions|fourAdder|Add0~49 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~48 .lut_mask = 16'hA50A;
defparam \DP|instructions|fourAdder|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~50 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~50_combout  = (\CU|PCsrc~combout  & (\DP|instructions|offsetAdder|Add0~36_combout )) # (!\CU|PCsrc~combout  & ((\DP|instructions|fourAdder|Add0~48_combout )))

	.dataa(\CU|PCsrc~combout ),
	.datab(gnd),
	.datac(\DP|instructions|offsetAdder|Add0~36_combout ),
	.datad(\DP|instructions|fourAdder|Add0~48_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~50 .lut_mask = 16'hF5A0;
defparam \DP|instructions|fourAdder|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N27
dffeas \DP|instructions|PC|out[18] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[18] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~51 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~51_combout  = (\DP|instructions|PC|out [19] & (!\DP|instructions|fourAdder|Add0~49 )) # (!\DP|instructions|PC|out [19] & ((\DP|instructions|fourAdder|Add0~49 ) # (GND)))
// \DP|instructions|fourAdder|Add0~52  = CARRY((!\DP|instructions|fourAdder|Add0~49 ) # (!\DP|instructions|PC|out [19]))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~49 ),
	.combout(\DP|instructions|fourAdder|Add0~51_combout ),
	.cout(\DP|instructions|fourAdder|Add0~52 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~51 .lut_mask = 16'h3C3F;
defparam \DP|instructions|fourAdder|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~38 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~38_combout  = (\DP|instructions|PC|out [19] & ((\DP|imm|Mux8~0_combout  & (\DP|instructions|offsetAdder|Add0~37  & VCC)) # (!\DP|imm|Mux8~0_combout  & (!\DP|instructions|offsetAdder|Add0~37 )))) # 
// (!\DP|instructions|PC|out [19] & ((\DP|imm|Mux8~0_combout  & (!\DP|instructions|offsetAdder|Add0~37 )) # (!\DP|imm|Mux8~0_combout  & ((\DP|instructions|offsetAdder|Add0~37 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~39  = CARRY((\DP|instructions|PC|out [19] & (!\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~37 )) # (!\DP|instructions|PC|out [19] & ((!\DP|instructions|offsetAdder|Add0~37 ) # (!\DP|imm|Mux8~0_combout ))))

	.dataa(\DP|instructions|PC|out [19]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~37 ),
	.combout(\DP|instructions|offsetAdder|Add0~38_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~39 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~38 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~53 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~53_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~38_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~51_combout ))

	.dataa(\CU|PCsrc~combout ),
	.datab(gnd),
	.datac(\DP|instructions|fourAdder|Add0~51_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~38_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~53 .lut_mask = 16'hFA50;
defparam \DP|instructions|fourAdder|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N19
dffeas \DP|instructions|PC|out[19] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[19] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal0~3 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal0~3_combout  = (!\DP|instructions|PC|out [18] & (!\DP|instructions|PC|out [16] & (!\DP|instructions|PC|out [17] & !\DP|instructions|PC|out [19])))

	.dataa(\DP|instructions|PC|out [18]),
	.datab(\DP|instructions|PC|out [16]),
	.datac(\DP|instructions|PC|out [17]),
	.datad(\DP|instructions|PC|out [19]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal0~3 .lut_mask = 16'h0001;
defparam \DP|instructions|instructionMemory|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal0~0 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal0~0_combout  = (!\DP|instructions|PC|out [6] & (!\DP|instructions|PC|out [1] & (!\DP|instructions|PC|out [0] & !\DP|instructions|PC|out [7])))

	.dataa(\DP|instructions|PC|out [6]),
	.datab(\DP|instructions|PC|out [1]),
	.datac(\DP|instructions|PC|out [0]),
	.datad(\DP|instructions|PC|out [7]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal0~0 .lut_mask = 16'h0001;
defparam \DP|instructions|instructionMemory|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal0~4 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal0~4_combout  = (\DP|instructions|instructionMemory|Equal0~1_combout  & (\DP|instructions|instructionMemory|Equal0~2_combout  & (\DP|instructions|instructionMemory|Equal0~3_combout  & 
// \DP|instructions|instructionMemory|Equal0~0_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal0~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal0~2_combout ),
	.datac(\DP|instructions|instructionMemory|Equal0~3_combout ),
	.datad(\DP|instructions|instructionMemory|Equal0~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal0~4 .lut_mask = 16'h8000;
defparam \DP|instructions|instructionMemory|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal9~0 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal9~0_combout  = (\DP|instructions|PC|out [2] & (\DP|instructions|instructionMemory|Equal0~8_combout  & (\DP|instructions|instructionMemory|Equal8~0_combout  & \DP|instructions|instructionMemory|Equal0~4_combout )))

	.dataa(\DP|instructions|PC|out [2]),
	.datab(\DP|instructions|instructionMemory|Equal0~8_combout ),
	.datac(\DP|instructions|instructionMemory|Equal8~0_combout ),
	.datad(\DP|instructions|instructionMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal9~0 .lut_mask = 16'h8000;
defparam \DP|instructions|instructionMemory|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideNor0~2 (
// Equation(s):
// \DP|instructions|instructionMemory|WideNor0~2_combout  = (!\DP|instructions|instructionMemory|Equal1~0_combout  & (!\DP|instructions|instructionMemory|Equal9~0_combout  & (!\DP|instructions|instructionMemory|Equal8~1_combout  & 
// !\DP|instructions|instructionMemory|Equal0~9_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|instructions|instructionMemory|Equal8~1_combout ),
	.datad(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideNor0~2 .lut_mask = 16'h0001;
defparam \DP|instructions|instructionMemory|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|out~3 (
// Equation(s):
// \DP|instructions|instructionMemory|out~3_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|PC|out [3] & (\DP|instructions|instructionMemory|Equal1~0_combout  & \DP|instructions|PC|out [4])))

	.dataa(\DP|instructions|PC|out [3]),
	.datab(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|instructions|PC|out [4]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|out~3 .lut_mask = 16'hF8F0;
defparam \DP|instructions|instructionMemory|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
fiftyfivenm_lcell_comb \DP|imm|immOut[5]~7 (
// Equation(s):
// \DP|imm|immOut[5]~7_combout  = (\DP|instructions|instructionMemory|out~3_combout ) # ((\CU|immSel [0] & \CU|immSel [1]))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|out~3_combout ),
	.datac(\CU|immSel [0]),
	.datad(\CU|immSel [1]),
	.cin(gnd),
	.combout(\DP|imm|immOut[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|immOut[5]~7 .lut_mask = 16'hFCCC;
defparam \DP|imm|immOut[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~11 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~11_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~10_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~9_combout ))

	.dataa(\CU|PCsrc~combout ),
	.datab(gnd),
	.datac(\DP|instructions|fourAdder|Add0~9_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~10_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~11 .lut_mask = 16'hFA50;
defparam \DP|instructions|fourAdder|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N23
dffeas \DP|instructions|PC|out[5] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[5] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal0~9 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal0~9_combout  = (!\DP|instructions|PC|out [2] & (!\DP|instructions|PC|out [5] & (\DP|instructions|instructionMemory|Equal0~8_combout  & \DP|instructions|instructionMemory|Equal0~4_combout )))

	.dataa(\DP|instructions|PC|out [2]),
	.datab(\DP|instructions|PC|out [5]),
	.datac(\DP|instructions|instructionMemory|Equal0~8_combout ),
	.datad(\DP|instructions|instructionMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal0~9 .lut_mask = 16'h1000;
defparam \DP|instructions|instructionMemory|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr11~0 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr11~0_combout  = (\DP|instructions|PC|out [4] & !\DP|instructions|PC|out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|instructions|PC|out [4]),
	.datad(\DP|instructions|PC|out [3]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr11~0 .lut_mask = 16'h00F0;
defparam \DP|instructions|instructionMemory|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr11 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr11~combout  = (\DP|instructions|instructionMemory|Equal8~1_combout ) # ((\DP|instructions|instructionMemory|WideOr11~0_combout  & ((\DP|instructions|instructionMemory|Equal0~9_combout ) # 
// (\DP|instructions|instructionMemory|Equal1~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr11~0_combout ),
	.datac(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datad(\DP|instructions|instructionMemory|Equal8~1_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr11 .lut_mask = 16'hFFC8;
defparam \DP|instructions|instructionMemory|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
fiftyfivenm_lcell_comb \CU|immSel[1]~1 (
// Equation(s):
// \CU|immSel[1]~1_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout ) # ((!\DP|instructions|instructionMemory|WideOr11~combout  & \DP|instructions|instructionMemory|WideNor0~5_combout 
// )))

	.dataa(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\CU|immSel[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|immSel[1]~1 .lut_mask = 16'hFFDC;
defparam \CU|immSel[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
fiftyfivenm_lcell_comb \CU|immSel[1] (
// Equation(s):
// \CU|immSel [1] = (GLOBAL(\CU|immSel[1]~0clkctrl_outclk ) & (\CU|immSel [1])) # (!GLOBAL(\CU|immSel[1]~0clkctrl_outclk ) & ((\CU|immSel[1]~1_combout )))

	.dataa(\CU|immSel [1]),
	.datab(gnd),
	.datac(\CU|immSel[1]~1_combout ),
	.datad(\CU|immSel[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\CU|immSel [1]),
	.cout());
// synopsys translate_off
defparam \CU|immSel[1] .lut_mask = 16'hAAF0;
defparam \CU|immSel[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
fiftyfivenm_lcell_comb \DP|imm|Mux8~0 (
// Equation(s):
// \DP|imm|Mux8~0_combout  = (\CU|immSel [1] & \CU|immSel [0])

	.dataa(\CU|immSel [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|imm|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|Mux8~0 .lut_mask = 16'hAA00;
defparam \DP|imm|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~54 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~54_combout  = (\DP|instructions|PC|out [20] & (\DP|instructions|fourAdder|Add0~52  $ (GND))) # (!\DP|instructions|PC|out [20] & (!\DP|instructions|fourAdder|Add0~52  & VCC))
// \DP|instructions|fourAdder|Add0~55  = CARRY((\DP|instructions|PC|out [20] & !\DP|instructions|fourAdder|Add0~52 ))

	.dataa(\DP|instructions|PC|out [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~52 ),
	.combout(\DP|instructions|fourAdder|Add0~54_combout ),
	.cout(\DP|instructions|fourAdder|Add0~55 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~54 .lut_mask = 16'hA50A;
defparam \DP|instructions|fourAdder|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~40 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~40_combout  = ((\DP|instructions|PC|out [20] $ (\DP|imm|Mux8~0_combout  $ (!\DP|instructions|offsetAdder|Add0~39 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~41  = CARRY((\DP|instructions|PC|out [20] & ((\DP|imm|Mux8~0_combout ) # (!\DP|instructions|offsetAdder|Add0~39 ))) # (!\DP|instructions|PC|out [20] & (\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~39 )))

	.dataa(\DP|instructions|PC|out [20]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~39 ),
	.combout(\DP|instructions|offsetAdder|Add0~40_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~41 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~40 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~56 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~56_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~40_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~54_combout ))

	.dataa(\CU|PCsrc~combout ),
	.datab(gnd),
	.datac(\DP|instructions|fourAdder|Add0~54_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~40_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~56 .lut_mask = 16'hFA50;
defparam \DP|instructions|fourAdder|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N21
dffeas \DP|instructions|PC|out[20] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[20] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~57 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~57_combout  = (\DP|instructions|PC|out [21] & (!\DP|instructions|fourAdder|Add0~55 )) # (!\DP|instructions|PC|out [21] & ((\DP|instructions|fourAdder|Add0~55 ) # (GND)))
// \DP|instructions|fourAdder|Add0~58  = CARRY((!\DP|instructions|fourAdder|Add0~55 ) # (!\DP|instructions|PC|out [21]))

	.dataa(\DP|instructions|PC|out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~55 ),
	.combout(\DP|instructions|fourAdder|Add0~57_combout ),
	.cout(\DP|instructions|fourAdder|Add0~58 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~57 .lut_mask = 16'h5A5F;
defparam \DP|instructions|fourAdder|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~42 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~42_combout  = (\DP|instructions|PC|out [21] & ((\DP|imm|Mux8~0_combout  & (\DP|instructions|offsetAdder|Add0~41  & VCC)) # (!\DP|imm|Mux8~0_combout  & (!\DP|instructions|offsetAdder|Add0~41 )))) # 
// (!\DP|instructions|PC|out [21] & ((\DP|imm|Mux8~0_combout  & (!\DP|instructions|offsetAdder|Add0~41 )) # (!\DP|imm|Mux8~0_combout  & ((\DP|instructions|offsetAdder|Add0~41 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~43  = CARRY((\DP|instructions|PC|out [21] & (!\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~41 )) # (!\DP|instructions|PC|out [21] & ((!\DP|instructions|offsetAdder|Add0~41 ) # (!\DP|imm|Mux8~0_combout ))))

	.dataa(\DP|instructions|PC|out [21]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~41 ),
	.combout(\DP|instructions|offsetAdder|Add0~42_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~43 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~42 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~59 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~59_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~42_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~57_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|fourAdder|Add0~57_combout ),
	.datac(\CU|PCsrc~combout ),
	.datad(\DP|instructions|offsetAdder|Add0~42_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~59 .lut_mask = 16'hFC0C;
defparam \DP|instructions|fourAdder|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N3
dffeas \DP|instructions|PC|out[21] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[21] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~60 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~60_combout  = (\DP|instructions|PC|out [22] & (\DP|instructions|fourAdder|Add0~58  $ (GND))) # (!\DP|instructions|PC|out [22] & (!\DP|instructions|fourAdder|Add0~58  & VCC))
// \DP|instructions|fourAdder|Add0~61  = CARRY((\DP|instructions|PC|out [22] & !\DP|instructions|fourAdder|Add0~58 ))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~58 ),
	.combout(\DP|instructions|fourAdder|Add0~60_combout ),
	.cout(\DP|instructions|fourAdder|Add0~61 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~60 .lut_mask = 16'hC30C;
defparam \DP|instructions|fourAdder|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~44 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~44_combout  = ((\DP|instructions|PC|out [22] $ (\DP|imm|Mux8~0_combout  $ (!\DP|instructions|offsetAdder|Add0~43 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~45  = CARRY((\DP|instructions|PC|out [22] & ((\DP|imm|Mux8~0_combout ) # (!\DP|instructions|offsetAdder|Add0~43 ))) # (!\DP|instructions|PC|out [22] & (\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~43 )))

	.dataa(\DP|instructions|PC|out [22]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~43 ),
	.combout(\DP|instructions|offsetAdder|Add0~44_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~45 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~44 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~62 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~62_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~44_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~60_combout ))

	.dataa(\DP|instructions|fourAdder|Add0~60_combout ),
	.datab(\DP|instructions|offsetAdder|Add0~44_combout ),
	.datac(gnd),
	.datad(\CU|PCsrc~combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~62 .lut_mask = 16'hCCAA;
defparam \DP|instructions|fourAdder|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N5
dffeas \DP|instructions|PC|out[22] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[22] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~63 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~63_combout  = (\DP|instructions|PC|out [23] & (!\DP|instructions|fourAdder|Add0~61 )) # (!\DP|instructions|PC|out [23] & ((\DP|instructions|fourAdder|Add0~61 ) # (GND)))
// \DP|instructions|fourAdder|Add0~64  = CARRY((!\DP|instructions|fourAdder|Add0~61 ) # (!\DP|instructions|PC|out [23]))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~61 ),
	.combout(\DP|instructions|fourAdder|Add0~63_combout ),
	.cout(\DP|instructions|fourAdder|Add0~64 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~63 .lut_mask = 16'h3C3F;
defparam \DP|instructions|fourAdder|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~46 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~46_combout  = (\DP|instructions|PC|out [23] & ((\DP|imm|Mux8~0_combout  & (\DP|instructions|offsetAdder|Add0~45  & VCC)) # (!\DP|imm|Mux8~0_combout  & (!\DP|instructions|offsetAdder|Add0~45 )))) # 
// (!\DP|instructions|PC|out [23] & ((\DP|imm|Mux8~0_combout  & (!\DP|instructions|offsetAdder|Add0~45 )) # (!\DP|imm|Mux8~0_combout  & ((\DP|instructions|offsetAdder|Add0~45 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~47  = CARRY((\DP|instructions|PC|out [23] & (!\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~45 )) # (!\DP|instructions|PC|out [23] & ((!\DP|instructions|offsetAdder|Add0~45 ) # (!\DP|imm|Mux8~0_combout ))))

	.dataa(\DP|instructions|PC|out [23]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~45 ),
	.combout(\DP|instructions|offsetAdder|Add0~46_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~47 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~46 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~65 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~65_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~46_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~63_combout ))

	.dataa(\CU|PCsrc~combout ),
	.datab(gnd),
	.datac(\DP|instructions|fourAdder|Add0~63_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~46_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~65 .lut_mask = 16'hFA50;
defparam \DP|instructions|fourAdder|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N17
dffeas \DP|instructions|PC|out[23] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[23] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~48 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~48_combout  = ((\DP|instructions|PC|out [24] $ (\DP|imm|Mux8~0_combout  $ (!\DP|instructions|offsetAdder|Add0~47 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~49  = CARRY((\DP|instructions|PC|out [24] & ((\DP|imm|Mux8~0_combout ) # (!\DP|instructions|offsetAdder|Add0~47 ))) # (!\DP|instructions|PC|out [24] & (\DP|imm|Mux8~0_combout  & !\DP|instructions|offsetAdder|Add0~47 )))

	.dataa(\DP|instructions|PC|out [24]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~47 ),
	.combout(\DP|instructions|offsetAdder|Add0~48_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~49 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~48 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~66 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~66_combout  = (\DP|instructions|PC|out [24] & (\DP|instructions|fourAdder|Add0~64  $ (GND))) # (!\DP|instructions|PC|out [24] & (!\DP|instructions|fourAdder|Add0~64  & VCC))
// \DP|instructions|fourAdder|Add0~67  = CARRY((\DP|instructions|PC|out [24] & !\DP|instructions|fourAdder|Add0~64 ))

	.dataa(\DP|instructions|PC|out [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~64 ),
	.combout(\DP|instructions|fourAdder|Add0~66_combout ),
	.cout(\DP|instructions|fourAdder|Add0~67 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~66 .lut_mask = 16'hA50A;
defparam \DP|instructions|fourAdder|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~68 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~68_combout  = (\CU|PCsrc~combout  & (\DP|instructions|offsetAdder|Add0~48_combout )) # (!\CU|PCsrc~combout  & ((\DP|instructions|fourAdder|Add0~66_combout )))

	.dataa(gnd),
	.datab(\CU|PCsrc~combout ),
	.datac(\DP|instructions|offsetAdder|Add0~48_combout ),
	.datad(\DP|instructions|fourAdder|Add0~66_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~68 .lut_mask = 16'hF3C0;
defparam \DP|instructions|fourAdder|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N11
dffeas \DP|instructions|PC|out[24] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[24] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~69 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~69_combout  = (\DP|instructions|PC|out [25] & (!\DP|instructions|fourAdder|Add0~67 )) # (!\DP|instructions|PC|out [25] & ((\DP|instructions|fourAdder|Add0~67 ) # (GND)))
// \DP|instructions|fourAdder|Add0~70  = CARRY((!\DP|instructions|fourAdder|Add0~67 ) # (!\DP|instructions|PC|out [25]))

	.dataa(\DP|instructions|PC|out [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~67 ),
	.combout(\DP|instructions|fourAdder|Add0~69_combout ),
	.cout(\DP|instructions|fourAdder|Add0~70 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~69 .lut_mask = 16'h5A5F;
defparam \DP|instructions|fourAdder|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~50 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~50_combout  = (\DP|imm|Mux8~0_combout  & ((\DP|instructions|PC|out [25] & (\DP|instructions|offsetAdder|Add0~49  & VCC)) # (!\DP|instructions|PC|out [25] & (!\DP|instructions|offsetAdder|Add0~49 )))) # 
// (!\DP|imm|Mux8~0_combout  & ((\DP|instructions|PC|out [25] & (!\DP|instructions|offsetAdder|Add0~49 )) # (!\DP|instructions|PC|out [25] & ((\DP|instructions|offsetAdder|Add0~49 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~51  = CARRY((\DP|imm|Mux8~0_combout  & (!\DP|instructions|PC|out [25] & !\DP|instructions|offsetAdder|Add0~49 )) # (!\DP|imm|Mux8~0_combout  & ((!\DP|instructions|offsetAdder|Add0~49 ) # (!\DP|instructions|PC|out [25]))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\DP|instructions|PC|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~49 ),
	.combout(\DP|instructions|offsetAdder|Add0~50_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~51 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~50 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~71 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~71_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~50_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~69_combout ))

	.dataa(\CU|PCsrc~combout ),
	.datab(gnd),
	.datac(\DP|instructions|fourAdder|Add0~69_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~50_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~71 .lut_mask = 16'hFA50;
defparam \DP|instructions|fourAdder|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N11
dffeas \DP|instructions|PC|out[25] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[25] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~72 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~72_combout  = (\DP|instructions|PC|out [26] & (\DP|instructions|fourAdder|Add0~70  $ (GND))) # (!\DP|instructions|PC|out [26] & (!\DP|instructions|fourAdder|Add0~70  & VCC))
// \DP|instructions|fourAdder|Add0~73  = CARRY((\DP|instructions|PC|out [26] & !\DP|instructions|fourAdder|Add0~70 ))

	.dataa(\DP|instructions|PC|out [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~70 ),
	.combout(\DP|instructions|fourAdder|Add0~72_combout ),
	.cout(\DP|instructions|fourAdder|Add0~73 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~72 .lut_mask = 16'hA50A;
defparam \DP|instructions|fourAdder|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~52 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~52_combout  = ((\DP|imm|Mux8~0_combout  $ (\DP|instructions|PC|out [26] $ (!\DP|instructions|offsetAdder|Add0~51 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~53  = CARRY((\DP|imm|Mux8~0_combout  & ((\DP|instructions|PC|out [26]) # (!\DP|instructions|offsetAdder|Add0~51 ))) # (!\DP|imm|Mux8~0_combout  & (\DP|instructions|PC|out [26] & !\DP|instructions|offsetAdder|Add0~51 )))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\DP|instructions|PC|out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~51 ),
	.combout(\DP|instructions|offsetAdder|Add0~52_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~53 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~52 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~74 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~74_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~52_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~72_combout ))

	.dataa(\DP|instructions|fourAdder|Add0~72_combout ),
	.datab(gnd),
	.datac(\DP|instructions|offsetAdder|Add0~52_combout ),
	.datad(\CU|PCsrc~combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~74 .lut_mask = 16'hF0AA;
defparam \DP|instructions|fourAdder|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N3
dffeas \DP|instructions|PC|out[26] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[26] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~75 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~75_combout  = (\DP|instructions|PC|out [27] & (!\DP|instructions|fourAdder|Add0~73 )) # (!\DP|instructions|PC|out [27] & ((\DP|instructions|fourAdder|Add0~73 ) # (GND)))
// \DP|instructions|fourAdder|Add0~76  = CARRY((!\DP|instructions|fourAdder|Add0~73 ) # (!\DP|instructions|PC|out [27]))

	.dataa(\DP|instructions|PC|out [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~73 ),
	.combout(\DP|instructions|fourAdder|Add0~75_combout ),
	.cout(\DP|instructions|fourAdder|Add0~76 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~75 .lut_mask = 16'h5A5F;
defparam \DP|instructions|fourAdder|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~54 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~54_combout  = (\DP|imm|Mux8~0_combout  & ((\DP|instructions|PC|out [27] & (\DP|instructions|offsetAdder|Add0~53  & VCC)) # (!\DP|instructions|PC|out [27] & (!\DP|instructions|offsetAdder|Add0~53 )))) # 
// (!\DP|imm|Mux8~0_combout  & ((\DP|instructions|PC|out [27] & (!\DP|instructions|offsetAdder|Add0~53 )) # (!\DP|instructions|PC|out [27] & ((\DP|instructions|offsetAdder|Add0~53 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~55  = CARRY((\DP|imm|Mux8~0_combout  & (!\DP|instructions|PC|out [27] & !\DP|instructions|offsetAdder|Add0~53 )) # (!\DP|imm|Mux8~0_combout  & ((!\DP|instructions|offsetAdder|Add0~53 ) # (!\DP|instructions|PC|out [27]))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\DP|instructions|PC|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~53 ),
	.combout(\DP|instructions|offsetAdder|Add0~54_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~55 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~54 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~77 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~77_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~54_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~75_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|fourAdder|Add0~75_combout ),
	.datac(\CU|PCsrc~combout ),
	.datad(\DP|instructions|offsetAdder|Add0~54_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~77 .lut_mask = 16'hFC0C;
defparam \DP|instructions|fourAdder|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N31
dffeas \DP|instructions|PC|out[27] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\DP|instructions|fourAdder|Add0~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[27] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal0~6 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal0~6_combout  = (!\DP|instructions|PC|out [26] & (!\DP|instructions|PC|out [24] & (!\DP|instructions|PC|out [27] & !\DP|instructions|PC|out [25])))

	.dataa(\DP|instructions|PC|out [26]),
	.datab(\DP|instructions|PC|out [24]),
	.datac(\DP|instructions|PC|out [27]),
	.datad(\DP|instructions|PC|out [25]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal0~6 .lut_mask = 16'h0001;
defparam \DP|instructions|instructionMemory|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal0~5 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal0~5_combout  = (!\DP|instructions|PC|out [21] & (!\DP|instructions|PC|out [23] & (!\DP|instructions|PC|out [22] & !\DP|instructions|PC|out [20])))

	.dataa(\DP|instructions|PC|out [21]),
	.datab(\DP|instructions|PC|out [23]),
	.datac(\DP|instructions|PC|out [22]),
	.datad(\DP|instructions|PC|out [20]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal0~5 .lut_mask = 16'h0001;
defparam \DP|instructions|instructionMemory|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~78 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~78_combout  = (\DP|instructions|PC|out [28] & (\DP|instructions|fourAdder|Add0~76  $ (GND))) # (!\DP|instructions|PC|out [28] & (!\DP|instructions|fourAdder|Add0~76  & VCC))
// \DP|instructions|fourAdder|Add0~79  = CARRY((\DP|instructions|PC|out [28] & !\DP|instructions|fourAdder|Add0~76 ))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~76 ),
	.combout(\DP|instructions|fourAdder|Add0~78_combout ),
	.cout(\DP|instructions|fourAdder|Add0~79 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~78 .lut_mask = 16'hC30C;
defparam \DP|instructions|fourAdder|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~56 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~56_combout  = ((\DP|imm|Mux8~0_combout  $ (\DP|instructions|PC|out [28] $ (!\DP|instructions|offsetAdder|Add0~55 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~57  = CARRY((\DP|imm|Mux8~0_combout  & ((\DP|instructions|PC|out [28]) # (!\DP|instructions|offsetAdder|Add0~55 ))) # (!\DP|imm|Mux8~0_combout  & (\DP|instructions|PC|out [28] & !\DP|instructions|offsetAdder|Add0~55 )))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\DP|instructions|PC|out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~55 ),
	.combout(\DP|instructions|offsetAdder|Add0~56_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~57 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~56 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~80 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~80_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~56_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~78_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|fourAdder|Add0~78_combout ),
	.datac(\DP|instructions|offsetAdder|Add0~56_combout ),
	.datad(\CU|PCsrc~combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~80 .lut_mask = 16'hF0CC;
defparam \DP|instructions|fourAdder|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N31
dffeas \DP|instructions|PC|out[28] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[28] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~81 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~81_combout  = (\DP|instructions|PC|out [29] & (!\DP|instructions|fourAdder|Add0~79 )) # (!\DP|instructions|PC|out [29] & ((\DP|instructions|fourAdder|Add0~79 ) # (GND)))
// \DP|instructions|fourAdder|Add0~82  = CARRY((!\DP|instructions|fourAdder|Add0~79 ) # (!\DP|instructions|PC|out [29]))

	.dataa(\DP|instructions|PC|out [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~79 ),
	.combout(\DP|instructions|fourAdder|Add0~81_combout ),
	.cout(\DP|instructions|fourAdder|Add0~82 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~81 .lut_mask = 16'h5A5F;
defparam \DP|instructions|fourAdder|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~58 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~58_combout  = (\DP|imm|Mux8~0_combout  & ((\DP|instructions|PC|out [29] & (\DP|instructions|offsetAdder|Add0~57  & VCC)) # (!\DP|instructions|PC|out [29] & (!\DP|instructions|offsetAdder|Add0~57 )))) # 
// (!\DP|imm|Mux8~0_combout  & ((\DP|instructions|PC|out [29] & (!\DP|instructions|offsetAdder|Add0~57 )) # (!\DP|instructions|PC|out [29] & ((\DP|instructions|offsetAdder|Add0~57 ) # (GND)))))
// \DP|instructions|offsetAdder|Add0~59  = CARRY((\DP|imm|Mux8~0_combout  & (!\DP|instructions|PC|out [29] & !\DP|instructions|offsetAdder|Add0~57 )) # (!\DP|imm|Mux8~0_combout  & ((!\DP|instructions|offsetAdder|Add0~57 ) # (!\DP|instructions|PC|out [29]))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\DP|instructions|PC|out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~57 ),
	.combout(\DP|instructions|offsetAdder|Add0~58_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~59 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~58 .lut_mask = 16'h9617;
defparam \DP|instructions|offsetAdder|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~83 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~83_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~58_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~81_combout ))

	.dataa(\CU|PCsrc~combout ),
	.datab(gnd),
	.datac(\DP|instructions|fourAdder|Add0~81_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~58_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~83 .lut_mask = 16'hFA50;
defparam \DP|instructions|fourAdder|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N25
dffeas \DP|instructions|PC|out[29] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[29] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~84 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~84_combout  = (\DP|instructions|PC|out [30] & (\DP|instructions|fourAdder|Add0~82  $ (GND))) # (!\DP|instructions|PC|out [30] & (!\DP|instructions|fourAdder|Add0~82  & VCC))
// \DP|instructions|fourAdder|Add0~85  = CARRY((\DP|instructions|PC|out [30] & !\DP|instructions|fourAdder|Add0~82 ))

	.dataa(\DP|instructions|PC|out [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|fourAdder|Add0~82 ),
	.combout(\DP|instructions|fourAdder|Add0~84_combout ),
	.cout(\DP|instructions|fourAdder|Add0~85 ));
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~84 .lut_mask = 16'hA50A;
defparam \DP|instructions|fourAdder|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~60 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~60_combout  = ((\DP|imm|Mux8~0_combout  $ (\DP|instructions|PC|out [30] $ (!\DP|instructions|offsetAdder|Add0~59 )))) # (GND)
// \DP|instructions|offsetAdder|Add0~61  = CARRY((\DP|imm|Mux8~0_combout  & ((\DP|instructions|PC|out [30]) # (!\DP|instructions|offsetAdder|Add0~59 ))) # (!\DP|imm|Mux8~0_combout  & (\DP|instructions|PC|out [30] & !\DP|instructions|offsetAdder|Add0~59 )))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\DP|instructions|PC|out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|instructions|offsetAdder|Add0~59 ),
	.combout(\DP|instructions|offsetAdder|Add0~60_combout ),
	.cout(\DP|instructions|offsetAdder|Add0~61 ));
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~60 .lut_mask = 16'h698E;
defparam \DP|instructions|offsetAdder|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~86 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~86_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~60_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~84_combout ))

	.dataa(\CU|PCsrc~combout ),
	.datab(\DP|instructions|fourAdder|Add0~84_combout ),
	.datac(gnd),
	.datad(\DP|instructions|offsetAdder|Add0~60_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~86 .lut_mask = 16'hEE44;
defparam \DP|instructions|fourAdder|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N13
dffeas \DP|instructions|PC|out[30] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[30] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~87 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~87_combout  = \DP|instructions|fourAdder|Add0~85  $ (\DP|instructions|PC|out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|instructions|PC|out [31]),
	.cin(\DP|instructions|fourAdder|Add0~85 ),
	.combout(\DP|instructions|fourAdder|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~87 .lut_mask = 16'h0FF0;
defparam \DP|instructions|fourAdder|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
fiftyfivenm_lcell_comb \DP|instructions|offsetAdder|Add0~62 (
// Equation(s):
// \DP|instructions|offsetAdder|Add0~62_combout  = \DP|imm|Mux8~0_combout  $ (\DP|instructions|offsetAdder|Add0~61  $ (\DP|instructions|PC|out [31]))

	.dataa(gnd),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(gnd),
	.datad(\DP|instructions|PC|out [31]),
	.cin(\DP|instructions|offsetAdder|Add0~61 ),
	.combout(\DP|instructions|offsetAdder|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|offsetAdder|Add0~62 .lut_mask = 16'hC33C;
defparam \DP|instructions|offsetAdder|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~89 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~89_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~62_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~87_combout ))

	.dataa(\CU|PCsrc~combout ),
	.datab(\DP|instructions|fourAdder|Add0~87_combout ),
	.datac(gnd),
	.datad(\DP|instructions|offsetAdder|Add0~62_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~89 .lut_mask = 16'hEE44;
defparam \DP|instructions|fourAdder|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N9
dffeas \DP|instructions|PC|out[31] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[31] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal0~7 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal0~7_combout  = (!\DP|instructions|PC|out [30] & (!\DP|instructions|PC|out [31] & (!\DP|instructions|PC|out [28] & !\DP|instructions|PC|out [29])))

	.dataa(\DP|instructions|PC|out [30]),
	.datab(\DP|instructions|PC|out [31]),
	.datac(\DP|instructions|PC|out [28]),
	.datad(\DP|instructions|PC|out [29]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal0~7 .lut_mask = 16'h0001;
defparam \DP|instructions|instructionMemory|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal0~8 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal0~8_combout  = (\DP|instructions|instructionMemory|Equal0~6_combout  & (\DP|instructions|instructionMemory|Equal0~5_combout  & \DP|instructions|instructionMemory|Equal0~7_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal0~6_combout ),
	.datac(\DP|instructions|instructionMemory|Equal0~5_combout ),
	.datad(\DP|instructions|instructionMemory|Equal0~7_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal0~8 .lut_mask = 16'hC000;
defparam \DP|instructions|instructionMemory|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal5~0 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal5~0_combout  = (\DP|instructions|PC|out [4] & (!\DP|instructions|PC|out [3] & !\DP|instructions|PC|out [5]))

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [4]),
	.datac(\DP|instructions|PC|out [3]),
	.datad(\DP|instructions|PC|out [5]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal5~0 .lut_mask = 16'h000C;
defparam \DP|instructions|instructionMemory|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N26
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal5~1 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal5~1_combout  = (\DP|instructions|instructionMemory|Equal0~8_combout  & (\DP|instructions|instructionMemory|Equal5~0_combout  & (\DP|instructions|PC|out [2] & \DP|instructions|instructionMemory|Equal0~4_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal0~8_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~0_combout ),
	.datac(\DP|instructions|PC|out [2]),
	.datad(\DP|instructions|instructionMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal5~1 .lut_mask = 16'h8000;
defparam \DP|instructions|instructionMemory|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideNor0~8 (
// Equation(s):
// \DP|instructions|instructionMemory|WideNor0~8_combout  = (\DP|instructions|PC|out [4] & (((\DP|instructions|PC|out [5]) # (!\DP|instructions|PC|out [2])) # (!\DP|instructions|PC|out [3]))) # (!\DP|instructions|PC|out [4] & ((\DP|instructions|PC|out [3]) # 
// ((\DP|instructions|PC|out [2]) # (!\DP|instructions|PC|out [5]))))

	.dataa(\DP|instructions|PC|out [4]),
	.datab(\DP|instructions|PC|out [3]),
	.datac(\DP|instructions|PC|out [2]),
	.datad(\DP|instructions|PC|out [5]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideNor0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideNor0~8 .lut_mask = 16'hFE7F;
defparam \DP|instructions|instructionMemory|WideNor0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideNor0~3 (
// Equation(s):
// \DP|instructions|instructionMemory|WideNor0~3_combout  = ((\DP|instructions|instructionMemory|WideNor0~8_combout ) # (!\DP|instructions|instructionMemory|Equal0~8_combout )) # (!\DP|instructions|instructionMemory|Equal0~4_combout )

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal0~4_combout ),
	.datac(\DP|instructions|instructionMemory|Equal0~8_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~8_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideNor0~3 .lut_mask = 16'hFF3F;
defparam \DP|instructions|instructionMemory|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr6 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr6~combout  = (\DP|instructions|instructionMemory|Equal5~1_combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// (!\DP|instructions|instructionMemory|WideNor0~3_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~3_combout ),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr6 .lut_mask = 16'hFFEF;
defparam \DP|instructions|instructionMemory|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
fiftyfivenm_lcell_comb \DP|imm|immOut[3]~5 (
// Equation(s):
// \DP|imm|immOut[3]~5_combout  = (\CU|immSel [0] & ((\DP|instructions|instructionMemory|WideOr6~combout ) # ((\CU|immSel [1])))) # (!\CU|immSel [0] & ((\CU|immSel [1] & (\DP|instructions|instructionMemory|WideOr6~combout )) # (!\CU|immSel [1] & 
// ((\DP|instructions|instructionMemory|WideNor0~2_combout )))))

	.dataa(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\CU|immSel [0]),
	.datad(\CU|immSel [1]),
	.cin(gnd),
	.combout(\DP|imm|immOut[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|immOut[3]~5 .lut_mask = 16'hFAAC;
defparam \DP|imm|immOut[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~5 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~5_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~6_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~3_combout ))

	.dataa(gnd),
	.datab(\CU|PCsrc~combout ),
	.datac(\DP|instructions|fourAdder|Add0~3_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~6_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~5 .lut_mask = 16'hFC30;
defparam \DP|instructions|fourAdder|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N9
dffeas \DP|instructions|PC|out[3] (
	.clk(\clk~input_o ),
	.d(\DP|instructions|fourAdder|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[3] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal4~0 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal4~0_combout  = (!\DP|instructions|PC|out [3] & (\DP|instructions|PC|out [4] & \DP|instructions|instructionMemory|Equal0~9_combout ))

	.dataa(\DP|instructions|PC|out [3]),
	.datab(gnd),
	.datac(\DP|instructions|PC|out [4]),
	.datad(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal4~0 .lut_mask = 16'h5000;
defparam \DP|instructions|instructionMemory|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr0 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr0~combout  = (\DP|instructions|instructionMemory|Equal4~0_combout ) # ((\DP|instructions|instructionMemory|Equal1~1_combout ) # (\DP|instructions|instructionMemory|WideNor0~2_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal4~0_combout ),
	.datac(\DP|instructions|instructionMemory|Equal1~1_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr0 .lut_mask = 16'hFFFC;
defparam \DP|instructions|instructionMemory|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal3~0 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal3~0_combout  = (!\DP|instructions|PC|out [4] & (\DP|instructions|PC|out [3] & \DP|instructions|instructionMemory|Equal1~0_combout ))

	.dataa(\DP|instructions|PC|out [4]),
	.datab(gnd),
	.datac(\DP|instructions|PC|out [3]),
	.datad(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal3~0 .lut_mask = 16'h5000;
defparam \DP|instructions|instructionMemory|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr7 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr7~combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal3~0_combout ) # (\DP|instructions|instructionMemory|Equal6~0_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|Equal3~0_combout ),
	.datad(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr7 .lut_mask = 16'hFFFC;
defparam \DP|instructions|instructionMemory|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
fiftyfivenm_lcell_comb \DP|imm|immOut[2]~4 (
// Equation(s):
// \DP|imm|immOut[2]~4_combout  = (\CU|immSel [0] & (((\DP|instructions|instructionMemory|WideOr7~combout ) # (\CU|immSel [1])))) # (!\CU|immSel [0] & ((\CU|immSel [1] & ((\DP|instructions|instructionMemory|WideOr7~combout ))) # (!\CU|immSel [1] & 
// (\DP|instructions|instructionMemory|WideOr0~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr0~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datac(\CU|immSel [0]),
	.datad(\CU|immSel [1]),
	.cin(gnd),
	.combout(\DP|imm|immOut[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|immOut[2]~4 .lut_mask = 16'hFCCA;
defparam \DP|imm|immOut[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~2 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~2_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~4_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~0_combout ))

	.dataa(\CU|PCsrc~combout ),
	.datab(\DP|instructions|fourAdder|Add0~0_combout ),
	.datac(gnd),
	.datad(\DP|instructions|offsetAdder|Add0~4_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~2 .lut_mask = 16'hEE44;
defparam \DP|instructions|fourAdder|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y21_N27
dffeas \DP|instructions|PC|out[2] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\DP|instructions|fourAdder|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[2] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|Equal1~0 (
// Equation(s):
// \DP|instructions|instructionMemory|Equal1~0_combout  = (\DP|instructions|PC|out [2] & (!\DP|instructions|PC|out [5] & (\DP|instructions|instructionMemory|Equal0~8_combout  & \DP|instructions|instructionMemory|Equal0~4_combout )))

	.dataa(\DP|instructions|PC|out [2]),
	.datab(\DP|instructions|PC|out [5]),
	.datac(\DP|instructions|instructionMemory|Equal0~8_combout ),
	.datad(\DP|instructions|instructionMemory|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|Equal1~0 .lut_mask = 16'h2000;
defparam \DP|instructions|instructionMemory|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|out~2 (
// Equation(s):
// \DP|instructions|instructionMemory|out~2_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|PC|out [4] & (\DP|instructions|instructionMemory|Equal1~0_combout  & !\DP|instructions|PC|out [3])))

	.dataa(\DP|instructions|PC|out [4]),
	.datab(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datac(\DP|instructions|PC|out [3]),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|out~2 .lut_mask = 16'hFF08;
defparam \DP|instructions|instructionMemory|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N0
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr3~0 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr3~0_combout  = (!\DP|instructions|instructionMemory|Equal8~1_combout  & (((\DP|instructions|PC|out [3]) # (!\DP|instructions|PC|out [4])) # (!\DP|instructions|instructionMemory|Equal0~9_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.datab(\DP|instructions|PC|out [3]),
	.datac(\DP|instructions|PC|out [4]),
	.datad(\DP|instructions|instructionMemory|Equal8~1_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr3~0 .lut_mask = 16'h00DF;
defparam \DP|instructions|instructionMemory|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
fiftyfivenm_lcell_comb \CU|PCsrc~29 (
// Equation(s):
// \CU|PCsrc~29_combout  = (\DP|instructions|instructionMemory|WideNor0~5_combout  & (\DP|instructions|instructionMemory|WideOr11~combout  & (!\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|instructions|instructionMemory|WideOr3~0_combout )))

	.dataa(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~29_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~29 .lut_mask = 16'h0800;
defparam \CU|PCsrc~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N16
fiftyfivenm_lcell_comb \CU|Equal0~0 (
// Equation(s):
// \CU|Equal0~0_combout  = (\DP|instructions|instructionMemory|WideNor0~5_combout  & (!\DP|instructions|instructionMemory|Equal5~1_combout  & (!\DP|instructions|instructionMemory|WideOr11~combout  & !\DP|instructions|instructionMemory|WideNor0~2_combout )))

	.dataa(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\CU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~0 .lut_mask = 16'h0002;
defparam \CU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N4
fiftyfivenm_lcell_comb \CU|Equal2~0 (
// Equation(s):
// \CU|Equal2~0_combout  = (\DP|instructions|instructionMemory|Equal5~1_combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # (\DP|instructions|instructionMemory|WideNor0~5_combout ))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.cin(gnd),
	.combout(\CU|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal2~0 .lut_mask = 16'hFFEE;
defparam \CU|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
fiftyfivenm_lcell_comb \CU|WB (
// Equation(s):
// \CU|WB~combout  = (!\CU|Equal0~0_combout  & ((\CU|Equal2~0_combout  & (\CU|WB~combout )) # (!\CU|Equal2~0_combout  & ((\DP|instructions|instructionMemory|WideOr11~combout )))))

	.dataa(\CU|Equal0~0_combout ),
	.datab(\CU|WB~combout ),
	.datac(\CU|Equal2~0_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr11~combout ),
	.cin(gnd),
	.combout(\CU|WB~combout ),
	.cout());
// synopsys translate_off
defparam \CU|WB .lut_mask = 16'h4540;
defparam \CU|WB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
fiftyfivenm_lcell_comb \CU|ALUop[0]~12 (
// Equation(s):
// \CU|ALUop[0]~12_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|instructions|instructionMemory|WideNor0~5_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & 
// (((\DP|instructions|instructionMemory|WideNor0~5_combout  & \DP|instructions|instructionMemory|out~3_combout )) # (!\DP|instructions|instructionMemory|WideOr3~0_combout )))

	.dataa(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.datab(\DP|instructions|instructionMemory|out~3_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\CU|ALUop[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUop[0]~12 .lut_mask = 16'hA8AF;
defparam \CU|ALUop[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
fiftyfivenm_lcell_comb \CU|ALUop[0]~6 (
// Equation(s):
// \CU|ALUop[0]~6_combout  = (\DP|instructions|instructionMemory|out~2_combout ) # ((!\DP|instructions|instructionMemory|WideOr11~combout  & \CU|ALUop[0]~12_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datac(\DP|instructions|instructionMemory|out~2_combout ),
	.datad(\CU|ALUop[0]~12_combout ),
	.cin(gnd),
	.combout(\CU|ALUop[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUop[0]~6 .lut_mask = 16'hF3F0;
defparam \CU|ALUop[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
fiftyfivenm_lcell_comb \CU|ALUop[3]~13 (
// Equation(s):
// \CU|ALUop[3]~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((!\DP|instructions|instructionMemory|WideNor0~5_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & 
// (\DP|instructions|instructionMemory|WideOr3~0_combout  & ((!\DP|instructions|instructionMemory|WideNor0~5_combout ) # (!\DP|instructions|instructionMemory|out~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~0_combout ),
	.datab(\DP|instructions|instructionMemory|out~3_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.cin(gnd),
	.combout(\CU|ALUop[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUop[3]~13 .lut_mask = 16'h02FA;
defparam \CU|ALUop[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
fiftyfivenm_lcell_comb \CU|ALUop[3]~7 (
// Equation(s):
// \CU|ALUop[3]~7_combout  = (\DP|instructions|instructionMemory|out~2_combout  & (((\DP|instructions|instructionMemory|WideOr11~combout  & \DP|instructions|instructionMemory|WideNor0~5_combout )))) # (!\DP|instructions|instructionMemory|out~2_combout  & 
// ((\CU|ALUop[3]~13_combout ) # ((\DP|instructions|instructionMemory|WideOr11~combout ))))

	.dataa(\DP|instructions|instructionMemory|out~2_combout ),
	.datab(\CU|ALUop[3]~13_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.cin(gnd),
	.combout(\CU|ALUop[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUop[3]~7 .lut_mask = 16'hF454;
defparam \CU|ALUop[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
fiftyfivenm_clkctrl \CU|ALUop[3]~7clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CU|ALUop[3]~7_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CU|ALUop[3]~7clkctrl_outclk ));
// synopsys translate_off
defparam \CU|ALUop[3]~7clkctrl .clock_type = "global clock";
defparam \CU|ALUop[3]~7clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
fiftyfivenm_lcell_comb \CU|ALUop[2] (
// Equation(s):
// \CU|ALUop [2] = (GLOBAL(\CU|ALUop[3]~7clkctrl_outclk ) & (\CU|ALUop[0]~6_combout )) # (!GLOBAL(\CU|ALUop[3]~7clkctrl_outclk ) & ((\CU|ALUop [2])))

	.dataa(\CU|ALUop[0]~6_combout ),
	.datab(gnd),
	.datac(\CU|ALUop[3]~7clkctrl_outclk ),
	.datad(\CU|ALUop [2]),
	.cin(gnd),
	.combout(\CU|ALUop [2]),
	.cout());
// synopsys translate_off
defparam \CU|ALUop[2] .lut_mask = 16'hAFA0;
defparam \CU|ALUop[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
fiftyfivenm_lcell_comb \CU|ALUop[3]~11 (
// Equation(s):
// \CU|ALUop[3]~11_combout  = (\DP|instructions|instructionMemory|WideNor0~5_combout  & \DP|instructions|instructionMemory|WideOr11~combout )

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CU|ALUop[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUop[3]~11 .lut_mask = 16'hC0C0;
defparam \CU|ALUop[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
fiftyfivenm_lcell_comb \CU|comb~2 (
// Equation(s):
// \CU|comb~2_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout ) # ((\DP|instructions|instructionMemory|WideOr11~combout  & \DP|instructions|instructionMemory|WideNor0~5_combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\CU|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|comb~2 .lut_mask = 16'hFFEC;
defparam \CU|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
fiftyfivenm_lcell_comb \CU|regRW[0] (
// Equation(s):
// \CU|regRW [0] = (!\CU|ALUop[3]~11_combout  & ((\CU|regRW [0]) # (!\CU|comb~2_combout )))

	.dataa(gnd),
	.datab(\CU|ALUop[3]~11_combout ),
	.datac(\CU|comb~2_combout ),
	.datad(\CU|regRW [0]),
	.cin(gnd),
	.combout(\CU|regRW [0]),
	.cout());
// synopsys translate_off
defparam \CU|regRW[0] .lut_mask = 16'h3303;
defparam \CU|regRW[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
fiftyfivenm_lcell_comb \DP|registers|u1|out[31] (
// Equation(s):
// \DP|registers|u1|out [31] = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|Equal9~0_combout  & (!\DP|instructions|instructionMemory|Equal1~0_combout  & \CU|regRW [0])))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datad(\CU|regRW [0]),
	.cin(gnd),
	.combout(\DP|registers|u1|out [31]),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[31] .lut_mask = 16'h0200;
defparam \DP|registers|u1|out[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N17
dffeas \DP|registers|r31|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux31~6 (
// Equation(s):
// \DP|registers|u3|Mux31~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r30|read [0]))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r31|read [0]))

	.dataa(\DP|registers|r31|read [0]),
	.datab(\DP|registers|r30|read [0]),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux31~6 .lut_mask = 16'hCCAA;
defparam \DP|registers|u3|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux14~0 (
// Equation(s):
// \DP|registers|u3|Mux14~0_combout  = (\DP|instructions|instructionMemory|WideOr1~0_combout  & (!\DP|instructions|instructionMemory|Equal4~0_combout  & (!\DP|instructions|instructionMemory|Equal1~1_combout  & 
// !\DP|instructions|instructionMemory|WideNor0~2_combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr1~0_combout ),
	.datab(\DP|instructions|instructionMemory|Equal4~0_combout ),
	.datac(\DP|instructions|instructionMemory|Equal1~1_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux14~0 .lut_mask = 16'h0002;
defparam \DP|registers|u3|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
fiftyfivenm_lcell_comb \DP|registers|u1|out[10]~4 (
// Equation(s):
// \DP|registers|u1|out[10]~4_combout  = (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|instructions|instructionMemory|WideOr9~0_combout  & (\DP|instructions|instructionMemory|WideOr8~combout  & \CU|regRW [0])))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr9~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr8~combout ),
	.datad(\CU|regRW [0]),
	.cin(gnd),
	.combout(\DP|registers|u1|out[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[10]~4 .lut_mask = 16'h4000;
defparam \DP|registers|u1|out[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
fiftyfivenm_lcell_comb \DP|registers|u1|out[2]~5 (
// Equation(s):
// \DP|registers|u1|out[2]~5_combout  = (!\DP|instructions|instructionMemory|WideOr7~combout  & (\DP|registers|u1|out[10]~4_combout  & !\DP|instructions|instructionMemory|WideOr6~combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datab(\DP|registers|u1|out[10]~4_combout ),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|WideOr6~combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[2]~5 .lut_mask = 16'h0044;
defparam \DP|registers|u1|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N25
dffeas \DP|registers|r2|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
fiftyfivenm_lcell_comb \DP|registers|u1|out[11]~6 (
// Equation(s):
// \DP|registers|u1|out[11]~6_combout  = (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|WideOr9~0_combout  & (\DP|instructions|instructionMemory|WideOr8~combout  & \CU|regRW [0])))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr9~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr8~combout ),
	.datad(\CU|regRW [0]),
	.cin(gnd),
	.combout(\DP|registers|u1|out[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[11]~6 .lut_mask = 16'h1000;
defparam \DP|registers|u1|out[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
fiftyfivenm_lcell_comb \DP|registers|u1|out[3]~7 (
// Equation(s):
// \DP|registers|u1|out[3]~7_combout  = (!\DP|instructions|instructionMemory|WideOr7~combout  & (!\DP|instructions|instructionMemory|WideOr6~combout  & \DP|registers|u1|out[11]~6_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datac(gnd),
	.datad(\DP|registers|u1|out[11]~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[3]~7 .lut_mask = 16'h1100;
defparam \DP|registers|u1|out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \DP|registers|r3|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux14~1 (
// Equation(s):
// \DP|registers|u3|Mux14~1_combout  = (!\DP|registers|u3|Mux14~0_combout  & ((\DP|instructions|instructionMemory|WideOr0~combout ) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr0~combout ),
	.datab(gnd),
	.datac(\DP|registers|u3|Mux14~0_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux14~1 .lut_mask = 16'h0A0F;
defparam \DP|registers|u3|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux14~2 (
// Equation(s):
// \DP|registers|u3|Mux14~2_combout  = (\DP|instructions|instructionMemory|WideOr0~combout ) # ((\DP|registers|u3|Mux14~0_combout  & !\DP|instructions|instructionMemory|WideOr2~combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr0~combout ),
	.datab(gnd),
	.datac(\DP|registers|u3|Mux14~0_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux14~2 .lut_mask = 16'hAAFA;
defparam \DP|registers|u3|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
fiftyfivenm_lcell_comb \DP|registers|u1|out[9]~8 (
// Equation(s):
// \DP|registers|u1|out[9]~8_combout  = (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|WideOr9~0_combout  & (!\DP|instructions|instructionMemory|WideOr8~combout  & \CU|regRW [0])))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr9~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr8~combout ),
	.datad(\CU|regRW [0]),
	.cin(gnd),
	.combout(\DP|registers|u1|out[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[9]~8 .lut_mask = 16'h0100;
defparam \DP|registers|u1|out[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
fiftyfivenm_lcell_comb \DP|registers|u1|out[1]~9 (
// Equation(s):
// \DP|registers|u1|out[1]~9_combout  = (!\DP|instructions|instructionMemory|WideOr6~combout  & (!\DP|instructions|instructionMemory|WideOr7~combout  & \DP|registers|u1|out[9]~8_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datad(\DP|registers|u1|out[9]~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[1]~9 .lut_mask = 16'h0300;
defparam \DP|registers|u1|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N7
dffeas \DP|registers|r1|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
fiftyfivenm_lcell_comb \DP|registers|r5|read[0]~feeder (
// Equation(s):
// \DP|registers|r5|read[0]~feeder_combout  = \DP|outMux|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r5|read[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[0]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r5|read[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
fiftyfivenm_lcell_comb \DP|registers|u1|out[5]~11 (
// Equation(s):
// \DP|registers|u1|out[5]~11_combout  = (\DP|instructions|instructionMemory|WideOr7~combout  & (!\DP|instructions|instructionMemory|WideOr6~combout  & \DP|registers|u1|out[9]~8_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datac(gnd),
	.datad(\DP|registers|u1|out[9]~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[5]~11 .lut_mask = 16'h2200;
defparam \DP|registers|u1|out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \DP|registers|r5|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
fiftyfivenm_lcell_comb \DP|registers|r4|read[0]~feeder (
// Equation(s):
// \DP|registers|r4|read[0]~feeder_combout  = \DP|outMux|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|r4|read[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r4|read[0]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r4|read[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
fiftyfivenm_lcell_comb \DP|registers|u1|out[8]~12 (
// Equation(s):
// \DP|registers|u1|out[8]~12_combout  = (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|instructions|instructionMemory|WideOr9~0_combout  & (!\DP|instructions|instructionMemory|WideOr8~combout  & \CU|regRW [0])))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr9~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr8~combout ),
	.datad(\CU|regRW [0]),
	.cin(gnd),
	.combout(\DP|registers|u1|out[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[8]~12 .lut_mask = 16'h0400;
defparam \DP|registers|u1|out[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
fiftyfivenm_lcell_comb \DP|registers|u1|out[4]~13 (
// Equation(s):
// \DP|registers|u1|out[4]~13_combout  = (!\DP|instructions|instructionMemory|WideOr6~combout  & (\DP|instructions|instructionMemory|WideOr7~combout  & \DP|registers|u1|out[8]~12_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datad(\DP|registers|u1|out[8]~12_combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[4]~13 .lut_mask = 16'h3000;
defparam \DP|registers|u1|out[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \DP|registers|r4|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r4|read[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux31~7 (
// Equation(s):
// \DP|registers|u3|Mux31~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((!\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r4|read [0]))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r5|read [0]))))

	.dataa(\DP|registers|r5|read [0]),
	.datab(\DP|registers|r4|read [0]),
	.datac(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux31~7 .lut_mask = 16'h0CFA;
defparam \DP|registers|u3|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
fiftyfivenm_lcell_comb \DP|registers|u1|out[7]~14 (
// Equation(s):
// \DP|registers|u1|out[7]~14_combout  = (\DP|instructions|instructionMemory|WideOr7~combout  & (!\DP|instructions|instructionMemory|WideOr6~combout  & \DP|registers|u1|out[11]~6_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datac(\DP|registers|u1|out[11]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|u1|out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[7]~14 .lut_mask = 16'h2020;
defparam \DP|registers|u1|out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \DP|registers|r7|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
fiftyfivenm_lcell_comb \DP|registers|r6|read[0]~feeder (
// Equation(s):
// \DP|registers|r6|read[0]~feeder_combout  = \DP|outMux|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r6|read[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r6|read[0]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r6|read[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
fiftyfivenm_lcell_comb \DP|registers|u1|out[6]~10 (
// Equation(s):
// \DP|registers|u1|out[6]~10_combout  = (!\DP|instructions|instructionMemory|WideOr6~combout  & (\DP|instructions|instructionMemory|WideOr7~combout  & \DP|registers|u1|out[10]~4_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datad(\DP|registers|u1|out[10]~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[6]~10 .lut_mask = 16'h3000;
defparam \DP|registers|u1|out[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \DP|registers|r6|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r6|read[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux31~8 (
// Equation(s):
// \DP|registers|u3|Mux31~8_combout  = (\DP|registers|u3|Mux31~7_combout  & (((\DP|registers|r7|read [0])) # (!\DP|instructions|instructionMemory|WideOr1~combout ))) # (!\DP|registers|u3|Mux31~7_combout  & (\DP|instructions|instructionMemory|WideOr1~combout  
// & ((\DP|registers|r6|read [0]))))

	.dataa(\DP|registers|u3|Mux31~7_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r7|read [0]),
	.datad(\DP|registers|r6|read [0]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux31~8 .lut_mask = 16'hE6A2;
defparam \DP|registers|u3|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux31~9 (
// Equation(s):
// \DP|registers|u3|Mux31~9_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux31~8_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [0])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (\DP|registers|u3|Mux14~2_combout ))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|u3|Mux14~2_combout ),
	.datac(\DP|registers|r1|read [0]),
	.datad(\DP|registers|u3|Mux31~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux31~9 .lut_mask = 16'hEC64;
defparam \DP|registers|u3|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux31~10 (
// Equation(s):
// \DP|registers|u3|Mux31~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux31~9_combout  & ((\DP|registers|r3|read [0]))) # (!\DP|registers|u3|Mux31~9_combout  & (\DP|registers|r2|read [0])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux31~9_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r2|read [0]),
	.datac(\DP|registers|r3|read [0]),
	.datad(\DP|registers|u3|Mux31~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux31~10 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux31~11 (
// Equation(s):
// \DP|registers|u3|Mux31~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux31~6_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (((!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// \DP|registers|u3|Mux31~10_combout ))))

	.dataa(\DP|registers|u3|Mux31~6_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux31~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux31~11 .lut_mask = 16'h8B88;
defparam \DP|registers|u3|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
fiftyfivenm_lcell_comb \CU|comb~0 (
// Equation(s):
// \CU|comb~0_combout  = (\DP|instructions|instructionMemory|WideNor0~5_combout  & (\DP|instructions|instructionMemory|WideOr11~combout  $ (((!\DP|instructions|instructionMemory|WideNor0~2_combout  & !\DP|instructions|instructionMemory|Equal5~1_combout )))))

	.dataa(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\CU|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|comb~0 .lut_mask = 16'hA090;
defparam \CU|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
fiftyfivenm_lcell_comb \CU|comb~1 (
// Equation(s):
// \CU|comb~1_combout  = (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|Equal5~1_combout  & ((\DP|instructions|instructionMemory|WideOr11~combout ) # (!\DP|instructions|instructionMemory|WideNor0~5_combout 
// ))))

	.dataa(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\CU|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|comb~1 .lut_mask = 16'h0023;
defparam \CU|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
fiftyfivenm_lcell_comb \CU|ALUsrc (
// Equation(s):
// \CU|ALUsrc~combout  = (!\CU|comb~0_combout  & ((\CU|comb~1_combout ) # (\CU|ALUsrc~combout )))

	.dataa(\CU|comb~0_combout ),
	.datab(gnd),
	.datac(\CU|comb~1_combout ),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\CU|ALUsrc~combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUsrc .lut_mask = 16'h5550;
defparam \CU|ALUsrc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
fiftyfivenm_lcell_comb \DP|op2Mux|out[0]~40 (
// Equation(s):
// \DP|op2Mux|out[0]~40_combout  = (\CU|ALUsrc~combout  & ((\DP|imm|immOut[0]~2_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux31~11_combout ))

	.dataa(gnd),
	.datab(\DP|registers|u3|Mux31~11_combout ),
	.datac(\CU|ALUsrc~combout ),
	.datad(\DP|imm|immOut[0]~2_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[0]~40 .lut_mask = 16'hFC0C;
defparam \DP|op2Mux|out[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N22
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr3 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr3~combout  = (\DP|instructions|instructionMemory|Equal3~0_combout ) # ((\DP|instructions|instructionMemory|Equal2~0_combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # 
// (!\DP|instructions|instructionMemory|WideOr3~0_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal3~0_combout ),
	.datab(\DP|instructions|instructionMemory|Equal2~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr3 .lut_mask = 16'hFEFF;
defparam \DP|instructions|instructionMemory|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~1 (
// Equation(s):
// \DP|registers|u2|Mux31~1_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # 
// (\DP|instructions|instructionMemory|Equal3~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|instructions|instructionMemory|Equal3~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~1 .lut_mask = 16'hF0E0;
defparam \DP|registers|u2|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~2 (
// Equation(s):
// \DP|registers|u2|Mux31~2_combout  = (\DP|registers|r31|read [0] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|r31|read [0]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~2 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~0 (
// Equation(s):
// \DP|registers|u2|Mux31~0_combout  = (\DP|registers|r30|read [0] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [0]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~0 .lut_mask = 16'hE0C0;
defparam \DP|registers|u2|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~3 (
// Equation(s):
// \DP|registers|u2|Mux31~3_combout  = (\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux31~2_combout ) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux31~1_combout  & (((\DP|registers|u2|Mux31~0_combout  & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|u2|Mux31~1_combout ),
	.datab(\DP|registers|u2|Mux31~2_combout ),
	.datac(\DP|registers|u2|Mux31~0_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~3 .lut_mask = 16'hD8AA;
defparam \DP|registers|u2|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~2 (
// Equation(s):
// \DP|registers|u2|Mux0~2_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~2 .lut_mask = 16'hFCF0;
defparam \DP|registers|u2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr4~0 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr4~0_combout  = (\DP|instructions|PC|out [3] & !\DP|instructions|PC|out [4])

	.dataa(gnd),
	.datab(\DP|instructions|PC|out [3]),
	.datac(gnd),
	.datad(\DP|instructions|PC|out [4]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr4~0 .lut_mask = 16'h00CC;
defparam \DP|instructions|instructionMemory|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr4 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr4~combout  = (\DP|instructions|instructionMemory|Equal9~0_combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal1~0_combout  & 
// \DP|instructions|instructionMemory|WideOr4~0_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr4~0_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr4 .lut_mask = 16'hFFF8;
defparam \DP|instructions|instructionMemory|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
fiftyfivenm_lcell_comb \DP|registers|r9|read[0]~feeder (
// Equation(s):
// \DP|registers|r9|read[0]~feeder_combout  = \DP|outMux|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[0]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
fiftyfivenm_lcell_comb \DP|registers|u1|out[9]~15 (
// Equation(s):
// \DP|registers|u1|out[9]~15_combout  = (!\DP|instructions|instructionMemory|WideOr7~combout  & (\DP|instructions|instructionMemory|WideOr6~combout  & \DP|registers|u1|out[9]~8_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datad(\DP|registers|u1|out[9]~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[9]~15 .lut_mask = 16'h3000;
defparam \DP|registers|u1|out[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N17
dffeas \DP|registers|r9|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
fiftyfivenm_lcell_comb \DP|registers|u1|out[11]~18 (
// Equation(s):
// \DP|registers|u1|out[11]~18_combout  = (!\DP|instructions|instructionMemory|WideOr7~combout  & (\DP|instructions|instructionMemory|WideOr6~combout  & \DP|registers|u1|out[11]~6_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datac(gnd),
	.datad(\DP|registers|u1|out[11]~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[11]~18 .lut_mask = 16'h4400;
defparam \DP|registers|u1|out[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N31
dffeas \DP|registers|r11|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
fiftyfivenm_lcell_comb \DP|registers|r10|read[0]~feeder (
// Equation(s):
// \DP|registers|r10|read[0]~feeder_combout  = \DP|outMux|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[0]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
fiftyfivenm_lcell_comb \DP|registers|u1|out[10]~16 (
// Equation(s):
// \DP|registers|u1|out[10]~16_combout  = (\DP|instructions|instructionMemory|WideOr6~combout  & (!\DP|instructions|instructionMemory|WideOr7~combout  & \DP|registers|u1|out[10]~4_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datad(\DP|registers|u1|out[10]~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[10]~16 .lut_mask = 16'h0C00;
defparam \DP|registers|u1|out[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N31
dffeas \DP|registers|r10|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
fiftyfivenm_lcell_comb \DP|registers|u1|out[8]~17 (
// Equation(s):
// \DP|registers|u1|out[8]~17_combout  = (\DP|instructions|instructionMemory|WideOr6~combout  & (!\DP|instructions|instructionMemory|WideOr7~combout  & \DP|registers|u1|out[8]~12_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datad(\DP|registers|u1|out[8]~12_combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[8]~17 .lut_mask = 16'h0C00;
defparam \DP|registers|u1|out[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N27
dffeas \DP|registers|r8|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~4 (
// Equation(s):
// \DP|registers|u2|Mux31~4_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r10|read [0]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r8|read [0] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r10|read [0]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r8|read [0]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~4 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~5 (
// Equation(s):
// \DP|registers|u2|Mux31~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux31~4_combout  & ((\DP|registers|r11|read [0]))) # (!\DP|registers|u2|Mux31~4_combout  & (\DP|registers|r9|read [0])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux31~4_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [0]),
	.datac(\DP|registers|r11|read [0]),
	.datad(\DP|registers|u2|Mux31~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~5 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~3 (
// Equation(s):
// \DP|registers|u2|Mux0~3_combout  = (!\DP|instructions|instructionMemory|out~2_combout  & \DP|instructions|instructionMemory|WideOr3~combout )

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|out~2_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~3 .lut_mask = 16'h3030;
defparam \DP|registers|u2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~5 (
// Equation(s):
// \DP|registers|u2|Mux0~5_combout  = (\DP|instructions|instructionMemory|out~2_combout ) # ((\DP|instructions|instructionMemory|WideOr3~combout  & \DP|instructions|instructionMemory|WideOr4~combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|instructions|instructionMemory|out~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~5 .lut_mask = 16'hFCF0;
defparam \DP|registers|u2|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~4 (
// Equation(s):
// \DP|registers|u2|Mux0~4_combout  = (\DP|instructions|instructionMemory|out~2_combout ) # ((!\DP|instructions|instructionMemory|WideOr3~combout  & \DP|instructions|instructionMemory|WideOr4~combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|instructions|instructionMemory|out~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~4 .lut_mask = 16'hF3F0;
defparam \DP|registers|u2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~6 (
// Equation(s):
// \DP|registers|u2|Mux31~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|r7|read [0]) # (!\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (\DP|registers|r5|read [0] & ((\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r5|read [0]),
	.datab(\DP|registers|r7|read [0]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~6 .lut_mask = 16'hCAF0;
defparam \DP|registers|u2|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~7 (
// Equation(s):
// \DP|registers|u2|Mux31~7_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux31~6_combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux31~6_combout  & ((\DP|registers|r6|read 
// [0]))) # (!\DP|registers|u2|Mux31~6_combout  & (\DP|registers|r4|read [0]))))

	.dataa(\DP|registers|r4|read [0]),
	.datab(\DP|registers|r6|read [0]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|u2|Mux31~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~7 .lut_mask = 16'hFC0A;
defparam \DP|registers|u2|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~8 (
// Equation(s):
// \DP|registers|u2|Mux31~8_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux31~7_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [0])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [0]),
	.datad(\DP|registers|u2|Mux31~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~8 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~9 (
// Equation(s):
// \DP|registers|u2|Mux31~9_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux31~8_combout  & (\DP|registers|r3|read [0])) # (!\DP|registers|u2|Mux31~8_combout  & ((\DP|registers|r2|read [0]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux31~8_combout ))))

	.dataa(\DP|registers|u2|Mux0~3_combout ),
	.datab(\DP|registers|r3|read [0]),
	.datac(\DP|registers|r2|read [0]),
	.datad(\DP|registers|u2|Mux31~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~9 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~10 (
// Equation(s):
// \DP|registers|u2|Mux31~10_combout  = (\DP|registers|u2|Mux0~2_combout  & (((\DP|instructions|instructionMemory|Equal9~0_combout )))) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (\DP|registers|u2|Mux31~5_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux31~9_combout )))))

	.dataa(\DP|registers|u2|Mux31~5_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux31~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~10 .lut_mask = 16'hE3E0;
defparam \DP|registers|u2|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
fiftyfivenm_lcell_comb \DP|registers|u1|out[15]~22 (
// Equation(s):
// \DP|registers|u1|out[15]~22_combout  = (\DP|instructions|instructionMemory|WideOr7~combout  & (\DP|instructions|instructionMemory|WideOr6~combout  & \DP|registers|u1|out[11]~6_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datac(\DP|registers|u1|out[11]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|u1|out[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[15]~22 .lut_mask = 16'h8080;
defparam \DP|registers|u1|out[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \DP|registers|r15|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
fiftyfivenm_lcell_comb \DP|registers|u1|out[14]~19 (
// Equation(s):
// \DP|registers|u1|out[14]~19_combout  = (\DP|registers|u1|out[10]~4_combout  & (\DP|instructions|instructionMemory|WideOr7~combout  & \DP|instructions|instructionMemory|WideOr6~combout ))

	.dataa(gnd),
	.datab(\DP|registers|u1|out[10]~4_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr6~combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[14]~19 .lut_mask = 16'hC000;
defparam \DP|registers|u1|out[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \DP|registers|r14|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
fiftyfivenm_lcell_comb \DP|registers|r13|read[0]~feeder (
// Equation(s):
// \DP|registers|r13|read[0]~feeder_combout  = \DP|outMux|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r13|read[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[0]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r13|read[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
fiftyfivenm_lcell_comb \DP|registers|u1|out[13]~20 (
// Equation(s):
// \DP|registers|u1|out[13]~20_combout  = (\DP|instructions|instructionMemory|WideOr7~combout  & (\DP|instructions|instructionMemory|WideOr6~combout  & \DP|registers|u1|out[9]~8_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datad(\DP|registers|u1|out[9]~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[13]~20 .lut_mask = 16'hC000;
defparam \DP|registers|u1|out[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \DP|registers|r13|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
fiftyfivenm_lcell_comb \DP|registers|u1|out[12]~21 (
// Equation(s):
// \DP|registers|u1|out[12]~21_combout  = (\DP|instructions|instructionMemory|WideOr6~combout  & (\DP|instructions|instructionMemory|WideOr7~combout  & \DP|registers|u1|out[8]~12_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr6~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datad(\DP|registers|u1|out[8]~12_combout ),
	.cin(gnd),
	.combout(\DP|registers|u1|out[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[12]~21 .lut_mask = 16'hC000;
defparam \DP|registers|u1|out[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N7
dffeas \DP|registers|r12|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~11 (
// Equation(s):
// \DP|registers|u2|Mux31~11_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r13|read [0]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r12|read [0] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r13|read [0]),
	.datac(\DP|registers|r12|read [0]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~11 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~12 (
// Equation(s):
// \DP|registers|u2|Mux31~12_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~11_combout  & (\DP|registers|r15|read [0])) # (!\DP|registers|u2|Mux31~11_combout  & ((\DP|registers|r14|read [0]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~11_combout ))))

	.dataa(\DP|registers|r15|read [0]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r14|read [0]),
	.datad(\DP|registers|u2|Mux31~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~12 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~13 (
// Equation(s):
// \DP|registers|u2|Mux31~13_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux31~10_combout  & ((\DP|registers|u2|Mux31~12_combout ))) # (!\DP|registers|u2|Mux31~10_combout  & (\DP|registers|u2|Mux31~3_combout )))) # 
// (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux31~10_combout ))))

	.dataa(\DP|registers|u2|Mux31~3_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux31~10_combout ),
	.datad(\DP|registers|u2|Mux31~12_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~13 .lut_mask = 16'hF838;
defparam \DP|registers|u2|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
fiftyfivenm_lcell_comb \DP|logic|out~4 (
// Equation(s):
// \DP|logic|out~4_combout  = \DP|registers|u2|Mux31~13_combout  $ (((\CU|ALUsrc~combout  & (\DP|imm|immOut[0]~2_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux31~11_combout )))))

	.dataa(\DP|registers|u2|Mux31~13_combout ),
	.datab(\DP|imm|immOut[0]~2_combout ),
	.datac(\DP|registers|u3|Mux31~11_combout ),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\DP|logic|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~4 .lut_mask = 16'h665A;
defparam \DP|logic|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
fiftyfivenm_lcell_comb \CU|ALUop[0] (
// Equation(s):
// \CU|ALUop [0] = (GLOBAL(\CU|ALUop[3]~7clkctrl_outclk ) & (\CU|ALUop[0]~6_combout )) # (!GLOBAL(\CU|ALUop[3]~7clkctrl_outclk ) & ((\CU|ALUop [0])))

	.dataa(\CU|ALUop[0]~6_combout ),
	.datab(gnd),
	.datac(\CU|ALUop[3]~7clkctrl_outclk ),
	.datad(\CU|ALUop [0]),
	.cin(gnd),
	.combout(\CU|ALUop [0]),
	.cout());
// synopsys translate_off
defparam \CU|ALUop[0] .lut_mask = 16'hAFA0;
defparam \CU|ALUop[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
fiftyfivenm_lcell_comb \CU|ALUop[1]~8 (
// Equation(s):
// \CU|ALUop[1]~8_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout ) # (!\DP|instructions|instructionMemory|WideOr3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\CU|ALUop[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUop[1]~8 .lut_mask = 16'hF0FF;
defparam \CU|ALUop[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideNor0~6 (
// Equation(s):
// \DP|instructions|instructionMemory|WideNor0~6_combout  = (\DP|instructions|PC|out [3] & ((\DP|instructions|PC|out [2]) # (!\DP|instructions|PC|out [4]))) # (!\DP|instructions|PC|out [3] & ((\DP|instructions|PC|out [4])))

	.dataa(\DP|instructions|PC|out [2]),
	.datab(gnd),
	.datac(\DP|instructions|PC|out [3]),
	.datad(\DP|instructions|PC|out [4]),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideNor0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideNor0~6 .lut_mask = 16'hAFF0;
defparam \DP|instructions|instructionMemory|WideNor0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideNor0~7 (
// Equation(s):
// \DP|instructions|instructionMemory|WideNor0~7_combout  = (((\DP|instructions|PC|out [5]) # (\DP|instructions|instructionMemory|WideNor0~6_combout )) # (!\DP|instructions|instructionMemory|Equal0~4_combout )) # 
// (!\DP|instructions|instructionMemory|Equal0~8_combout )

	.dataa(\DP|instructions|instructionMemory|Equal0~8_combout ),
	.datab(\DP|instructions|instructionMemory|Equal0~4_combout ),
	.datac(\DP|instructions|PC|out [5]),
	.datad(\DP|instructions|instructionMemory|WideNor0~6_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideNor0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideNor0~7 .lut_mask = 16'hFFF7;
defparam \DP|instructions|instructionMemory|WideNor0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
fiftyfivenm_lcell_comb \CU|ALUop[1]~9 (
// Equation(s):
// \CU|ALUop[1]~9_combout  = (\DP|instructions|instructionMemory|WideOr3~0_combout  & (((!\DP|instructions|instructionMemory|WideNor0~3_combout )) # (!\DP|instructions|instructionMemory|WideNor0~7_combout ))) # 
// (!\DP|instructions|instructionMemory|WideOr3~0_combout  & (\DP|instructions|instructionMemory|WideNor0~2_combout  & ((!\DP|instructions|instructionMemory|WideNor0~3_combout ) # (!\DP|instructions|instructionMemory|WideNor0~7_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~7_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~3_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\CU|ALUop[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUop[1]~9 .lut_mask = 16'h3F2A;
defparam \CU|ALUop[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
fiftyfivenm_lcell_comb \CU|ALUop[1]~10 (
// Equation(s):
// \CU|ALUop[1]~10_combout  = (\DP|instructions|instructionMemory|out~2_combout ) # ((\CU|ALUop[1]~8_combout  & (!\DP|instructions|instructionMemory|WideOr11~combout  & \CU|ALUop[1]~9_combout )))

	.dataa(\CU|ALUop[1]~8_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datac(\CU|ALUop[1]~9_combout ),
	.datad(\DP|instructions|instructionMemory|out~2_combout ),
	.cin(gnd),
	.combout(\CU|ALUop[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALUop[1]~10 .lut_mask = 16'hFF20;
defparam \CU|ALUop[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
fiftyfivenm_lcell_comb \CU|ALUop[1] (
// Equation(s):
// \CU|ALUop [1] = (GLOBAL(\CU|ALUop[3]~7clkctrl_outclk ) & (\CU|ALUop[1]~10_combout )) # (!GLOBAL(\CU|ALUop[3]~7clkctrl_outclk ) & ((\CU|ALUop [1])))

	.dataa(\CU|ALUop[1]~10_combout ),
	.datab(gnd),
	.datac(\CU|ALUop[3]~7clkctrl_outclk ),
	.datad(\CU|ALUop [1]),
	.cin(gnd),
	.combout(\CU|ALUop [1]),
	.cout());
// synopsys translate_off
defparam \CU|ALUop[1] .lut_mask = 16'hAFA0;
defparam \CU|ALUop[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
fiftyfivenm_lcell_comb \DP|logic|Add0~0 (
// Equation(s):
// \DP|logic|Add0~0_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|immOut[0]~2_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux31~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u3|Mux31~11_combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|imm|immOut[0]~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~0 .lut_mask = 16'h1EB4;
defparam \DP|logic|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
fiftyfivenm_lcell_comb \DP|logic|Add0~2 (
// Equation(s):
// \DP|logic|Add0~2_cout  = CARRY(\CU|ALUop [0])

	.dataa(\CU|ALUop [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\DP|logic|Add0~2_cout ));
// synopsys translate_off
defparam \DP|logic|Add0~2 .lut_mask = 16'h00AA;
defparam \DP|logic|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
fiftyfivenm_lcell_comb \DP|logic|Add0~3 (
// Equation(s):
// \DP|logic|Add0~3_combout  = (\DP|logic|Add0~0_combout  & ((\DP|registers|u2|Mux31~13_combout  & (\DP|logic|Add0~2_cout  & VCC)) # (!\DP|registers|u2|Mux31~13_combout  & (!\DP|logic|Add0~2_cout )))) # (!\DP|logic|Add0~0_combout  & 
// ((\DP|registers|u2|Mux31~13_combout  & (!\DP|logic|Add0~2_cout )) # (!\DP|registers|u2|Mux31~13_combout  & ((\DP|logic|Add0~2_cout ) # (GND)))))
// \DP|logic|Add0~4  = CARRY((\DP|logic|Add0~0_combout  & (!\DP|registers|u2|Mux31~13_combout  & !\DP|logic|Add0~2_cout )) # (!\DP|logic|Add0~0_combout  & ((!\DP|logic|Add0~2_cout ) # (!\DP|registers|u2|Mux31~13_combout ))))

	.dataa(\DP|logic|Add0~0_combout ),
	.datab(\DP|registers|u2|Mux31~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~2_cout ),
	.combout(\DP|logic|Add0~3_combout ),
	.cout(\DP|logic|Add0~4 ));
// synopsys translate_off
defparam \DP|logic|Add0~3 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
fiftyfivenm_lcell_comb \DP|logic|Mux31~2 (
// Equation(s):
// \DP|logic|Mux31~2_combout  = (\CU|ALUop [0] & ((\DP|logic|out~4_combout ) # ((\CU|ALUop [1])))) # (!\CU|ALUop [0] & (((!\CU|ALUop [1] & \DP|logic|Add0~3_combout ))))

	.dataa(\DP|logic|out~4_combout ),
	.datab(\CU|ALUop [0]),
	.datac(\CU|ALUop [1]),
	.datad(\DP|logic|Add0~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux31~2 .lut_mask = 16'hCBC8;
defparam \DP|logic|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
fiftyfivenm_lcell_comb \DP|logic|Mux31~3 (
// Equation(s):
// \DP|logic|Mux31~3_combout  = (\DP|op2Mux|out[0]~40_combout  & ((\DP|logic|Mux31~2_combout ) # ((\DP|registers|u2|Mux31~13_combout  & \CU|ALUop [1])))) # (!\DP|op2Mux|out[0]~40_combout  & (\DP|logic|Mux31~2_combout  & ((\DP|registers|u2|Mux31~13_combout ) 
// # (!\CU|ALUop [1]))))

	.dataa(\DP|op2Mux|out[0]~40_combout ),
	.datab(\DP|logic|Mux31~2_combout ),
	.datac(\DP|registers|u2|Mux31~13_combout ),
	.datad(\CU|ALUop [1]),
	.cin(gnd),
	.combout(\DP|logic|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux31~3 .lut_mask = 16'hE8CC;
defparam \DP|logic|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
fiftyfivenm_lcell_comb \CU|comb~3 (
// Equation(s):
// \CU|comb~3_combout  = (\DP|instructions|instructionMemory|WideOr11~combout  & (\DP|instructions|instructionMemory|WideNor0~5_combout  $ (((!\DP|instructions|instructionMemory|WideNor0~2_combout  & !\DP|instructions|instructionMemory|Equal5~1_combout ))))) 
// # (!\DP|instructions|instructionMemory|WideOr11~combout  & (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((!\DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr11~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~5_combout ),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\CU|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|comb~3 .lut_mask = 16'hA093;
defparam \CU|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
fiftyfivenm_lcell_comb \CU|MRW (
// Equation(s):
// \CU|MRW~combout  = (!\CU|comb~3_combout  & ((\CU|Equal10~0_combout ) # (\CU|MRW~combout )))

	.dataa(\CU|comb~3_combout ),
	.datab(\CU|Equal10~0_combout ),
	.datac(gnd),
	.datad(\CU|MRW~combout ),
	.cin(gnd),
	.combout(\CU|MRW~combout ),
	.cout());
// synopsys translate_off
defparam \CU|MRW .lut_mask = 16'h5544;
defparam \CU|MRW .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
fiftyfivenm_lcell_comb \DP|logic|Mux19~5 (
// Equation(s):
// \DP|logic|Mux19~5_combout  = (\CU|ALUop [2] & ((\CU|ALUop [1]) # (\CU|ALUop [0])))

	.dataa(gnd),
	.datab(\CU|ALUop [1]),
	.datac(\CU|ALUop [0]),
	.datad(\CU|ALUop [2]),
	.cin(gnd),
	.combout(\DP|logic|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~5 .lut_mask = 16'hFC00;
defparam \DP|logic|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N27
dffeas \DP|registers|r31|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
fiftyfivenm_lcell_comb \DP|registers|u1|out[30] (
// Equation(s):
// \DP|registers|u1|out [30] = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\CU|regRW [0] & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # (\DP|instructions|instructionMemory|Equal1~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datad(\CU|regRW [0]),
	.cin(gnd),
	.combout(\DP|registers|u1|out [30]),
	.cout());
// synopsys translate_off
defparam \DP|registers|u1|out[30] .lut_mask = 16'hA800;
defparam \DP|registers|u1|out[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N1
dffeas \DP|registers|r30|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux30~4 (
// Equation(s):
// \DP|registers|u3|Mux30~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|r30|read [1] & \DP|instructions|instructionMemory|WideNor0~2_combout )) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|registers|r30|read [1]),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux30~4 .lut_mask = 16'h80AA;
defparam \DP|registers|u3|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux30~5 (
// Equation(s):
// \DP|registers|u3|Mux30~5_combout  = (\DP|registers|u3|Mux30~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [1]))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [1]),
	.datad(\DP|registers|u3|Mux30~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux30~5 .lut_mask = 16'hEA00;
defparam \DP|registers|u3|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N9
dffeas \DP|registers|r2|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N19
dffeas \DP|registers|r3|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
fiftyfivenm_lcell_comb \DP|registers|r1|read[1]~feeder (
// Equation(s):
// \DP|registers|r1|read[1]~feeder_combout  = \DP|outMux|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r1|read[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r1|read[1]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r1|read[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N31
dffeas \DP|registers|r1|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r1|read[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
fiftyfivenm_lcell_comb \DP|registers|r7|read[1]~feeder (
// Equation(s):
// \DP|registers|r7|read[1]~feeder_combout  = \DP|outMux|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r7|read[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[1]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r7|read[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N31
dffeas \DP|registers|r7|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
fiftyfivenm_lcell_comb \DP|registers|r5|read[1]~feeder (
// Equation(s):
// \DP|registers|r5|read[1]~feeder_combout  = \DP|outMux|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r5|read[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[1]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r5|read[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N17
dffeas \DP|registers|r5|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N3
dffeas \DP|registers|r4|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N25
dffeas \DP|registers|r6|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux30~0 (
// Equation(s):
// \DP|registers|u3|Mux30~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|r6|read [1]))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// (\DP|registers|r4|read [1])))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r4|read [1]),
	.datac(\DP|registers|r6|read [1]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux30~0 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux30~1 (
// Equation(s):
// \DP|registers|u3|Mux30~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux30~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux30~0_combout  & (\DP|registers|r7|read 
// [1])) # (!\DP|registers|u3|Mux30~0_combout  & ((\DP|registers|r5|read [1])))))

	.dataa(\DP|registers|r7|read [1]),
	.datab(\DP|registers|r5|read [1]),
	.datac(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datad(\DP|registers|u3|Mux30~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux30~1 .lut_mask = 16'hFA0C;
defparam \DP|registers|u3|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux30~2 (
// Equation(s):
// \DP|registers|u3|Mux30~2_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux30~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [1])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|r1|read [1]),
	.datac(\DP|registers|u3|Mux14~2_combout ),
	.datad(\DP|registers|u3|Mux30~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux30~2 .lut_mask = 16'hF858;
defparam \DP|registers|u3|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux30~3 (
// Equation(s):
// \DP|registers|u3|Mux30~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux30~2_combout  & ((\DP|registers|r3|read [1]))) # (!\DP|registers|u3|Mux30~2_combout  & (\DP|registers|r2|read [1])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux30~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r2|read [1]),
	.datac(\DP|registers|r3|read [1]),
	.datad(\DP|registers|u3|Mux30~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux30~3 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux30~6 (
// Equation(s):
// \DP|registers|u3|Mux30~6_combout  = (\DP|instructions|instructionMemory|Equal6~0_combout  & (((\DP|registers|u3|Mux30~5_combout )))) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout  & 
// (\DP|registers|u3|Mux30~5_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u3|Mux30~3_combout )))))

	.dataa(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux30~5_combout ),
	.datad(\DP|registers|u3|Mux30~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux30~6 .lut_mask = 16'hF1E0;
defparam \DP|registers|u3|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
fiftyfivenm_lcell_comb \DP|op2Mux|out[1]~41 (
// Equation(s):
// \DP|op2Mux|out[1]~41_combout  = (\CU|ALUsrc~combout  & ((\DP|imm|immOut[1]~3_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux30~6_combout ))

	.dataa(gnd),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux30~6_combout ),
	.datad(\DP|imm|immOut[1]~3_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[1]~41 .lut_mask = 16'hFC30;
defparam \DP|op2Mux|out[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
fiftyfivenm_lcell_comb \DP|logic|Mux19~3 (
// Equation(s):
// \DP|logic|Mux19~3_combout  = (\CU|ALUop [1] & (\CU|ALUop [0])) # (!\CU|ALUop [1] & (!\CU|ALUop [0] & !\CU|ALUop [2]))

	.dataa(gnd),
	.datab(\CU|ALUop [1]),
	.datac(\CU|ALUop [0]),
	.datad(\CU|ALUop [2]),
	.cin(gnd),
	.combout(\DP|logic|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~3 .lut_mask = 16'hC0C3;
defparam \DP|logic|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
fiftyfivenm_lcell_comb \DP|logic|Mux30~2 (
// Equation(s):
// \DP|logic|Mux30~2_combout  = (\DP|logic|Mux19~5_combout ) # ((\DP|logic|Mux19~3_combout ) # (\DP|registers|u2|Mux30~11_combout  $ (\DP|op2Mux|out[1]~41_combout )))

	.dataa(\DP|registers|u2|Mux30~11_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|op2Mux|out[1]~41_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux30~2 .lut_mask = 16'hFFDE;
defparam \DP|logic|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
fiftyfivenm_lcell_comb \DP|logic|Mux30~3 (
// Equation(s):
// \DP|logic|Mux30~3_combout  = (\DP|registers|u2|Mux30~11_combout  & ((\DP|op2Mux|out[1]~41_combout ) # (\DP|logic|Mux19~3_combout ))) # (!\DP|registers|u2|Mux30~11_combout  & (\DP|op2Mux|out[1]~41_combout  & \DP|logic|Mux19~3_combout ))

	.dataa(\DP|registers|u2|Mux30~11_combout ),
	.datab(gnd),
	.datac(\DP|op2Mux|out[1]~41_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux30~3 .lut_mask = 16'hFAA0;
defparam \DP|logic|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N5
dffeas \DP|registers|r30|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux29~6 (
// Equation(s):
// \DP|registers|u3|Mux29~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r30|read [2])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r31|read [2])))

	.dataa(\DP|registers|r30|read [2]),
	.datab(gnd),
	.datac(\DP|registers|r31|read [2]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux29~6 .lut_mask = 16'hAAF0;
defparam \DP|registers|u3|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N17
dffeas \DP|registers|r2|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N25
dffeas \DP|registers|r3|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N19
dffeas \DP|registers|r4|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N27
dffeas \DP|registers|r6|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
fiftyfivenm_lcell_comb \DP|registers|r7|read[2]~feeder (
// Equation(s):
// \DP|registers|r7|read[2]~feeder_combout  = \DP|outMux|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r7|read[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[2]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r7|read[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N1
dffeas \DP|registers|r7|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N5
dffeas \DP|registers|r5|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux29~7 (
// Equation(s):
// \DP|registers|u3|Mux29~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|r7|read [2]) # ((\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// (((\DP|registers|r5|read [2] & !\DP|instructions|instructionMemory|WideOr2~combout ))))

	.dataa(\DP|registers|r7|read [2]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r5|read [2]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux29~7 .lut_mask = 16'hCCB8;
defparam \DP|registers|u3|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux29~8 (
// Equation(s):
// \DP|registers|u3|Mux29~8_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux29~7_combout  & ((\DP|registers|r6|read [2]))) # (!\DP|registers|u3|Mux29~7_combout  & (\DP|registers|r4|read [2])))) # 
// (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux29~7_combout ))))

	.dataa(\DP|registers|r4|read [2]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r6|read [2]),
	.datad(\DP|registers|u3|Mux29~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux29~8 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N7
dffeas \DP|registers|r1|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux29~9 (
// Equation(s):
// \DP|registers|u3|Mux29~9_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & (\DP|registers|u3|Mux29~8_combout )) # (!\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|r1|read [2]))))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux29~8_combout ),
	.datab(\DP|registers|r1|read [2]),
	.datac(\DP|registers|u3|Mux14~1_combout ),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux29~9 .lut_mask = 16'hAFC0;
defparam \DP|registers|u3|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux29~10 (
// Equation(s):
// \DP|registers|u3|Mux29~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux29~9_combout  & ((\DP|registers|r3|read [2]))) # (!\DP|registers|u3|Mux29~9_combout  & (\DP|registers|r2|read [2])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux29~9_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r2|read [2]),
	.datac(\DP|registers|r3|read [2]),
	.datad(\DP|registers|u3|Mux29~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux29~10 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux29~11 (
// Equation(s):
// \DP|registers|u3|Mux29~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux29~6_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// ((\DP|registers|u3|Mux29~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datac(\DP|registers|u3|Mux29~6_combout ),
	.datad(\DP|registers|u3|Mux29~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux29~11 .lut_mask = 16'hB1A0;
defparam \DP|registers|u3|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
fiftyfivenm_lcell_comb \DP|op2Mux|out[2]~42 (
// Equation(s):
// \DP|op2Mux|out[2]~42_combout  = (\CU|ALUsrc~combout  & ((\DP|imm|immOut[2]~4_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux29~11_combout ))

	.dataa(gnd),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux29~11_combout ),
	.datad(\DP|imm|immOut[2]~4_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[2]~42 .lut_mask = 16'hFC30;
defparam \DP|op2Mux|out[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
fiftyfivenm_lcell_comb \DP|logic|Mux19~2 (
// Equation(s):
// \DP|logic|Mux19~2_combout  = (!\CU|ALUop [2] & \CU|ALUop [1])

	.dataa(gnd),
	.datab(\CU|ALUop [2]),
	.datac(gnd),
	.datad(\CU|ALUop [1]),
	.cin(gnd),
	.combout(\DP|logic|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~2 .lut_mask = 16'h3300;
defparam \DP|logic|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
fiftyfivenm_lcell_comb \DP|logic|Mux19~4 (
// Equation(s):
// \DP|logic|Mux19~4_combout  = (\CU|ALUop [1]) # (!\CU|ALUop [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|ALUop [2]),
	.datad(\CU|ALUop [1]),
	.cin(gnd),
	.combout(\DP|logic|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~4 .lut_mask = 16'hFF0F;
defparam \DP|logic|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
fiftyfivenm_lcell_comb \DP|logic|out~5 (
// Equation(s):
// \DP|logic|out~5_combout  = (\DP|registers|u2|Mux29~12_combout ) # ((\CU|ALUsrc~combout  & ((\DP|imm|immOut[2]~4_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux29~11_combout )))

	.dataa(\DP|registers|u3|Mux29~11_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|imm|immOut[2]~4_combout ),
	.datad(\DP|registers|u2|Mux29~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~5 .lut_mask = 16'hFFE2;
defparam \DP|logic|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N5
dffeas \DP|registers|r31|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N31
dffeas \DP|registers|r30|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux28~4 (
// Equation(s):
// \DP|registers|u3|Mux28~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [3])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [3]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux28~4 .lut_mask = 16'hD500;
defparam \DP|registers|u3|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux28~5 (
// Equation(s):
// \DP|registers|u3|Mux28~5_combout  = (\DP|registers|u3|Mux28~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [3]))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [3]),
	.datad(\DP|registers|u3|Mux28~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux28~5 .lut_mask = 16'hEA00;
defparam \DP|registers|u3|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
fiftyfivenm_lcell_comb \DP|registers|r2|read[3]~feeder (
// Equation(s):
// \DP|registers|r2|read[3]~feeder_combout  = \DP|outMux|out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r2|read[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r2|read[3]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r2|read[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N1
dffeas \DP|registers|r2|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r2|read[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N13
dffeas \DP|registers|r3|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N27
dffeas \DP|registers|r1|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
fiftyfivenm_lcell_comb \DP|registers|r7|read[3]~feeder (
// Equation(s):
// \DP|registers|r7|read[3]~feeder_combout  = \DP|outMux|out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[3]~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|r7|read[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[3]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r7|read[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N11
dffeas \DP|registers|r7|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N27
dffeas \DP|registers|r5|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N19
dffeas \DP|registers|r4|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N17
dffeas \DP|registers|r6|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux28~0 (
// Equation(s):
// \DP|registers|u3|Mux28~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|r6|read [3]))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// (\DP|registers|r4|read [3])))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r4|read [3]),
	.datac(\DP|registers|r6|read [3]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux28~0 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux28~1 (
// Equation(s):
// \DP|registers|u3|Mux28~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux28~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux28~0_combout  & (\DP|registers|r7|read 
// [3])) # (!\DP|registers|u3|Mux28~0_combout  & ((\DP|registers|r5|read [3])))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r7|read [3]),
	.datac(\DP|registers|r5|read [3]),
	.datad(\DP|registers|u3|Mux28~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux28~1 .lut_mask = 16'hEE50;
defparam \DP|registers|u3|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux28~2 (
// Equation(s):
// \DP|registers|u3|Mux28~2_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux28~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [3])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|r1|read [3]),
	.datac(\DP|registers|u3|Mux28~1_combout ),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux28~2 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux28~3 (
// Equation(s):
// \DP|registers|u3|Mux28~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux28~2_combout  & ((\DP|registers|r3|read [3]))) # (!\DP|registers|u3|Mux28~2_combout  & (\DP|registers|r2|read [3])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux28~2_combout ))))

	.dataa(\DP|registers|r2|read [3]),
	.datab(\DP|registers|u3|Mux14~0_combout ),
	.datac(\DP|registers|r3|read [3]),
	.datad(\DP|registers|u3|Mux28~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux28~3 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux28~6 (
// Equation(s):
// \DP|registers|u3|Mux28~6_combout  = (\DP|instructions|instructionMemory|Equal6~0_combout  & (((\DP|registers|u3|Mux28~5_combout )))) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout  & 
// (\DP|registers|u3|Mux28~5_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u3|Mux28~3_combout )))))

	.dataa(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux28~5_combout ),
	.datad(\DP|registers|u3|Mux28~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux28~6 .lut_mask = 16'hF1E0;
defparam \DP|registers|u3|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
fiftyfivenm_lcell_comb \DP|op2Mux|out[3]~43 (
// Equation(s):
// \DP|op2Mux|out[3]~43_combout  = (\CU|ALUsrc~combout  & (\DP|imm|immOut[3]~5_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux28~6_combout )))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|immOut[3]~5_combout ),
	.datac(gnd),
	.datad(\DP|registers|u3|Mux28~6_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[3]~43 .lut_mask = 16'hDD88;
defparam \DP|op2Mux|out[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
fiftyfivenm_lcell_comb \DP|logic|Mux28~3 (
// Equation(s):
// \DP|logic|Mux28~3_combout  = (\DP|op2Mux|out[3]~43_combout  & ((\DP|logic|Mux19~3_combout ) # (\DP|registers|u2|Mux28~11_combout ))) # (!\DP|op2Mux|out[3]~43_combout  & (\DP|logic|Mux19~3_combout  & \DP|registers|u2|Mux28~11_combout ))

	.dataa(\DP|op2Mux|out[3]~43_combout ),
	.datab(gnd),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|registers|u2|Mux28~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux28~3 .lut_mask = 16'hFAA0;
defparam \DP|logic|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
fiftyfivenm_lcell_comb \DP|logic|Mux28~2 (
// Equation(s):
// \DP|logic|Mux28~2_combout  = (\DP|logic|Mux19~5_combout ) # ((\DP|logic|Mux19~3_combout ) # (\DP|op2Mux|out[3]~43_combout  $ (\DP|registers|u2|Mux28~11_combout )))

	.dataa(\DP|op2Mux|out[3]~43_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|registers|u2|Mux28~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux28~2 .lut_mask = 16'hFDFE;
defparam \DP|logic|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
fiftyfivenm_lcell_comb \DP|logic|Add0~11 (
// Equation(s):
// \DP|logic|Add0~11_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|immOut[3]~5_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux28~6_combout ))))

	.dataa(\DP|registers|u3|Mux28~6_combout ),
	.datab(\DP|imm|immOut[3]~5_combout ),
	.datac(\CU|ALUop [2]),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~11 .lut_mask = 16'h3C5A;
defparam \DP|logic|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
fiftyfivenm_lcell_comb \DP|logic|Add0~8 (
// Equation(s):
// \DP|logic|Add0~8_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|immOut[2]~4_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux29~11_combout ))))

	.dataa(\DP|registers|u3|Mux29~11_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|imm|immOut[2]~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~8 .lut_mask = 16'h1ED2;
defparam \DP|logic|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
fiftyfivenm_lcell_comb \DP|logic|Add0~5 (
// Equation(s):
// \DP|logic|Add0~5_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|immOut[1]~3_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux30~6_combout ))))

	.dataa(\DP|registers|u3|Mux30~6_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|imm|immOut[1]~3_combout ),
	.datad(\CU|ALUop [2]),
	.cin(gnd),
	.combout(\DP|logic|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~5 .lut_mask = 16'h1DE2;
defparam \DP|logic|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
fiftyfivenm_lcell_comb \DP|logic|Add0~6 (
// Equation(s):
// \DP|logic|Add0~6_combout  = ((\DP|registers|u2|Mux30~11_combout  $ (\DP|logic|Add0~5_combout  $ (!\DP|logic|Add0~4 )))) # (GND)
// \DP|logic|Add0~7  = CARRY((\DP|registers|u2|Mux30~11_combout  & ((\DP|logic|Add0~5_combout ) # (!\DP|logic|Add0~4 ))) # (!\DP|registers|u2|Mux30~11_combout  & (\DP|logic|Add0~5_combout  & !\DP|logic|Add0~4 )))

	.dataa(\DP|registers|u2|Mux30~11_combout ),
	.datab(\DP|logic|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~4 ),
	.combout(\DP|logic|Add0~6_combout ),
	.cout(\DP|logic|Add0~7 ));
// synopsys translate_off
defparam \DP|logic|Add0~6 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
fiftyfivenm_lcell_comb \DP|logic|Add0~9 (
// Equation(s):
// \DP|logic|Add0~9_combout  = (\DP|registers|u2|Mux29~12_combout  & ((\DP|logic|Add0~8_combout  & (\DP|logic|Add0~7  & VCC)) # (!\DP|logic|Add0~8_combout  & (!\DP|logic|Add0~7 )))) # (!\DP|registers|u2|Mux29~12_combout  & ((\DP|logic|Add0~8_combout  & 
// (!\DP|logic|Add0~7 )) # (!\DP|logic|Add0~8_combout  & ((\DP|logic|Add0~7 ) # (GND)))))
// \DP|logic|Add0~10  = CARRY((\DP|registers|u2|Mux29~12_combout  & (!\DP|logic|Add0~8_combout  & !\DP|logic|Add0~7 )) # (!\DP|registers|u2|Mux29~12_combout  & ((!\DP|logic|Add0~7 ) # (!\DP|logic|Add0~8_combout ))))

	.dataa(\DP|registers|u2|Mux29~12_combout ),
	.datab(\DP|logic|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~7 ),
	.combout(\DP|logic|Add0~9_combout ),
	.cout(\DP|logic|Add0~10 ));
// synopsys translate_off
defparam \DP|logic|Add0~9 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
fiftyfivenm_lcell_comb \DP|logic|Add0~12 (
// Equation(s):
// \DP|logic|Add0~12_combout  = ((\DP|registers|u2|Mux28~11_combout  $ (\DP|logic|Add0~11_combout  $ (!\DP|logic|Add0~10 )))) # (GND)
// \DP|logic|Add0~13  = CARRY((\DP|registers|u2|Mux28~11_combout  & ((\DP|logic|Add0~11_combout ) # (!\DP|logic|Add0~10 ))) # (!\DP|registers|u2|Mux28~11_combout  & (\DP|logic|Add0~11_combout  & !\DP|logic|Add0~10 )))

	.dataa(\DP|registers|u2|Mux28~11_combout ),
	.datab(\DP|logic|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~10 ),
	.combout(\DP|logic|Add0~12_combout ),
	.cout(\DP|logic|Add0~13 ));
// synopsys translate_off
defparam \DP|logic|Add0~12 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N29
dffeas \DP|registers|r31|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N9
dffeas \DP|registers|r30|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux27~6 (
// Equation(s):
// \DP|registers|u3|Mux27~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r30|read [4]))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r31|read [4]))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r31|read [4]),
	.datac(gnd),
	.datad(\DP|registers|r30|read [4]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux27~6 .lut_mask = 16'hEE44;
defparam \DP|registers|u3|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N1
dffeas \DP|registers|r2|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N31
dffeas \DP|registers|r3|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N3
dffeas \DP|registers|r1|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
fiftyfivenm_lcell_comb \DP|registers|r7|read[4]~feeder (
// Equation(s):
// \DP|registers|r7|read[4]~feeder_combout  = \DP|outMux|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[4]~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|r7|read[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[4]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r7|read[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \DP|registers|r7|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N29
dffeas \DP|registers|r6|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N27
dffeas \DP|registers|r4|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N29
dffeas \DP|registers|r5|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux27~7 (
// Equation(s):
// \DP|registers|u3|Mux27~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((!\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [4])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r5|read [4])))))

	.dataa(\DP|registers|r4|read [4]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r5|read [4]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux27~7 .lut_mask = 16'h22FC;
defparam \DP|registers|u3|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux27~8 (
// Equation(s):
// \DP|registers|u3|Mux27~8_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|u3|Mux27~7_combout  & (\DP|registers|r7|read [4])) # (!\DP|registers|u3|Mux27~7_combout  & ((\DP|registers|r6|read [4]))))) # 
// (!\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|u3|Mux27~7_combout ))))

	.dataa(\DP|registers|r7|read [4]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r6|read [4]),
	.datad(\DP|registers|u3|Mux27~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux27~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u3|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux27~9 (
// Equation(s):
// \DP|registers|u3|Mux27~9_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux27~8_combout )) # (!\DP|registers|u3|Mux14~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|u3|Mux14~1_combout  & (\DP|registers|r1|read 
// [4])))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|u3|Mux14~1_combout ),
	.datac(\DP|registers|r1|read [4]),
	.datad(\DP|registers|u3|Mux27~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux27~9 .lut_mask = 16'hEA62;
defparam \DP|registers|u3|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
fiftyfivenm_lcell_comb \DP|registers|u3|Mux27~10 (
// Equation(s):
// \DP|registers|u3|Mux27~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux27~9_combout  & ((\DP|registers|r3|read [4]))) # (!\DP|registers|u3|Mux27~9_combout  & (\DP|registers|r2|read [4])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux27~9_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r2|read [4]),
	.datac(\DP|registers|r3|read [4]),
	.datad(\DP|registers|u3|Mux27~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux27~10 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
fiftyfivenm_lcell_comb \DP|registers|u3|Mux27~11 (
// Equation(s):
// \DP|registers|u3|Mux27~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux27~6_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (((!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// \DP|registers|u3|Mux27~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|registers|u3|Mux27~6_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux27~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux27~11 .lut_mask = 16'h8D88;
defparam \DP|registers|u3|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
fiftyfivenm_lcell_comb \DP|op2Mux|out[4]~44 (
// Equation(s):
// \DP|op2Mux|out[4]~44_combout  = (\CU|ALUsrc~combout  & ((\DP|imm|immOut[4]~6_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux27~11_combout ))

	.dataa(\DP|registers|u3|Mux27~11_combout ),
	.datab(gnd),
	.datac(\CU|ALUsrc~combout ),
	.datad(\DP|imm|immOut[4]~6_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[4]~44 .lut_mask = 16'hFA0A;
defparam \DP|op2Mux|out[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
fiftyfivenm_lcell_comb \DP|logic|Add0~14 (
// Equation(s):
// \DP|logic|Add0~14_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|immOut[4]~6_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux27~11_combout ))))

	.dataa(\CU|ALUop [2]),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux27~11_combout ),
	.datad(\DP|imm|immOut[4]~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~14 .lut_mask = 16'h569A;
defparam \DP|logic|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
fiftyfivenm_lcell_comb \DP|logic|Add0~15 (
// Equation(s):
// \DP|logic|Add0~15_combout  = (\DP|registers|u2|Mux27~12_combout  & ((\DP|logic|Add0~14_combout  & (\DP|logic|Add0~13  & VCC)) # (!\DP|logic|Add0~14_combout  & (!\DP|logic|Add0~13 )))) # (!\DP|registers|u2|Mux27~12_combout  & ((\DP|logic|Add0~14_combout  & 
// (!\DP|logic|Add0~13 )) # (!\DP|logic|Add0~14_combout  & ((\DP|logic|Add0~13 ) # (GND)))))
// \DP|logic|Add0~16  = CARRY((\DP|registers|u2|Mux27~12_combout  & (!\DP|logic|Add0~14_combout  & !\DP|logic|Add0~13 )) # (!\DP|registers|u2|Mux27~12_combout  & ((!\DP|logic|Add0~13 ) # (!\DP|logic|Add0~14_combout ))))

	.dataa(\DP|registers|u2|Mux27~12_combout ),
	.datab(\DP|logic|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~13 ),
	.combout(\DP|logic|Add0~15_combout ),
	.cout(\DP|logic|Add0~16 ));
// synopsys translate_off
defparam \DP|logic|Add0~15 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N31
dffeas \DP|registers|r1|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \DP|registers|r7|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N17
dffeas \DP|registers|r5|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N23
dffeas \DP|registers|r4|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N5
dffeas \DP|registers|r6|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux26~0 (
// Equation(s):
// \DP|registers|u3|Mux26~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|r6|read [5]))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// (\DP|registers|r4|read [5])))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r4|read [5]),
	.datac(\DP|registers|r6|read [5]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux26~0 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux26~1 (
// Equation(s):
// \DP|registers|u3|Mux26~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux26~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux26~0_combout  & (\DP|registers|r7|read 
// [5])) # (!\DP|registers|u3|Mux26~0_combout  & ((\DP|registers|r5|read [5])))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r7|read [5]),
	.datac(\DP|registers|r5|read [5]),
	.datad(\DP|registers|u3|Mux26~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux26~1 .lut_mask = 16'hEE50;
defparam \DP|registers|u3|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
fiftyfivenm_lcell_comb \DP|registers|u3|Mux26~2 (
// Equation(s):
// \DP|registers|u3|Mux26~2_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux26~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [5])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|r1|read [5]),
	.datac(\DP|registers|u3|Mux14~2_combout ),
	.datad(\DP|registers|u3|Mux26~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux26~2 .lut_mask = 16'hF858;
defparam \DP|registers|u3|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N29
dffeas \DP|registers|r2|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N23
dffeas \DP|registers|r3|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux26~3 (
// Equation(s):
// \DP|registers|u3|Mux26~3_combout  = (\DP|registers|u3|Mux26~2_combout  & (((\DP|registers|r3|read [5]) # (!\DP|registers|u3|Mux14~0_combout )))) # (!\DP|registers|u3|Mux26~2_combout  & (\DP|registers|r2|read [5] & ((\DP|registers|u3|Mux14~0_combout ))))

	.dataa(\DP|registers|u3|Mux26~2_combout ),
	.datab(\DP|registers|r2|read [5]),
	.datac(\DP|registers|r3|read [5]),
	.datad(\DP|registers|u3|Mux14~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux26~3 .lut_mask = 16'hE4AA;
defparam \DP|registers|u3|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N17
dffeas \DP|registers|r30|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux26~4 (
// Equation(s):
// \DP|registers|u3|Mux26~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [5])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [5]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux26~4 .lut_mask = 16'hD500;
defparam \DP|registers|u3|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux26~5 (
// Equation(s):
// \DP|registers|u3|Mux26~5_combout  = (\DP|registers|u3|Mux26~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [5]))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [5]),
	.datad(\DP|registers|u3|Mux26~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux26~5 .lut_mask = 16'hEA00;
defparam \DP|registers|u3|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux26~6 (
// Equation(s):
// \DP|registers|u3|Mux26~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux26~5_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal6~0_combout  & 
// ((\DP|registers|u3|Mux26~5_combout ))) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & (\DP|registers|u3|Mux26~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datac(\DP|registers|u3|Mux26~3_combout ),
	.datad(\DP|registers|u3|Mux26~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux26~6 .lut_mask = 16'hFE10;
defparam \DP|registers|u3|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N1
dffeas \DP|registers|r15|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N5
dffeas \DP|registers|r14|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
fiftyfivenm_lcell_comb \DP|registers|r13|read[6]~feeder (
// Equation(s):
// \DP|registers|r13|read[6]~feeder_combout  = \DP|outMux|out[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r13|read[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[6]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r13|read[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N27
dffeas \DP|registers|r13|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N29
dffeas \DP|registers|r12|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~10 (
// Equation(s):
// \DP|registers|u2|Mux25~10_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r13|read [6])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r12|read [6])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r13|read [6]),
	.datac(\DP|registers|r12|read [6]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~10 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~11 (
// Equation(s):
// \DP|registers|u2|Mux25~11_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux25~10_combout  & (\DP|registers|r15|read [6])) # (!\DP|registers|u2|Mux25~10_combout  & ((\DP|registers|r14|read [6]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux25~10_combout ))))

	.dataa(\DP|registers|r15|read [6]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r14|read [6]),
	.datad(\DP|registers|u2|Mux25~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~11 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N1
dffeas \DP|registers|r30|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~0 (
// Equation(s):
// \DP|registers|u2|Mux25~0_combout  = (\DP|registers|r30|read [6] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [6]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~0 .lut_mask = 16'hE0C0;
defparam \DP|registers|u2|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N15
dffeas \DP|registers|r31|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~1 (
// Equation(s):
// \DP|registers|u2|Mux25~1_combout  = (\DP|registers|r31|read [6] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|r31|read [6]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~1 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~2 (
// Equation(s):
// \DP|registers|u2|Mux25~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux25~1_combout ))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux25~0_combout )))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|registers|u2|Mux25~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|u2|Mux25~1_combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~2 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N28
fiftyfivenm_lcell_comb \DP|registers|r10|read[6]~feeder (
// Equation(s):
// \DP|registers|r10|read[6]~feeder_combout  = \DP|outMux|out[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[6]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N29
dffeas \DP|registers|r10|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N31
dffeas \DP|registers|r8|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~3 (
// Equation(s):
// \DP|registers|u2|Mux25~3_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r10|read [6]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r8|read [6] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r10|read [6]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r8|read [6]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~3 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N28
fiftyfivenm_lcell_comb \DP|registers|r9|read[6]~feeder (
// Equation(s):
// \DP|registers|r9|read[6]~feeder_combout  = \DP|outMux|out[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[6]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N29
dffeas \DP|registers|r9|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N27
dffeas \DP|registers|r11|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~4 (
// Equation(s):
// \DP|registers|u2|Mux25~4_combout  = (\DP|registers|u2|Mux25~3_combout  & (((\DP|registers|r11|read [6]) # (!\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|registers|u2|Mux25~3_combout  & (\DP|registers|r9|read [6] & 
// ((\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|u2|Mux25~3_combout ),
	.datab(\DP|registers|r9|read [6]),
	.datac(\DP|registers|r11|read [6]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~4 .lut_mask = 16'hE4AA;
defparam \DP|registers|u2|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N5
dffeas \DP|registers|r3|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N19
dffeas \DP|registers|r1|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N7
dffeas \DP|registers|r6|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N7
dffeas \DP|registers|r7|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N11
dffeas \DP|registers|r4|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N1
dffeas \DP|registers|r5|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~5 (
// Equation(s):
// \DP|registers|u2|Mux25~5_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|instructions|instructionMemory|WideOr4~combout )) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r5|read [6]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r4|read [6]))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r4|read [6]),
	.datad(\DP|registers|r5|read [6]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~5 .lut_mask = 16'hDC98;
defparam \DP|registers|u2|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~6 (
// Equation(s):
// \DP|registers|u2|Mux25~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux25~5_combout  & ((\DP|registers|r7|read [6]))) # (!\DP|registers|u2|Mux25~5_combout  & (\DP|registers|r6|read [6])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux25~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r6|read [6]),
	.datac(\DP|registers|r7|read [6]),
	.datad(\DP|registers|u2|Mux25~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~6 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~7 (
// Equation(s):
// \DP|registers|u2|Mux25~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux25~6_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [6])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [6]),
	.datad(\DP|registers|u2|Mux25~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~7 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~8 (
// Equation(s):
// \DP|registers|u2|Mux25~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux25~7_combout  & (\DP|registers|r3|read [6])) # (!\DP|registers|u2|Mux25~7_combout  & ((\DP|registers|r2|read [6]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux25~7_combout ))))

	.dataa(\DP|registers|u2|Mux0~3_combout ),
	.datab(\DP|registers|r3|read [6]),
	.datac(\DP|registers|r2|read [6]),
	.datad(\DP|registers|u2|Mux25~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~8 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~9 (
// Equation(s):
// \DP|registers|u2|Mux25~9_combout  = (\DP|registers|u2|Mux0~2_combout  & (\DP|instructions|instructionMemory|Equal9~0_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (\DP|registers|u2|Mux25~4_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux25~8_combout )))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux25~4_combout ),
	.datad(\DP|registers|u2|Mux25~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~9 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~12 (
// Equation(s):
// \DP|registers|u2|Mux25~12_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux25~9_combout  & (\DP|registers|u2|Mux25~11_combout )) # (!\DP|registers|u2|Mux25~9_combout  & ((\DP|registers|u2|Mux25~2_combout ))))) # 
// (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux25~9_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|registers|u2|Mux25~11_combout ),
	.datac(\DP|registers|u2|Mux25~2_combout ),
	.datad(\DP|registers|u2|Mux25~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~12 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
fiftyfivenm_lcell_comb \DP|op2Mux|out[6]~46 (
// Equation(s):
// \DP|op2Mux|out[6]~46_combout  = (\CU|ALUsrc~combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|imm|Mux8~0_combout )))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux25~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux25~11_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[6]~46 .lut_mask = 16'hFDA8;
defparam \DP|op2Mux|out[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
fiftyfivenm_lcell_comb \DP|logic|Add0~20 (
// Equation(s):
// \DP|logic|Add0~20_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux25~11_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|registers|u3|Mux25~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~20 .lut_mask = 16'h2D78;
defparam \DP|logic|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
fiftyfivenm_lcell_comb \DP|logic|Add0~17 (
// Equation(s):
// \DP|logic|Add0~17_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|immOut[5]~7_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux26~6_combout ))))

	.dataa(\DP|registers|u3|Mux26~6_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|imm|immOut[5]~7_combout ),
	.datad(\CU|ALUop [2]),
	.cin(gnd),
	.combout(\DP|logic|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~17 .lut_mask = 16'h1DE2;
defparam \DP|logic|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
fiftyfivenm_lcell_comb \DP|logic|Add0~18 (
// Equation(s):
// \DP|logic|Add0~18_combout  = ((\DP|registers|u2|Mux26~11_combout  $ (\DP|logic|Add0~17_combout  $ (!\DP|logic|Add0~16 )))) # (GND)
// \DP|logic|Add0~19  = CARRY((\DP|registers|u2|Mux26~11_combout  & ((\DP|logic|Add0~17_combout ) # (!\DP|logic|Add0~16 ))) # (!\DP|registers|u2|Mux26~11_combout  & (\DP|logic|Add0~17_combout  & !\DP|logic|Add0~16 )))

	.dataa(\DP|registers|u2|Mux26~11_combout ),
	.datab(\DP|logic|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~16 ),
	.combout(\DP|logic|Add0~18_combout ),
	.cout(\DP|logic|Add0~19 ));
// synopsys translate_off
defparam \DP|logic|Add0~18 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
fiftyfivenm_lcell_comb \DP|logic|Add0~21 (
// Equation(s):
// \DP|logic|Add0~21_combout  = (\DP|logic|Add0~20_combout  & ((\DP|registers|u2|Mux25~12_combout  & (\DP|logic|Add0~19  & VCC)) # (!\DP|registers|u2|Mux25~12_combout  & (!\DP|logic|Add0~19 )))) # (!\DP|logic|Add0~20_combout  & 
// ((\DP|registers|u2|Mux25~12_combout  & (!\DP|logic|Add0~19 )) # (!\DP|registers|u2|Mux25~12_combout  & ((\DP|logic|Add0~19 ) # (GND)))))
// \DP|logic|Add0~22  = CARRY((\DP|logic|Add0~20_combout  & (!\DP|registers|u2|Mux25~12_combout  & !\DP|logic|Add0~19 )) # (!\DP|logic|Add0~20_combout  & ((!\DP|logic|Add0~19 ) # (!\DP|registers|u2|Mux25~12_combout ))))

	.dataa(\DP|logic|Add0~20_combout ),
	.datab(\DP|registers|u2|Mux25~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~19 ),
	.combout(\DP|logic|Add0~21_combout ),
	.cout(\DP|logic|Add0~22 ));
// synopsys translate_off
defparam \DP|logic|Add0~21 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
fiftyfivenm_lcell_comb \DP|logic|out~7 (
// Equation(s):
// \DP|logic|out~7_combout  = \DP|registers|u2|Mux25~12_combout  $ (\DP|op2Mux|out[6]~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux25~12_combout ),
	.datad(\DP|op2Mux|out[6]~46_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~7 .lut_mask = 16'h0FF0;
defparam \DP|logic|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N11
dffeas \DP|registers|r2|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N9
dffeas \DP|registers|r3|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N21
dffeas \DP|registers|r1|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N25
dffeas \DP|registers|r7|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
fiftyfivenm_lcell_comb \DP|registers|r5|read[7]~feeder (
// Equation(s):
// \DP|registers|r5|read[7]~feeder_combout  = \DP|outMux|out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[7]~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|r5|read[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[7]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r5|read[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N15
dffeas \DP|registers|r5|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N7
dffeas \DP|registers|r4|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N13
dffeas \DP|registers|r6|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux24~0 (
// Equation(s):
// \DP|registers|u3|Mux24~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|r6|read [7]))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// (\DP|registers|r4|read [7])))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r4|read [7]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r6|read [7]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux24~0 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux24~1 (
// Equation(s):
// \DP|registers|u3|Mux24~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux24~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux24~0_combout  & (\DP|registers|r7|read 
// [7])) # (!\DP|registers|u3|Mux24~0_combout  & ((\DP|registers|r5|read [7])))))

	.dataa(\DP|registers|r7|read [7]),
	.datab(\DP|registers|r5|read [7]),
	.datac(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datad(\DP|registers|u3|Mux24~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux24~1 .lut_mask = 16'hFA0C;
defparam \DP|registers|u3|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
fiftyfivenm_lcell_comb \DP|registers|u3|Mux24~2 (
// Equation(s):
// \DP|registers|u3|Mux24~2_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux24~1_combout )) # (!\DP|registers|u3|Mux14~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|u3|Mux14~1_combout  & (\DP|registers|r1|read 
// [7])))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|u3|Mux14~1_combout ),
	.datac(\DP|registers|r1|read [7]),
	.datad(\DP|registers|u3|Mux24~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux24~2 .lut_mask = 16'hEA62;
defparam \DP|registers|u3|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux24~3 (
// Equation(s):
// \DP|registers|u3|Mux24~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux24~2_combout  & ((\DP|registers|r3|read [7]))) # (!\DP|registers|u3|Mux24~2_combout  & (\DP|registers|r2|read [7])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux24~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r2|read [7]),
	.datac(\DP|registers|r3|read [7]),
	.datad(\DP|registers|u3|Mux24~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux24~3 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N25
dffeas \DP|registers|r31|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
fiftyfivenm_lcell_comb \DP|registers|r30|read[7]~feeder (
// Equation(s):
// \DP|registers|r30|read[7]~feeder_combout  = \DP|outMux|out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[7]~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|r30|read[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r30|read[7]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r30|read[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N9
dffeas \DP|registers|r30|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r30|read[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N2
fiftyfivenm_lcell_comb \DP|registers|u3|Mux24~4 (
// Equation(s):
// \DP|registers|u3|Mux24~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [7])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [7]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux24~4 .lut_mask = 16'h80AA;
defparam \DP|registers|u3|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux24~5 (
// Equation(s):
// \DP|registers|u3|Mux24~5_combout  = (\DP|registers|u3|Mux24~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [7]))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [7]),
	.datad(\DP|registers|u3|Mux24~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux24~5 .lut_mask = 16'hEA00;
defparam \DP|registers|u3|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux24~6 (
// Equation(s):
// \DP|registers|u3|Mux24~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux24~5_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal6~0_combout  & 
// ((\DP|registers|u3|Mux24~5_combout ))) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & (\DP|registers|u3|Mux24~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datac(\DP|registers|u3|Mux24~3_combout ),
	.datad(\DP|registers|u3|Mux24~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux24~6 .lut_mask = 16'hFE10;
defparam \DP|registers|u3|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N13
dffeas \DP|registers|r30|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~0 (
// Equation(s):
// \DP|registers|u2|Mux19~0_combout  = (\DP|registers|r30|read [12] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|r30|read [12]),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~0 .lut_mask = 16'hF080;
defparam \DP|registers|u2|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N1
dffeas \DP|registers|r31|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~1 (
// Equation(s):
// \DP|registers|u2|Mux19~1_combout  = (\DP|registers|r31|read [12] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|r31|read [12]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~1 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~2 (
// Equation(s):
// \DP|registers|u2|Mux19~2_combout  = (\DP|registers|u2|Mux31~1_combout  & (((\DP|registers|u2|Mux19~1_combout ) # (!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux19~0_combout  & 
// (\DP|instructions|instructionMemory|WideOr3~combout )))

	.dataa(\DP|registers|u2|Mux31~1_combout ),
	.datab(\DP|registers|u2|Mux19~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux19~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~2 .lut_mask = 16'hEA4A;
defparam \DP|registers|u2|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N29
dffeas \DP|registers|r9|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y16_N27
dffeas \DP|registers|r11|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
fiftyfivenm_lcell_comb \DP|registers|r10|read[12]~feeder (
// Equation(s):
// \DP|registers|r10|read[12]~feeder_combout  = \DP|outMux|out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[12]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N1
dffeas \DP|registers|r10|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N23
dffeas \DP|registers|r8|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~3 (
// Equation(s):
// \DP|registers|u2|Mux19~3_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r10|read [12])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r8|read [12])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r10|read [12]),
	.datac(\DP|registers|r8|read [12]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~3 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~4 (
// Equation(s):
// \DP|registers|u2|Mux19~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux19~3_combout  & ((\DP|registers|r11|read [12]))) # (!\DP|registers|u2|Mux19~3_combout  & (\DP|registers|r9|read [12])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux19~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [12]),
	.datac(\DP|registers|r11|read [12]),
	.datad(\DP|registers|u2|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~4 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N15
dffeas \DP|registers|r3|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N7
dffeas \DP|registers|r1|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N20
fiftyfivenm_lcell_comb \DP|registers|r7|read[12]~feeder (
// Equation(s):
// \DP|registers|r7|read[12]~feeder_combout  = \DP|outMux|out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r7|read[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[12]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r7|read[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N21
dffeas \DP|registers|r7|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N9
dffeas \DP|registers|r6|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N3
dffeas \DP|registers|r4|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N17
dffeas \DP|registers|r5|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~5 (
// Equation(s):
// \DP|registers|u2|Mux19~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|instructions|instructionMemory|WideOr3~combout ) # ((\DP|registers|r5|read [12])))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r4|read [12])))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r4|read [12]),
	.datad(\DP|registers|r5|read [12]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~5 .lut_mask = 16'hBA98;
defparam \DP|registers|u2|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~6 (
// Equation(s):
// \DP|registers|u2|Mux19~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux19~5_combout  & (\DP|registers|r7|read [12])) # (!\DP|registers|u2|Mux19~5_combout  & ((\DP|registers|r6|read [12]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux19~5_combout ))))

	.dataa(\DP|registers|r7|read [12]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r6|read [12]),
	.datad(\DP|registers|u2|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~6 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~7 (
// Equation(s):
// \DP|registers|u2|Mux19~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux19~6_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read 
// [12])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [12]),
	.datad(\DP|registers|u2|Mux19~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~7 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~8 (
// Equation(s):
// \DP|registers|u2|Mux19~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux19~7_combout  & (\DP|registers|r3|read [12])) # (!\DP|registers|u2|Mux19~7_combout  & ((\DP|registers|r2|read [12]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux19~7_combout ))))

	.dataa(\DP|registers|r3|read [12]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [12]),
	.datad(\DP|registers|u2|Mux19~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~9 (
// Equation(s):
// \DP|registers|u2|Mux19~9_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout ) # ((\DP|registers|u2|Mux19~4_combout )))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (!\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux19~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux19~4_combout ),
	.datad(\DP|registers|u2|Mux19~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~9 .lut_mask = 16'hB9A8;
defparam \DP|registers|u2|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N5
dffeas \DP|registers|r15|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y16_N17
dffeas \DP|registers|r14|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
fiftyfivenm_lcell_comb \DP|registers|r13|read[12]~feeder (
// Equation(s):
// \DP|registers|r13|read[12]~feeder_combout  = \DP|outMux|out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[12]~12_combout ),
	.cin(gnd),
	.combout(\DP|registers|r13|read[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[12]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r13|read[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N13
dffeas \DP|registers|r13|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y16_N19
dffeas \DP|registers|r12|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~10 (
// Equation(s):
// \DP|registers|u2|Mux19~10_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r13|read [12])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r12|read [12])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r13|read [12]),
	.datac(\DP|registers|r12|read [12]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~10 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~11 (
// Equation(s):
// \DP|registers|u2|Mux19~11_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux19~10_combout  & (\DP|registers|r15|read [12])) # (!\DP|registers|u2|Mux19~10_combout  & ((\DP|registers|r14|read [12]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux19~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r15|read [12]),
	.datac(\DP|registers|r14|read [12]),
	.datad(\DP|registers|u2|Mux19~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~11 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~12 (
// Equation(s):
// \DP|registers|u2|Mux19~12_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux19~9_combout  & ((\DP|registers|u2|Mux19~11_combout ))) # (!\DP|registers|u2|Mux19~9_combout  & (\DP|registers|u2|Mux19~2_combout )))) # 
// (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux19~9_combout ))))

	.dataa(\DP|registers|u2|Mux19~2_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux19~9_combout ),
	.datad(\DP|registers|u2|Mux19~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~12 .lut_mask = 16'hF838;
defparam \DP|registers|u2|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
fiftyfivenm_lcell_comb \DP|op2Mux|out[12]~52 (
// Equation(s):
// \DP|op2Mux|out[12]~52_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [1] & (\CU|immSel [0]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux19~11_combout ))))

	.dataa(\CU|immSel [1]),
	.datab(\CU|immSel [0]),
	.datac(\DP|registers|u3|Mux19~11_combout ),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[12]~52_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[12]~52 .lut_mask = 16'h88F0;
defparam \DP|op2Mux|out[12]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
fiftyfivenm_lcell_comb \DP|registers|r5|read[13]~feeder (
// Equation(s):
// \DP|registers|r5|read[13]~feeder_combout  = \DP|outMux|out[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r5|read[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[13]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r5|read[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N27
dffeas \DP|registers|r5|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
fiftyfivenm_lcell_comb \DP|registers|r7|read[13]~feeder (
// Equation(s):
// \DP|registers|r7|read[13]~feeder_combout  = \DP|outMux|out[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r7|read[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[13]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r7|read[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \DP|registers|r7|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N31
dffeas \DP|registers|r4|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N9
dffeas \DP|registers|r6|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux18~0 (
// Equation(s):
// \DP|registers|u3|Mux18~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|r6|read [13]))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// (\DP|registers|r4|read [13])))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r4|read [13]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r6|read [13]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux18~0 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux18~1 (
// Equation(s):
// \DP|registers|u3|Mux18~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux18~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux18~0_combout  & ((\DP|registers|r7|read 
// [13]))) # (!\DP|registers|u3|Mux18~0_combout  & (\DP|registers|r5|read [13]))))

	.dataa(\DP|registers|r5|read [13]),
	.datab(\DP|registers|r7|read [13]),
	.datac(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datad(\DP|registers|u3|Mux18~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux18~1 .lut_mask = 16'hFC0A;
defparam \DP|registers|u3|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N1
dffeas \DP|registers|r1|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux18~2 (
// Equation(s):
// \DP|registers|u3|Mux18~2_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & (\DP|registers|u3|Mux18~1_combout )) # (!\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|r1|read [13]))))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux18~1_combout ),
	.datab(\DP|registers|r1|read [13]),
	.datac(\DP|registers|u3|Mux14~1_combout ),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux18~2 .lut_mask = 16'hAFC0;
defparam \DP|registers|u3|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N9
dffeas \DP|registers|r3|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N27
dffeas \DP|registers|r2|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux18~3 (
// Equation(s):
// \DP|registers|u3|Mux18~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux18~2_combout  & (\DP|registers|r3|read [13])) # (!\DP|registers|u3|Mux18~2_combout  & ((\DP|registers|r2|read [13]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (\DP|registers|u3|Mux18~2_combout ))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|u3|Mux18~2_combout ),
	.datac(\DP|registers|r3|read [13]),
	.datad(\DP|registers|r2|read [13]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux18~3 .lut_mask = 16'hE6C4;
defparam \DP|registers|u3|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N19
dffeas \DP|registers|r31|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N13
dffeas \DP|registers|r30|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux18~4 (
// Equation(s):
// \DP|registers|u3|Mux18~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [13])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datad(\DP|registers|r30|read [13]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux18~4 .lut_mask = 16'hB030;
defparam \DP|registers|u3|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux18~5 (
// Equation(s):
// \DP|registers|u3|Mux18~5_combout  = (\DP|registers|u3|Mux18~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [13]))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r31|read [13]),
	.datad(\DP|registers|u3|Mux18~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux18~5 .lut_mask = 16'hEC00;
defparam \DP|registers|u3|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux18~6 (
// Equation(s):
// \DP|registers|u3|Mux18~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux18~5_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal6~0_combout  & 
// ((\DP|registers|u3|Mux18~5_combout ))) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & (\DP|registers|u3|Mux18~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|registers|u3|Mux18~3_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux18~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux18~6 .lut_mask = 16'hFE04;
defparam \DP|registers|u3|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CU|MRW~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\DP|registers|u3|Mux18~6_combout ,\DP|registers|u3|Mux19~11_combout ,\DP|registers|u3|Mux20~6_combout ,\DP|registers|u3|Mux21~11_combout ,\DP|registers|u3|Mux22~6_combout ,\DP|registers|u3|Mux23~11_combout ,\DP|registers|u3|Mux24~6_combout ,
\DP|registers|u3|Mux25~11_combout ,\DP|registers|u3|Mux26~6_combout ,\DP|registers|u3|Mux27~11_combout ,\DP|registers|u3|Mux28~6_combout ,\DP|registers|u3|Mux29~11_combout ,\DP|registers|u3|Mux30~6_combout ,\DP|registers|u3|Mux31~11_combout }),
	.portaaddr({\DP|logic|Mux27~3_combout ,\DP|logic|Mux28~4_combout ,\DP|logic|Mux29~3_combout ,\DP|logic|Mux30~4_combout ,\DP|logic|Mux31~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DP|memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Datapath:DP|RAM:memory|altsyncram:memory_rtl_0|altsyncram_mm71:auto_generated|ALTSYNCRAM";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
fiftyfivenm_lcell_comb \DP|op2Mux|out[13]~53 (
// Equation(s):
// \DP|op2Mux|out[13]~53_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & (\CU|immSel [1]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux18~6_combout ))))

	.dataa(\CU|immSel [0]),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|immSel [1]),
	.datad(\DP|registers|u3|Mux18~6_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[13]~53 .lut_mask = 16'hB380;
defparam \DP|op2Mux|out[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
fiftyfivenm_lcell_comb \DP|logic|Mux18~2 (
// Equation(s):
// \DP|logic|Mux18~2_combout  = (\DP|logic|Mux19~3_combout ) # ((\DP|logic|Mux19~5_combout ) # (\DP|op2Mux|out[13]~53_combout  $ (\DP|registers|u2|Mux18~11_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|op2Mux|out[13]~53_combout ),
	.datad(\DP|registers|u2|Mux18~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux18~2 .lut_mask = 16'hEFFE;
defparam \DP|logic|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
fiftyfivenm_lcell_comb \DP|logic|Mux18~3 (
// Equation(s):
// \DP|logic|Mux18~3_combout  = (\DP|op2Mux|out[13]~53_combout  & ((\DP|logic|Mux19~3_combout ) # (\DP|registers|u2|Mux18~11_combout ))) # (!\DP|op2Mux|out[13]~53_combout  & (\DP|logic|Mux19~3_combout  & \DP|registers|u2|Mux18~11_combout ))

	.dataa(\DP|op2Mux|out[13]~53_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux18~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux18~3 .lut_mask = 16'hEE88;
defparam \DP|logic|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N19
dffeas \DP|registers|r30|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
fiftyfivenm_lcell_comb \DP|registers|u3|Mux17~6 (
// Equation(s):
// \DP|registers|u3|Mux17~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r30|read [14])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r31|read [14])))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r30|read [14]),
	.datac(gnd),
	.datad(\DP|registers|r31|read [14]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux17~6 .lut_mask = 16'hDD88;
defparam \DP|registers|u3|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
fiftyfivenm_lcell_comb \DP|registers|r1|read[14]~feeder (
// Equation(s):
// \DP|registers|r1|read[14]~feeder_combout  = \DP|outMux|out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[14]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r1|read[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r1|read[14]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r1|read[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N1
dffeas \DP|registers|r1|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r1|read[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N15
dffeas \DP|registers|r7|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N31
dffeas \DP|registers|r4|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N9
dffeas \DP|registers|r5|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux17~7 (
// Equation(s):
// \DP|registers|u3|Mux17~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((!\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [14])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r5|read [14])))))

	.dataa(\DP|registers|r4|read [14]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r5|read [14]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux17~7 .lut_mask = 16'h22FC;
defparam \DP|registers|u3|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N25
dffeas \DP|registers|r6|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux17~8 (
// Equation(s):
// \DP|registers|u3|Mux17~8_combout  = (\DP|registers|u3|Mux17~7_combout  & ((\DP|registers|r7|read [14]) # ((!\DP|instructions|instructionMemory|WideOr1~combout )))) # (!\DP|registers|u3|Mux17~7_combout  & (((\DP|registers|r6|read [14] & 
// \DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r7|read [14]),
	.datab(\DP|registers|u3|Mux17~7_combout ),
	.datac(\DP|registers|r6|read [14]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux17~8 .lut_mask = 16'hB8CC;
defparam \DP|registers|u3|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux17~9 (
// Equation(s):
// \DP|registers|u3|Mux17~9_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux17~8_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [14])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|r1|read [14]),
	.datac(\DP|registers|u3|Mux14~2_combout ),
	.datad(\DP|registers|u3|Mux17~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux17~9 .lut_mask = 16'hF858;
defparam \DP|registers|u3|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N25
dffeas \DP|registers|r3|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N19
dffeas \DP|registers|r2|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux17~10 (
// Equation(s):
// \DP|registers|u3|Mux17~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux17~9_combout  & (\DP|registers|r3|read [14])) # (!\DP|registers|u3|Mux17~9_combout  & ((\DP|registers|r2|read [14]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (\DP|registers|u3|Mux17~9_combout ))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|u3|Mux17~9_combout ),
	.datac(\DP|registers|r3|read [14]),
	.datad(\DP|registers|r2|read [14]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux17~10 .lut_mask = 16'hE6C4;
defparam \DP|registers|u3|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux17~11 (
// Equation(s):
// \DP|registers|u3|Mux17~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux17~6_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (((!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// \DP|registers|u3|Mux17~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|registers|u3|Mux17~6_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux17~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux17~11 .lut_mask = 16'h8D88;
defparam \DP|registers|u3|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N26
fiftyfivenm_lcell_comb \DP|op2Mux|out[14]~54 (
// Equation(s):
// \DP|op2Mux|out[14]~54_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & (\CU|immSel [1]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux17~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [0]),
	.datac(\CU|immSel [1]),
	.datad(\DP|registers|u3|Mux17~11_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[14]~54_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[14]~54 .lut_mask = 16'hD580;
defparam \DP|op2Mux|out[14]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N11
dffeas \DP|registers|r30|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux16~4 (
// Equation(s):
// \DP|registers|u3|Mux16~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [15])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|r30|read [15]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux16~4 .lut_mask = 16'hC444;
defparam \DP|registers|u3|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux16~5 (
// Equation(s):
// \DP|registers|u3|Mux16~5_combout  = (\DP|registers|u3|Mux16~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|registers|r31|read [15] & \DP|instructions|instructionMemory|WideNor0~2_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r31|read [15]),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u3|Mux16~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux16~5 .lut_mask = 16'hEA00;
defparam \DP|registers|u3|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N31
dffeas \DP|registers|r3|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N9
dffeas \DP|registers|r2|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
fiftyfivenm_lcell_comb \DP|registers|r1|read[15]~feeder (
// Equation(s):
// \DP|registers|r1|read[15]~feeder_combout  = \DP|outMux|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r1|read[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r1|read[15]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r1|read[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N31
dffeas \DP|registers|r1|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r1|read[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
fiftyfivenm_lcell_comb \DP|registers|r5|read[15]~feeder (
// Equation(s):
// \DP|registers|r5|read[15]~feeder_combout  = \DP|outMux|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[15]~15_combout ),
	.cin(gnd),
	.combout(\DP|registers|r5|read[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[15]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r5|read[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N17
dffeas \DP|registers|r5|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N23
dffeas \DP|registers|r7|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N13
dffeas \DP|registers|r6|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N31
dffeas \DP|registers|r4|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
fiftyfivenm_lcell_comb \DP|registers|u3|Mux16~0 (
// Equation(s):
// \DP|registers|u3|Mux16~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & (\DP|registers|r6|read [15])) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|registers|r4|read [15]))))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r6|read [15]),
	.datac(\DP|registers|r4|read [15]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux16~0 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux16~1 (
// Equation(s):
// \DP|registers|u3|Mux16~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux16~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux16~0_combout  & ((\DP|registers|r7|read 
// [15]))) # (!\DP|registers|u3|Mux16~0_combout  & (\DP|registers|r5|read [15]))))

	.dataa(\DP|registers|r5|read [15]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r7|read [15]),
	.datad(\DP|registers|u3|Mux16~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux16~1 .lut_mask = 16'hFC22;
defparam \DP|registers|u3|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux16~2 (
// Equation(s):
// \DP|registers|u3|Mux16~2_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux16~1_combout )) # (!\DP|registers|u3|Mux14~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|u3|Mux14~1_combout  & (\DP|registers|r1|read 
// [15])))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|u3|Mux14~1_combout ),
	.datac(\DP|registers|r1|read [15]),
	.datad(\DP|registers|u3|Mux16~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux16~2 .lut_mask = 16'hEA62;
defparam \DP|registers|u3|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux16~3 (
// Equation(s):
// \DP|registers|u3|Mux16~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux16~2_combout  & (\DP|registers|r3|read [15])) # (!\DP|registers|u3|Mux16~2_combout  & ((\DP|registers|r2|read [15]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux16~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r3|read [15]),
	.datac(\DP|registers|r2|read [15]),
	.datad(\DP|registers|u3|Mux16~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux16~3 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux16~6 (
// Equation(s):
// \DP|registers|u3|Mux16~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux16~5_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal6~0_combout  & 
// (\DP|registers|u3|Mux16~5_combout )) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & ((\DP|registers|u3|Mux16~3_combout )))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|registers|u3|Mux16~5_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux16~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux16~6 .lut_mask = 16'hCDC8;
defparam \DP|registers|u3|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
fiftyfivenm_lcell_comb \DP|op2Mux|out[15]~55 (
// Equation(s):
// \DP|op2Mux|out[15]~55_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & ((\CU|immSel [1])))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux16~6_combout ))))

	.dataa(\CU|immSel [0]),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux16~6_combout ),
	.datad(\CU|immSel [1]),
	.cin(gnd),
	.combout(\DP|op2Mux|out[15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[15]~55 .lut_mask = 16'hB830;
defparam \DP|op2Mux|out[15]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
fiftyfivenm_lcell_comb \DP|logic|Mux16~2 (
// Equation(s):
// \DP|logic|Mux16~2_combout  = (\DP|logic|Mux19~5_combout ) # ((\DP|logic|Mux19~3_combout ) # (\DP|registers|u2|Mux16~11_combout  $ (\DP|op2Mux|out[15]~55_combout )))

	.dataa(\DP|registers|u2|Mux16~11_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|op2Mux|out[15]~55_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux16~2 .lut_mask = 16'hFDFE;
defparam \DP|logic|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
fiftyfivenm_lcell_comb \DP|logic|Mux16~3 (
// Equation(s):
// \DP|logic|Mux16~3_combout  = (\DP|registers|u2|Mux16~11_combout  & ((\DP|logic|Mux19~3_combout ) # (\DP|op2Mux|out[15]~55_combout ))) # (!\DP|registers|u2|Mux16~11_combout  & (\DP|logic|Mux19~3_combout  & \DP|op2Mux|out[15]~55_combout ))

	.dataa(\DP|registers|u2|Mux16~11_combout ),
	.datab(gnd),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|op2Mux|out[15]~55_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux16~3 .lut_mask = 16'hFAA0;
defparam \DP|logic|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N25
dffeas \DP|registers|r30|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N7
dffeas \DP|registers|r31|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux15~6 (
// Equation(s):
// \DP|registers|u3|Mux15~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r30|read [16])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r31|read [16])))

	.dataa(gnd),
	.datab(\DP|registers|r30|read [16]),
	.datac(\DP|registers|r31|read [16]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux15~6 .lut_mask = 16'hCCF0;
defparam \DP|registers|u3|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
fiftyfivenm_lcell_comb \DP|registers|r3|read[16]~feeder (
// Equation(s):
// \DP|registers|r3|read[16]~feeder_combout  = \DP|outMux|out[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[16]~16_combout ),
	.cin(gnd),
	.combout(\DP|registers|r3|read[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r3|read[16]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r3|read[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N5
dffeas \DP|registers|r3|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r3|read[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N1
dffeas \DP|registers|r2|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N19
dffeas \DP|registers|r1|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
fiftyfivenm_lcell_comb \DP|registers|r6|read[16]~feeder (
// Equation(s):
// \DP|registers|r6|read[16]~feeder_combout  = \DP|outMux|out[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[16]~16_combout ),
	.cin(gnd),
	.combout(\DP|registers|r6|read[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r6|read[16]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r6|read[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N27
dffeas \DP|registers|r6|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r6|read[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N1
dffeas \DP|registers|r7|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N15
dffeas \DP|registers|r4|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N25
dffeas \DP|registers|r5|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux15~7 (
// Equation(s):
// \DP|registers|u3|Mux15~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((!\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [16])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r5|read [16])))))

	.dataa(\DP|registers|r4|read [16]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r5|read [16]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux15~7 .lut_mask = 16'h22FC;
defparam \DP|registers|u3|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux15~8 (
// Equation(s):
// \DP|registers|u3|Mux15~8_combout  = (\DP|registers|u3|Mux15~7_combout  & (((\DP|registers|r7|read [16]) # (!\DP|instructions|instructionMemory|WideOr1~combout )))) # (!\DP|registers|u3|Mux15~7_combout  & (\DP|registers|r6|read [16] & 
// ((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r6|read [16]),
	.datab(\DP|registers|r7|read [16]),
	.datac(\DP|registers|u3|Mux15~7_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux15~8 .lut_mask = 16'hCAF0;
defparam \DP|registers|u3|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux15~9 (
// Equation(s):
// \DP|registers|u3|Mux15~9_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux15~8_combout ) # (!\DP|registers|u3|Mux14~1_combout )))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [16] & 
// (\DP|registers|u3|Mux14~1_combout )))

	.dataa(\DP|registers|r1|read [16]),
	.datab(\DP|registers|u3|Mux14~2_combout ),
	.datac(\DP|registers|u3|Mux14~1_combout ),
	.datad(\DP|registers|u3|Mux15~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux15~9 .lut_mask = 16'hEC2C;
defparam \DP|registers|u3|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux15~10 (
// Equation(s):
// \DP|registers|u3|Mux15~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux15~9_combout  & (\DP|registers|r3|read [16])) # (!\DP|registers|u3|Mux15~9_combout  & ((\DP|registers|r2|read [16]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux15~9_combout ))))

	.dataa(\DP|registers|r3|read [16]),
	.datab(\DP|registers|u3|Mux14~0_combout ),
	.datac(\DP|registers|r2|read [16]),
	.datad(\DP|registers|u3|Mux15~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux15~10 .lut_mask = 16'hBBC0;
defparam \DP|registers|u3|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux15~11 (
// Equation(s):
// \DP|registers|u3|Mux15~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux15~6_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// ((\DP|registers|u3|Mux15~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datac(\DP|registers|u3|Mux15~6_combout ),
	.datad(\DP|registers|u3|Mux15~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux15~11 .lut_mask = 16'hB1A0;
defparam \DP|registers|u3|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
fiftyfivenm_lcell_comb \DP|op2Mux|out[17]~57 (
// Equation(s):
// \DP|op2Mux|out[17]~57_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [1] & (\CU|immSel [0]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux14~9_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [1]),
	.datac(\CU|immSel [0]),
	.datad(\DP|registers|u3|Mux14~9_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[17]~57_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[17]~57 .lut_mask = 16'hD580;
defparam \DP|op2Mux|out[17]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N25
dffeas \DP|registers|r15|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N1
dffeas \DP|registers|r13|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
fiftyfivenm_lcell_comb \DP|registers|r14|read[17]~feeder (
// Equation(s):
// \DP|registers|r14|read[17]~feeder_combout  = \DP|outMux|out[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[17]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r14|read[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r14|read[17]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r14|read[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N25
dffeas \DP|registers|r14|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r14|read[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N7
dffeas \DP|registers|r12|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~9 (
// Equation(s):
// \DP|registers|u2|Mux14~9_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r14|read [17])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r12|read [17])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r14|read [17]),
	.datac(\DP|registers|r12|read [17]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~9 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~10 (
// Equation(s):
// \DP|registers|u2|Mux14~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux14~9_combout  & (\DP|registers|r15|read [17])) # (!\DP|registers|u2|Mux14~9_combout  & ((\DP|registers|r13|read [17]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux14~9_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r15|read [17]),
	.datac(\DP|registers|r13|read [17]),
	.datad(\DP|registers|u2|Mux14~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~10 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N27
dffeas \DP|registers|r31|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~2 (
// Equation(s):
// \DP|registers|u2|Mux14~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r31|read [17]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (\DP|registers|r30|read [17]))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r30|read [17]),
	.datac(\DP|registers|r31|read [17]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~2 .lut_mask = 16'hE400;
defparam \DP|registers|u2|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~3 (
// Equation(s):
// \DP|registers|u2|Mux14~3_combout  = (\DP|registers|u2|Mux14~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datad(\DP|registers|u2|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~3 .lut_mask = 16'hEC00;
defparam \DP|registers|u2|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N23
dffeas \DP|registers|r2|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y19_N19
dffeas \DP|registers|r3|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N25
dffeas \DP|registers|r1|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
fiftyfivenm_lcell_comb \DP|registers|r5|read[17]~feeder (
// Equation(s):
// \DP|registers|r5|read[17]~feeder_combout  = \DP|outMux|out[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[17]~17_combout ),
	.cin(gnd),
	.combout(\DP|registers|r5|read[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[17]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r5|read[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N13
dffeas \DP|registers|r5|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N14
fiftyfivenm_lcell_comb \DP|registers|r7|read[17]~feeder (
// Equation(s):
// \DP|registers|r7|read[17]~feeder_combout  = \DP|outMux|out[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[17]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r7|read[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[17]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r7|read[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N15
dffeas \DP|registers|r7|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N3
dffeas \DP|registers|r4|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N17
dffeas \DP|registers|r6|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~4 (
// Equation(s):
// \DP|registers|u2|Mux14~4_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|r6|read [17]) # (\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (\DP|registers|r4|read [17] & ((!\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r4|read [17]),
	.datac(\DP|registers|r6|read [17]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~4 .lut_mask = 16'hAAE4;
defparam \DP|registers|u2|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~5 (
// Equation(s):
// \DP|registers|u2|Mux14~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux14~4_combout  & ((\DP|registers|r7|read [17]))) # (!\DP|registers|u2|Mux14~4_combout  & (\DP|registers|r5|read [17])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux14~4_combout ))))

	.dataa(\DP|registers|r5|read [17]),
	.datab(\DP|registers|r7|read [17]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|u2|Mux14~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~5 .lut_mask = 16'hCFA0;
defparam \DP|registers|u2|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~6 (
// Equation(s):
// \DP|registers|u2|Mux14~6_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux14~5_combout ) # (!\DP|registers|u2|Mux0~4_combout )))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|r1|read [17] & (\DP|registers|u2|Mux0~4_combout 
// )))

	.dataa(\DP|registers|r1|read [17]),
	.datab(\DP|registers|u2|Mux0~5_combout ),
	.datac(\DP|registers|u2|Mux0~4_combout ),
	.datad(\DP|registers|u2|Mux14~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~6 .lut_mask = 16'hEC2C;
defparam \DP|registers|u2|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~7 (
// Equation(s):
// \DP|registers|u2|Mux14~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux14~6_combout  & ((\DP|registers|r3|read [17]))) # (!\DP|registers|u2|Mux14~6_combout  & (\DP|registers|r2|read [17])))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux14~6_combout ))))

	.dataa(\DP|registers|u2|Mux0~3_combout ),
	.datab(\DP|registers|r2|read [17]),
	.datac(\DP|registers|r3|read [17]),
	.datad(\DP|registers|u2|Mux14~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~7 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~8 (
// Equation(s):
// \DP|registers|u2|Mux14~8_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux0~2_combout )))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout  & 
// (\DP|registers|u2|Mux14~3_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux14~7_combout )))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux14~3_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux14~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~8 .lut_mask = 16'hE5E0;
defparam \DP|registers|u2|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
fiftyfivenm_lcell_comb \DP|registers|r10|read[17]~feeder (
// Equation(s):
// \DP|registers|r10|read[17]~feeder_combout  = \DP|outMux|out[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[17]~17_combout ),
	.cin(gnd),
	.combout(\DP|registers|r10|read[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[17]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r10|read[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N1
dffeas \DP|registers|r10|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N7
dffeas \DP|registers|r11|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N24
fiftyfivenm_lcell_comb \DP|registers|r9|read[17]~feeder (
// Equation(s):
// \DP|registers|r9|read[17]~feeder_combout  = \DP|outMux|out[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[17]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[17]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N25
dffeas \DP|registers|r9|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y17_N23
dffeas \DP|registers|r8|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~0 (
// Equation(s):
// \DP|registers|u2|Mux14~0_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r9|read [17]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r8|read [17] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [17]),
	.datac(\DP|registers|r8|read [17]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~0 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~1 (
// Equation(s):
// \DP|registers|u2|Mux14~1_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux14~0_combout  & ((\DP|registers|r11|read [17]))) # (!\DP|registers|u2|Mux14~0_combout  & (\DP|registers|r10|read [17])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux14~0_combout ))))

	.dataa(\DP|registers|r10|read [17]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r11|read [17]),
	.datad(\DP|registers|u2|Mux14~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~1 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~11 (
// Equation(s):
// \DP|registers|u2|Mux14~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux14~8_combout  & (\DP|registers|u2|Mux14~10_combout )) # (!\DP|registers|u2|Mux14~8_combout  & ((\DP|registers|u2|Mux14~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux14~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux14~10_combout ),
	.datac(\DP|registers|u2|Mux14~8_combout ),
	.datad(\DP|registers|u2|Mux14~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~11 .lut_mask = 16'hDAD0;
defparam \DP|registers|u2|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N30
fiftyfivenm_lcell_comb \DP|logic|Mux14~2 (
// Equation(s):
// \DP|logic|Mux14~2_combout  = (\DP|logic|Mux19~5_combout ) # ((\DP|logic|Mux19~3_combout ) # (\DP|op2Mux|out[17]~57_combout  $ (\DP|registers|u2|Mux14~11_combout )))

	.dataa(\DP|op2Mux|out[17]~57_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux14~11_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux14~2 .lut_mask = 16'hFFDE;
defparam \DP|logic|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N23
dffeas \DP|registers|r31|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y17_N5
dffeas \DP|registers|r30|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux13~6 (
// Equation(s):
// \DP|registers|u3|Mux13~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r30|read [18]))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r31|read [18]))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r31|read [18]),
	.datac(gnd),
	.datad(\DP|registers|r30|read [18]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux13~6 .lut_mask = 16'hEE44;
defparam \DP|registers|u3|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N29
dffeas \DP|registers|r1|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N23
dffeas \DP|registers|r7|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N5
dffeas \DP|registers|r6|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N15
dffeas \DP|registers|r4|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N9
dffeas \DP|registers|r5|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux13~7 (
// Equation(s):
// \DP|registers|u3|Mux13~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((!\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [18])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r5|read [18])))))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|registers|r4|read [18]),
	.datac(\DP|registers|r5|read [18]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux13~7 .lut_mask = 16'h44FA;
defparam \DP|registers|u3|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux13~8 (
// Equation(s):
// \DP|registers|u3|Mux13~8_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|u3|Mux13~7_combout  & (\DP|registers|r7|read [18])) # (!\DP|registers|u3|Mux13~7_combout  & ((\DP|registers|r6|read [18]))))) # 
// (!\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|u3|Mux13~7_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|registers|r7|read [18]),
	.datac(\DP|registers|r6|read [18]),
	.datad(\DP|registers|u3|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux13~8 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux13~9 (
// Equation(s):
// \DP|registers|u3|Mux13~9_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux13~8_combout ) # (!\DP|registers|u3|Mux14~1_combout )))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [18] & 
// ((\DP|registers|u3|Mux14~1_combout ))))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|r1|read [18]),
	.datac(\DP|registers|u3|Mux13~8_combout ),
	.datad(\DP|registers|u3|Mux14~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux13~9 .lut_mask = 16'hE4AA;
defparam \DP|registers|u3|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N15
dffeas \DP|registers|r3|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N19
dffeas \DP|registers|r2|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux13~10 (
// Equation(s):
// \DP|registers|u3|Mux13~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux13~9_combout  & (\DP|registers|r3|read [18])) # (!\DP|registers|u3|Mux13~9_combout  & ((\DP|registers|r2|read [18]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (\DP|registers|u3|Mux13~9_combout ))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|u3|Mux13~9_combout ),
	.datac(\DP|registers|r3|read [18]),
	.datad(\DP|registers|r2|read [18]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux13~10 .lut_mask = 16'hE6C4;
defparam \DP|registers|u3|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux13~11 (
// Equation(s):
// \DP|registers|u3|Mux13~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux13~6_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (((!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// \DP|registers|u3|Mux13~10_combout ))))

	.dataa(\DP|registers|u3|Mux13~6_combout ),
	.datab(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u3|Mux13~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux13~11 .lut_mask = 16'hA3A0;
defparam \DP|registers|u3|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
fiftyfivenm_lcell_comb \DP|op2Mux|out[18]~58 (
// Equation(s):
// \DP|op2Mux|out[18]~58_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & ((\CU|immSel [1])))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux13~11_combout ))))

	.dataa(\CU|immSel [0]),
	.datab(\DP|registers|u3|Mux13~11_combout ),
	.datac(\CU|immSel [1]),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[18]~58 .lut_mask = 16'hA0CC;
defparam \DP|op2Mux|out[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N4
fiftyfivenm_lcell_comb \DP|logic|out~19 (
// Equation(s):
// \DP|logic|out~19_combout  = \DP|op2Mux|out[18]~58_combout  $ (\DP|registers|u2|Mux13~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|op2Mux|out[18]~58_combout ),
	.datad(\DP|registers|u2|Mux13~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~19 .lut_mask = 16'h0FF0;
defparam \DP|logic|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N3
dffeas \DP|registers|r31|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \DP|registers|r30|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux12~4 (
// Equation(s):
// \DP|registers|u3|Mux12~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [19])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [19]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux12~4 .lut_mask = 16'hD500;
defparam \DP|registers|u3|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux12~5 (
// Equation(s):
// \DP|registers|u3|Mux12~5_combout  = (\DP|registers|u3|Mux12~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|registers|r31|read [19] & \DP|instructions|instructionMemory|WideNor0~2_combout ))))

	.dataa(\DP|registers|r31|read [19]),
	.datab(\DP|registers|u3|Mux12~4_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux12~5 .lut_mask = 16'hCC80;
defparam \DP|registers|u3|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
fiftyfivenm_lcell_comb \DP|registers|r3|read[19]~feeder (
// Equation(s):
// \DP|registers|r3|read[19]~feeder_combout  = \DP|outMux|out[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r3|read[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r3|read[19]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r3|read[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N29
dffeas \DP|registers|r3|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r3|read[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N19
dffeas \DP|registers|r2|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N21
dffeas \DP|registers|r1|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N7
dffeas \DP|registers|r5|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
fiftyfivenm_lcell_comb \DP|registers|r7|read[19]~feeder (
// Equation(s):
// \DP|registers|r7|read[19]~feeder_combout  = \DP|outMux|out[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[19]~19_combout ),
	.cin(gnd),
	.combout(\DP|registers|r7|read[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[19]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r7|read[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N19
dffeas \DP|registers|r7|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N21
dffeas \DP|registers|r6|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N11
dffeas \DP|registers|r4|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux12~0 (
// Equation(s):
// \DP|registers|u3|Mux12~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & (\DP|registers|r6|read [19])) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|registers|r4|read [19]))))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r6|read [19]),
	.datac(\DP|registers|r4|read [19]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux12~0 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux12~1 (
// Equation(s):
// \DP|registers|u3|Mux12~1_combout  = (\DP|registers|u3|Mux12~0_combout  & (((\DP|registers|r7|read [19]) # (\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|registers|u3|Mux12~0_combout  & (\DP|registers|r5|read [19] & 
// ((!\DP|instructions|instructionMemory|WideOr2~combout ))))

	.dataa(\DP|registers|r5|read [19]),
	.datab(\DP|registers|r7|read [19]),
	.datac(\DP|registers|u3|Mux12~0_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux12~1 .lut_mask = 16'hF0CA;
defparam \DP|registers|u3|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux12~2 (
// Equation(s):
// \DP|registers|u3|Mux12~2_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux12~1_combout )) # (!\DP|registers|u3|Mux14~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|u3|Mux14~1_combout  & (\DP|registers|r1|read 
// [19])))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|u3|Mux14~1_combout ),
	.datac(\DP|registers|r1|read [19]),
	.datad(\DP|registers|u3|Mux12~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux12~2 .lut_mask = 16'hEA62;
defparam \DP|registers|u3|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux12~3 (
// Equation(s):
// \DP|registers|u3|Mux12~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux12~2_combout  & (\DP|registers|r3|read [19])) # (!\DP|registers|u3|Mux12~2_combout  & ((\DP|registers|r2|read [19]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux12~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r3|read [19]),
	.datac(\DP|registers|r2|read [19]),
	.datad(\DP|registers|u3|Mux12~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux12~3 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux12~6 (
// Equation(s):
// \DP|registers|u3|Mux12~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux12~5_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal6~0_combout  & 
// (\DP|registers|u3|Mux12~5_combout )) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & ((\DP|registers|u3|Mux12~3_combout )))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|registers|u3|Mux12~5_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux12~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux12~6 .lut_mask = 16'hCDC8;
defparam \DP|registers|u3|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\CU|MRW~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DP|registers|u3|Mux0~6_combout ,\DP|registers|u3|Mux1~11_combout ,\DP|registers|u3|Mux2~6_combout ,\DP|registers|u3|Mux3~11_combout ,\DP|registers|u3|Mux4~6_combout ,\DP|registers|u3|Mux5~11_combout ,\DP|registers|u3|Mux6~6_combout ,
\DP|registers|u3|Mux7~11_combout ,\DP|registers|u3|Mux8~6_combout ,\DP|registers|u3|Mux9~11_combout ,\DP|registers|u3|Mux10~6_combout ,\DP|registers|u3|Mux11~11_combout ,\DP|registers|u3|Mux12~6_combout ,\DP|registers|u3|Mux13~11_combout ,
\DP|registers|u3|Mux14~9_combout ,\DP|registers|u3|Mux15~11_combout ,\DP|registers|u3|Mux16~6_combout ,\DP|registers|u3|Mux17~11_combout }),
	.portaaddr({\DP|logic|Mux27~3_combout ,\DP|logic|Mux28~4_combout ,\DP|logic|Mux29~3_combout ,\DP|logic|Mux30~4_combout ,\DP|logic|Mux31~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DP|memory|memory_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "Datapath:DP|RAM:memory|altsyncram:memory_rtl_0|altsyncram_mm71:auto_generated|ALTSYNCRAM";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \DP|memory|memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
fiftyfivenm_lcell_comb \DP|outMux|out[31]~31 (
// Equation(s):
// \DP|outMux|out[31]~31_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a31 )) # (!\CU|WB~combout  & ((\CU|ALUop [2])))

	.dataa(gnd),
	.datab(\DP|memory|memory_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\CU|ALUop [2]),
	.datad(\CU|WB~combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[31]~31 .lut_mask = 16'hCCF0;
defparam \DP|outMux|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
fiftyfivenm_lcell_comb \DP|registers|r10|read[31]~feeder (
// Equation(s):
// \DP|registers|r10|read[31]~feeder_combout  = \DP|outMux|out[31]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[31]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[31]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N23
dffeas \DP|registers|r10|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N29
dffeas \DP|registers|r11|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[31]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N31
dffeas \DP|registers|r9|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[31]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N17
dffeas \DP|registers|r8|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[31]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~6 (
// Equation(s):
// \DP|registers|u2|Mux0~6_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r9|read [31]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r8|read [31] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [31]),
	.datac(\DP|registers|r8|read [31]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~6 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~7 (
// Equation(s):
// \DP|registers|u2|Mux0~7_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux0~6_combout  & ((\DP|registers|r11|read [31]))) # (!\DP|registers|u2|Mux0~6_combout  & (\DP|registers|r10|read [31])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux0~6_combout ))))

	.dataa(\DP|registers|r10|read [31]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r11|read [31]),
	.datad(\DP|registers|u2|Mux0~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~7 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N7
dffeas \DP|registers|r2|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[31]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N11
dffeas \DP|registers|r3|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[31]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N13
dffeas \DP|registers|r1|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[31]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
fiftyfivenm_lcell_comb \DP|registers|r7|read[31]~feeder (
// Equation(s):
// \DP|registers|r7|read[31]~feeder_combout  = \DP|outMux|out[31]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[31]~32_combout ),
	.cin(gnd),
	.combout(\DP|registers|r7|read[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[31]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r7|read[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N15
dffeas \DP|registers|r7|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
fiftyfivenm_lcell_comb \DP|registers|r5|read[31]~feeder (
// Equation(s):
// \DP|registers|r5|read[31]~feeder_combout  = \DP|outMux|out[31]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[31]~32_combout ),
	.cin(gnd),
	.combout(\DP|registers|r5|read[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[31]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r5|read[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N25
dffeas \DP|registers|r5|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
fiftyfivenm_lcell_comb \DP|registers|r4|read[31]~feeder (
// Equation(s):
// \DP|registers|r4|read[31]~feeder_combout  = \DP|outMux|out[31]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[31]~32_combout ),
	.cin(gnd),
	.combout(\DP|registers|r4|read[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r4|read[31]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r4|read[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N25
dffeas \DP|registers|r4|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r4|read[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
fiftyfivenm_lcell_comb \DP|registers|r6|read[31]~feeder (
// Equation(s):
// \DP|registers|r6|read[31]~feeder_combout  = \DP|outMux|out[31]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[31]~32_combout ),
	.cin(gnd),
	.combout(\DP|registers|r6|read[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r6|read[31]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r6|read[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N21
dffeas \DP|registers|r6|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r6|read[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~10 (
// Equation(s):
// \DP|registers|u2|Mux0~10_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|r6|read [31]) # (\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (\DP|registers|r4|read [31] & ((!\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r4|read [31]),
	.datab(\DP|registers|r6|read [31]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~10 .lut_mask = 16'hF0CA;
defparam \DP|registers|u2|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~11 (
// Equation(s):
// \DP|registers|u2|Mux0~11_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux0~10_combout  & (\DP|registers|r7|read [31])) # (!\DP|registers|u2|Mux0~10_combout  & ((\DP|registers|r5|read [31]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux0~10_combout ))))

	.dataa(\DP|registers|r7|read [31]),
	.datab(\DP|registers|r5|read [31]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|u2|Mux0~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~11 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~12 (
// Equation(s):
// \DP|registers|u2|Mux0~12_combout  = (\DP|registers|u2|Mux0~4_combout  & ((\DP|registers|u2|Mux0~5_combout  & ((\DP|registers|u2|Mux0~11_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|r1|read [31])))) # (!\DP|registers|u2|Mux0~4_combout  
// & (((\DP|registers|u2|Mux0~5_combout ))))

	.dataa(\DP|registers|r1|read [31]),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|u2|Mux0~5_combout ),
	.datad(\DP|registers|u2|Mux0~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~12 .lut_mask = 16'hF838;
defparam \DP|registers|u2|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~13 (
// Equation(s):
// \DP|registers|u2|Mux0~13_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux0~12_combout  & ((\DP|registers|r3|read [31]))) # (!\DP|registers|u2|Mux0~12_combout  & (\DP|registers|r2|read [31])))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux0~12_combout ))))

	.dataa(\DP|registers|r2|read [31]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r3|read [31]),
	.datad(\DP|registers|u2|Mux0~12_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~13 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N11
dffeas \DP|registers|r30|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[31]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~8 (
// Equation(s):
// \DP|registers|u2|Mux0~8_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r31|read [31]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (\DP|registers|r30|read [31]))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r30|read [31]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|r31|read [31]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~8 .lut_mask = 16'hA808;
defparam \DP|registers|u2|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~9 (
// Equation(s):
// \DP|registers|u2|Mux0~9_combout  = (\DP|registers|u2|Mux0~8_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|registers|u2|Mux0~8_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~9 .lut_mask = 16'hAA80;
defparam \DP|registers|u2|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~14 (
// Equation(s):
// \DP|registers|u2|Mux0~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux0~2_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout  & 
// ((\DP|registers|u2|Mux0~9_combout ))) # (!\DP|registers|u2|Mux0~2_combout  & (\DP|registers|u2|Mux0~13_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux0~13_combout ),
	.datad(\DP|registers|u2|Mux0~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~14 .lut_mask = 16'hDC98;
defparam \DP|registers|u2|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
fiftyfivenm_lcell_comb \DP|registers|r15|read[31]~feeder (
// Equation(s):
// \DP|registers|r15|read[31]~feeder_combout  = \DP|outMux|out[31]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[31]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r15|read[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r15|read[31]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r15|read[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \DP|registers|r15|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r15|read[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N7
dffeas \DP|registers|r13|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[31]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N17
dffeas \DP|registers|r14|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[31]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N25
dffeas \DP|registers|r12|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[31]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~15 (
// Equation(s):
// \DP|registers|u2|Mux0~15_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r14|read [31]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r12|read [31] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r14|read [31]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r12|read [31]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~15 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~16 (
// Equation(s):
// \DP|registers|u2|Mux0~16_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux0~15_combout  & (\DP|registers|r15|read [31])) # (!\DP|registers|u2|Mux0~15_combout  & ((\DP|registers|r13|read [31]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux0~15_combout ))))

	.dataa(\DP|registers|r15|read [31]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r13|read [31]),
	.datad(\DP|registers|u2|Mux0~15_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~16 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~17 (
// Equation(s):
// \DP|registers|u2|Mux0~17_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~14_combout  & ((\DP|registers|u2|Mux0~16_combout ))) # (!\DP|registers|u2|Mux0~14_combout  & (\DP|registers|u2|Mux0~7_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux0~14_combout ))))

	.dataa(\DP|registers|u2|Mux0~7_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux0~14_combout ),
	.datad(\DP|registers|u2|Mux0~16_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~17 .lut_mask = 16'hF838;
defparam \DP|registers|u2|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
fiftyfivenm_lcell_comb \DP|registers|r11|read[30]~feeder (
// Equation(s):
// \DP|registers|r11|read[30]~feeder_combout  = \DP|outMux|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[30]~30_combout ),
	.cin(gnd),
	.combout(\DP|registers|r11|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r11|read[30]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r11|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N11
dffeas \DP|registers|r11|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r11|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
fiftyfivenm_lcell_comb \DP|registers|r9|read[30]~feeder (
// Equation(s):
// \DP|registers|r9|read[30]~feeder_combout  = \DP|outMux|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[30]~30_combout ),
	.cin(gnd),
	.combout(\DP|registers|r9|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[30]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r9|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N25
dffeas \DP|registers|r9|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N30
fiftyfivenm_lcell_comb \DP|registers|r10|read[30]~feeder (
// Equation(s):
// \DP|registers|r10|read[30]~feeder_combout  = \DP|outMux|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[30]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N31
dffeas \DP|registers|r10|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
fiftyfivenm_lcell_comb \DP|registers|r8|read[30]~feeder (
// Equation(s):
// \DP|registers|r8|read[30]~feeder_combout  = \DP|outMux|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r8|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r8|read[30]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r8|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N25
dffeas \DP|registers|r8|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r8|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~3 (
// Equation(s):
// \DP|registers|u2|Mux1~3_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r10|read [30])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r8|read [30])))))

	.dataa(\DP|registers|r10|read [30]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|r8|read [30]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~3 .lut_mask = 16'hE3E0;
defparam \DP|registers|u2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~4 (
// Equation(s):
// \DP|registers|u2|Mux1~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux1~3_combout  & (\DP|registers|r11|read [30])) # (!\DP|registers|u2|Mux1~3_combout  & ((\DP|registers|r9|read [30]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux1~3_combout ))))

	.dataa(\DP|registers|r11|read [30]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r9|read [30]),
	.datad(\DP|registers|u2|Mux1~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~4 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N27
dffeas \DP|registers|r2|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N25
dffeas \DP|registers|r1|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
fiftyfivenm_lcell_comb \DP|registers|r7|read[30]~feeder (
// Equation(s):
// \DP|registers|r7|read[30]~feeder_combout  = \DP|outMux|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[30]~30_combout ),
	.cin(gnd),
	.combout(\DP|registers|r7|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[30]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r7|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N11
dffeas \DP|registers|r7|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N1
dffeas \DP|registers|r5|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
fiftyfivenm_lcell_comb \DP|registers|r4|read[30]~feeder (
// Equation(s):
// \DP|registers|r4|read[30]~feeder_combout  = \DP|outMux|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[30]~30_combout ),
	.cin(gnd),
	.combout(\DP|registers|r4|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r4|read[30]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r4|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N13
dffeas \DP|registers|r4|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r4|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~5 (
// Equation(s):
// \DP|registers|u2|Mux1~5_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|instructions|instructionMemory|WideOr4~combout )) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout 
//  & (\DP|registers|r5|read [30])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r4|read [30])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r5|read [30]),
	.datad(\DP|registers|r4|read [30]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~5 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N31
dffeas \DP|registers|r6|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~6 (
// Equation(s):
// \DP|registers|u2|Mux1~6_combout  = (\DP|registers|u2|Mux1~5_combout  & ((\DP|registers|r7|read [30]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux1~5_combout  & (((\DP|registers|r6|read [30] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r7|read [30]),
	.datab(\DP|registers|u2|Mux1~5_combout ),
	.datac(\DP|registers|r6|read [30]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~6 .lut_mask = 16'hB8CC;
defparam \DP|registers|u2|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~7 (
// Equation(s):
// \DP|registers|u2|Mux1~7_combout  = (\DP|registers|u2|Mux0~4_combout  & ((\DP|registers|u2|Mux0~5_combout  & ((\DP|registers|u2|Mux1~6_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|r1|read [30])))) # (!\DP|registers|u2|Mux0~4_combout  & 
// (((\DP|registers|u2|Mux0~5_combout ))))

	.dataa(\DP|registers|r1|read [30]),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|u2|Mux0~5_combout ),
	.datad(\DP|registers|u2|Mux1~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~7 .lut_mask = 16'hF838;
defparam \DP|registers|u2|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~8 (
// Equation(s):
// \DP|registers|u2|Mux1~8_combout  = (\DP|registers|u2|Mux1~7_combout  & (((\DP|registers|r3|read [30]) # (!\DP|registers|u2|Mux0~3_combout )))) # (!\DP|registers|u2|Mux1~7_combout  & (\DP|registers|r2|read [30] & ((\DP|registers|u2|Mux0~3_combout ))))

	.dataa(\DP|registers|r2|read [30]),
	.datab(\DP|registers|u2|Mux1~7_combout ),
	.datac(\DP|registers|r3|read [30]),
	.datad(\DP|registers|u2|Mux0~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~8 .lut_mask = 16'hE2CC;
defparam \DP|registers|u2|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~9 (
// Equation(s):
// \DP|registers|u2|Mux1~9_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout ) # ((\DP|registers|u2|Mux1~4_combout )))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (!\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux1~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux1~4_combout ),
	.datad(\DP|registers|u2|Mux1~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~9 .lut_mask = 16'hB9A8;
defparam \DP|registers|u2|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N25
dffeas \DP|registers|r31|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~1 (
// Equation(s):
// \DP|registers|u2|Mux1~1_combout  = (\DP|registers|r31|read [30] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|r31|read [30]),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~1 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N25
dffeas \DP|registers|r30|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~0 (
// Equation(s):
// \DP|registers|u2|Mux1~0_combout  = (\DP|registers|r30|read [30] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|r30|read [30]),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~0 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~2 (
// Equation(s):
// \DP|registers|u2|Mux1~2_combout  = (\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux1~1_combout ) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux31~1_combout  & (((\DP|registers|u2|Mux1~0_combout  & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|u2|Mux1~1_combout ),
	.datab(\DP|registers|u2|Mux31~1_combout ),
	.datac(\DP|registers|u2|Mux1~0_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~2 .lut_mask = 16'hB8CC;
defparam \DP|registers|u2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N27
dffeas \DP|registers|r15|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N11
dffeas \DP|registers|r14|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
fiftyfivenm_lcell_comb \DP|registers|r13|read[30]~feeder (
// Equation(s):
// \DP|registers|r13|read[30]~feeder_combout  = \DP|outMux|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r13|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[30]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r13|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N29
dffeas \DP|registers|r13|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N31
dffeas \DP|registers|r12|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~10 (
// Equation(s):
// \DP|registers|u2|Mux1~10_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r13|read [30])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r12|read [30])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r13|read [30]),
	.datac(\DP|registers|r12|read [30]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~10 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~11 (
// Equation(s):
// \DP|registers|u2|Mux1~11_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux1~10_combout  & (\DP|registers|r15|read [30])) # (!\DP|registers|u2|Mux1~10_combout  & ((\DP|registers|r14|read [30]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux1~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r15|read [30]),
	.datac(\DP|registers|r14|read [30]),
	.datad(\DP|registers|u2|Mux1~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~11 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~12 (
// Equation(s):
// \DP|registers|u2|Mux1~12_combout  = (\DP|registers|u2|Mux1~9_combout  & (((\DP|registers|u2|Mux1~11_combout )) # (!\DP|registers|u2|Mux0~2_combout ))) # (!\DP|registers|u2|Mux1~9_combout  & (\DP|registers|u2|Mux0~2_combout  & 
// (\DP|registers|u2|Mux1~2_combout )))

	.dataa(\DP|registers|u2|Mux1~9_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux1~2_combout ),
	.datad(\DP|registers|u2|Mux1~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~12 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
fiftyfivenm_lcell_comb \DP|op2Mux|out[31]~71 (
// Equation(s):
// \DP|op2Mux|out[31]~71_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & (\CU|immSel [1]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux0~6_combout ))))

	.dataa(\CU|immSel [0]),
	.datab(\CU|immSel [1]),
	.datac(\DP|registers|u3|Mux0~6_combout ),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[31]~71_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[31]~71 .lut_mask = 16'h88F0;
defparam \DP|op2Mux|out[31]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
fiftyfivenm_lcell_comb \DP|logic|Mux0~0 (
// Equation(s):
// \DP|logic|Mux0~0_combout  = (\CU|ALUop [1] & (((\DP|registers|u2|Mux1~12_combout )))) # (!\CU|ALUop [1] & (!\DP|registers|u2|Mux0~17_combout  & ((!\DP|op2Mux|out[31]~71_combout ))))

	.dataa(\DP|registers|u2|Mux0~17_combout ),
	.datab(\DP|registers|u2|Mux1~12_combout ),
	.datac(\CU|ALUop [1]),
	.datad(\DP|op2Mux|out[31]~71_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux0~0 .lut_mask = 16'hC0C5;
defparam \DP|logic|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
fiftyfivenm_lcell_comb \DP|logic|Add0~95 (
// Equation(s):
// \DP|logic|Add0~95_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux0~6_combout ))))

	.dataa(\DP|registers|u3|Mux0~6_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|imm|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~95 .lut_mask = 16'h1ED2;
defparam \DP|logic|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
fiftyfivenm_lcell_comb \DP|logic|Add0~92 (
// Equation(s):
// \DP|logic|Add0~92_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux1~11_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux1~11_combout ),
	.datad(\CU|ALUop [2]),
	.cin(gnd),
	.combout(\DP|logic|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~92 .lut_mask = 16'h47B8;
defparam \DP|logic|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
fiftyfivenm_lcell_comb \DP|logic|Add0~89 (
// Equation(s):
// \DP|logic|Add0~89_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux2~6_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|ALUop [2]),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux2~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~89 .lut_mask = 16'h396C;
defparam \DP|logic|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
fiftyfivenm_lcell_comb \DP|registers|r31|read[29]~feeder (
// Equation(s):
// \DP|registers|r31|read[29]~feeder_combout  = \DP|outMux|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[29]~29_combout ),
	.cin(gnd),
	.combout(\DP|registers|r31|read[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r31|read[29]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r31|read[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N9
dffeas \DP|registers|r31|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r31|read[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~2 (
// Equation(s):
// \DP|registers|u2|Mux2~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r31|read [29]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (\DP|registers|r30|read [29]))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r30|read [29]),
	.datad(\DP|registers|r31|read [29]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~2 .lut_mask = 16'hA820;
defparam \DP|registers|u2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~3 (
// Equation(s):
// \DP|registers|u2|Mux2~3_combout  = (\DP|registers|u2|Mux2~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~3 .lut_mask = 16'hEA00;
defparam \DP|registers|u2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N15
dffeas \DP|registers|r2|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N6
fiftyfivenm_lcell_comb \DP|registers|r7|read[29]~feeder (
// Equation(s):
// \DP|registers|r7|read[29]~feeder_combout  = \DP|outMux|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[29]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r7|read[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[29]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r7|read[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N7
dffeas \DP|registers|r7|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
fiftyfivenm_lcell_comb \DP|registers|r5|read[29]~feeder (
// Equation(s):
// \DP|registers|r5|read[29]~feeder_combout  = \DP|outMux|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[29]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r5|read[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[29]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r5|read[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N17
dffeas \DP|registers|r5|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N30
fiftyfivenm_lcell_comb \DP|registers|r4|read[29]~feeder (
// Equation(s):
// \DP|registers|r4|read[29]~feeder_combout  = \DP|outMux|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[29]~29_combout ),
	.cin(gnd),
	.combout(\DP|registers|r4|read[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r4|read[29]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r4|read[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N31
dffeas \DP|registers|r4|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r4|read[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N7
dffeas \DP|registers|r6|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~4 (
// Equation(s):
// \DP|registers|u2|Mux2~4_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|r6|read [29]) # (\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (\DP|registers|r4|read [29] & ((!\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r4|read [29]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r6|read [29]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~4 .lut_mask = 16'hCCE2;
defparam \DP|registers|u2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~5 (
// Equation(s):
// \DP|registers|u2|Mux2~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux2~4_combout  & (\DP|registers|r7|read [29])) # (!\DP|registers|u2|Mux2~4_combout  & ((\DP|registers|r5|read [29]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux2~4_combout ))))

	.dataa(\DP|registers|r7|read [29]),
	.datab(\DP|registers|r5|read [29]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|u2|Mux2~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~5 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N29
dffeas \DP|registers|r1|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~6 (
// Equation(s):
// \DP|registers|u2|Mux2~6_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux2~5_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & ((\DP|registers|r1|read 
// [29]))))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|u2|Mux2~5_combout ),
	.datad(\DP|registers|r1|read [29]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~6 .lut_mask = 16'hE6A2;
defparam \DP|registers|u2|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N23
dffeas \DP|registers|r3|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~7 (
// Equation(s):
// \DP|registers|u2|Mux2~7_combout  = (\DP|registers|u2|Mux2~6_combout  & (((\DP|registers|r3|read [29]) # (!\DP|registers|u2|Mux0~3_combout )))) # (!\DP|registers|u2|Mux2~6_combout  & (\DP|registers|r2|read [29] & ((\DP|registers|u2|Mux0~3_combout ))))

	.dataa(\DP|registers|r2|read [29]),
	.datab(\DP|registers|u2|Mux2~6_combout ),
	.datac(\DP|registers|r3|read [29]),
	.datad(\DP|registers|u2|Mux0~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~7 .lut_mask = 16'hE2CC;
defparam \DP|registers|u2|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~8 (
// Equation(s):
// \DP|registers|u2|Mux2~8_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux0~2_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout  & (\DP|registers|u2|Mux2~3_combout 
// )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux2~7_combout )))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux2~3_combout ),
	.datad(\DP|registers|u2|Mux2~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~8 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
fiftyfivenm_lcell_comb \DP|registers|r11|read[29]~feeder (
// Equation(s):
// \DP|registers|r11|read[29]~feeder_combout  = \DP|outMux|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[29]~29_combout ),
	.cin(gnd),
	.combout(\DP|registers|r11|read[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r11|read[29]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r11|read[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N15
dffeas \DP|registers|r11|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r11|read[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N7
dffeas \DP|registers|r10|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N9
dffeas \DP|registers|r8|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
fiftyfivenm_lcell_comb \DP|registers|r9|read[29]~feeder (
// Equation(s):
// \DP|registers|r9|read[29]~feeder_combout  = \DP|outMux|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[29]~29_combout ),
	.cin(gnd),
	.combout(\DP|registers|r9|read[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[29]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r9|read[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N17
dffeas \DP|registers|r9|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~0 (
// Equation(s):
// \DP|registers|u2|Mux2~0_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|instructions|instructionMemory|WideOr3~combout ) # ((\DP|registers|r9|read [29])))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r8|read [29])))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r8|read [29]),
	.datad(\DP|registers|r9|read [29]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~0 .lut_mask = 16'hBA98;
defparam \DP|registers|u2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~1 (
// Equation(s):
// \DP|registers|u2|Mux2~1_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux2~0_combout  & (\DP|registers|r11|read [29])) # (!\DP|registers|u2|Mux2~0_combout  & ((\DP|registers|r10|read [29]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux2~0_combout ))))

	.dataa(\DP|registers|r11|read [29]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r10|read [29]),
	.datad(\DP|registers|u2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~1 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
fiftyfivenm_lcell_comb \DP|registers|r14|read[29]~feeder (
// Equation(s):
// \DP|registers|r14|read[29]~feeder_combout  = \DP|outMux|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[29]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r14|read[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r14|read[29]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r14|read[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N21
dffeas \DP|registers|r14|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r14|read[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N3
dffeas \DP|registers|r12|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~9 (
// Equation(s):
// \DP|registers|u2|Mux2~9_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r14|read [29])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r12|read [29])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r14|read [29]),
	.datac(\DP|registers|r12|read [29]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~9 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N5
dffeas \DP|registers|r13|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N15
dffeas \DP|registers|r15|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~10 (
// Equation(s):
// \DP|registers|u2|Mux2~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux2~9_combout  & ((\DP|registers|r15|read [29]))) # (!\DP|registers|u2|Mux2~9_combout  & (\DP|registers|r13|read [29])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|u2|Mux2~9_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|u2|Mux2~9_combout ),
	.datac(\DP|registers|r13|read [29]),
	.datad(\DP|registers|r15|read [29]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~10 .lut_mask = 16'hEC64;
defparam \DP|registers|u2|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~11 (
// Equation(s):
// \DP|registers|u2|Mux2~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux2~8_combout  & ((\DP|registers|u2|Mux2~10_combout ))) # (!\DP|registers|u2|Mux2~8_combout  & (\DP|registers|u2|Mux2~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux2~8_combout ))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux2~8_combout ),
	.datac(\DP|registers|u2|Mux2~1_combout ),
	.datad(\DP|registers|u2|Mux2~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~11 .lut_mask = 16'hEC64;
defparam \DP|registers|u2|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
fiftyfivenm_lcell_comb \DP|logic|Add0~86 (
// Equation(s):
// \DP|logic|Add0~86_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux3~11_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUop [2]),
	.datac(\CU|ALUsrc~combout ),
	.datad(\DP|registers|u3|Mux3~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~86 .lut_mask = 16'h636C;
defparam \DP|logic|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N31
dffeas \DP|registers|r31|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~1 (
// Equation(s):
// \DP|registers|u2|Mux3~1_combout  = (\DP|registers|r31|read [28] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|registers|r31|read [28]),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~1 .lut_mask = 16'hAA80;
defparam \DP|registers|u2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~0 (
// Equation(s):
// \DP|registers|u2|Mux3~0_combout  = (\DP|registers|r30|read [28] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|r30|read [28]),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~0 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~2 (
// Equation(s):
// \DP|registers|u2|Mux3~2_combout  = (\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux3~1_combout ) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux31~1_combout  & 
// (((\DP|instructions|instructionMemory|WideOr3~combout  & \DP|registers|u2|Mux3~0_combout ))))

	.dataa(\DP|registers|u2|Mux3~1_combout ),
	.datab(\DP|registers|u2|Mux31~1_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux3~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~2 .lut_mask = 16'hBC8C;
defparam \DP|registers|u2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N20
fiftyfivenm_lcell_comb \DP|registers|r9|read[28]~feeder (
// Equation(s):
// \DP|registers|r9|read[28]~feeder_combout  = \DP|outMux|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[28]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N21
dffeas \DP|registers|r9|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N1
dffeas \DP|registers|r11|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
fiftyfivenm_lcell_comb \DP|registers|r10|read[28]~feeder (
// Equation(s):
// \DP|registers|r10|read[28]~feeder_combout  = \DP|outMux|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[28]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N11
dffeas \DP|registers|r10|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
fiftyfivenm_lcell_comb \DP|registers|r8|read[28]~feeder (
// Equation(s):
// \DP|registers|r8|read[28]~feeder_combout  = \DP|outMux|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r8|read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r8|read[28]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r8|read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N5
dffeas \DP|registers|r8|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r8|read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~3 (
// Equation(s):
// \DP|registers|u2|Mux3~3_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r10|read [28]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r8|read [28] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r10|read [28]),
	.datab(\DP|registers|r8|read [28]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~3 .lut_mask = 16'hF0AC;
defparam \DP|registers|u2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~4 (
// Equation(s):
// \DP|registers|u2|Mux3~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux3~3_combout  & ((\DP|registers|r11|read [28]))) # (!\DP|registers|u2|Mux3~3_combout  & (\DP|registers|r9|read [28])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux3~3_combout ))))

	.dataa(\DP|registers|r9|read [28]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r11|read [28]),
	.datad(\DP|registers|u2|Mux3~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~4 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N11
dffeas \DP|registers|r2|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \DP|registers|r3|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
fiftyfivenm_lcell_comb \DP|registers|r1|read[28]~feeder (
// Equation(s):
// \DP|registers|r1|read[28]~feeder_combout  = \DP|outMux|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r1|read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r1|read[28]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r1|read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N5
dffeas \DP|registers|r1|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r1|read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
fiftyfivenm_lcell_comb \DP|registers|r7|read[28]~feeder (
// Equation(s):
// \DP|registers|r7|read[28]~feeder_combout  = \DP|outMux|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[28]~28_combout ),
	.cin(gnd),
	.combout(\DP|registers|r7|read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[28]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r7|read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N17
dffeas \DP|registers|r7|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N27
dffeas \DP|registers|r6|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N13
dffeas \DP|registers|r4|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
fiftyfivenm_lcell_comb \DP|registers|r5|read[28]~feeder (
// Equation(s):
// \DP|registers|r5|read[28]~feeder_combout  = \DP|outMux|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r5|read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[28]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r5|read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N5
dffeas \DP|registers|r5|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~5 (
// Equation(s):
// \DP|registers|u2|Mux3~5_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r5|read [28]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r4|read [28]))))

	.dataa(\DP|registers|r4|read [28]),
	.datab(\DP|registers|r5|read [28]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~5 .lut_mask = 16'hFC0A;
defparam \DP|registers|u2|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~6 (
// Equation(s):
// \DP|registers|u2|Mux3~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux3~5_combout  & (\DP|registers|r7|read [28])) # (!\DP|registers|u2|Mux3~5_combout  & ((\DP|registers|r6|read [28]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux3~5_combout ))))

	.dataa(\DP|registers|r7|read [28]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r6|read [28]),
	.datad(\DP|registers|u2|Mux3~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~6 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~7 (
// Equation(s):
// \DP|registers|u2|Mux3~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux3~6_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [28])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [28]),
	.datad(\DP|registers|u2|Mux3~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~7 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~8 (
// Equation(s):
// \DP|registers|u2|Mux3~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux3~7_combout  & ((\DP|registers|r3|read [28]))) # (!\DP|registers|u2|Mux3~7_combout  & (\DP|registers|r2|read [28])))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux3~7_combout ))))

	.dataa(\DP|registers|r2|read [28]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r3|read [28]),
	.datad(\DP|registers|u2|Mux3~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~8 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~9 (
// Equation(s):
// \DP|registers|u2|Mux3~9_combout  = (\DP|registers|u2|Mux0~2_combout  & (\DP|instructions|instructionMemory|Equal9~0_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux3~4_combout 
// )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux3~8_combout )))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux3~4_combout ),
	.datad(\DP|registers|u2|Mux3~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~9 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N9
dffeas \DP|registers|r15|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N26
fiftyfivenm_lcell_comb \DP|registers|r12|read[28]~feeder (
// Equation(s):
// \DP|registers|r12|read[28]~feeder_combout  = \DP|outMux|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[28]~28_combout ),
	.cin(gnd),
	.combout(\DP|registers|r12|read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r12|read[28]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r12|read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N27
dffeas \DP|registers|r12|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r12|read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
fiftyfivenm_lcell_comb \DP|registers|r13|read[28]~feeder (
// Equation(s):
// \DP|registers|r13|read[28]~feeder_combout  = \DP|outMux|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[28]~28_combout ),
	.cin(gnd),
	.combout(\DP|registers|r13|read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[28]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r13|read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N9
dffeas \DP|registers|r13|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~10 (
// Equation(s):
// \DP|registers|u2|Mux3~10_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r13|read [28]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r12|read [28]))))

	.dataa(\DP|registers|r12|read [28]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r13|read [28]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~10 .lut_mask = 16'hFC22;
defparam \DP|registers|u2|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N31
dffeas \DP|registers|r14|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~11 (
// Equation(s):
// \DP|registers|u2|Mux3~11_combout  = (\DP|registers|u2|Mux3~10_combout  & ((\DP|registers|r15|read [28]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux3~10_combout  & (((\DP|registers|r14|read [28] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r15|read [28]),
	.datab(\DP|registers|u2|Mux3~10_combout ),
	.datac(\DP|registers|r14|read [28]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~11 .lut_mask = 16'hB8CC;
defparam \DP|registers|u2|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~12 (
// Equation(s):
// \DP|registers|u2|Mux3~12_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux3~9_combout  & ((\DP|registers|u2|Mux3~11_combout ))) # (!\DP|registers|u2|Mux3~9_combout  & (\DP|registers|u2|Mux3~2_combout )))) # 
// (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux3~9_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|registers|u2|Mux3~2_combout ),
	.datac(\DP|registers|u2|Mux3~9_combout ),
	.datad(\DP|registers|u2|Mux3~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~12 .lut_mask = 16'hF858;
defparam \DP|registers|u2|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
fiftyfivenm_lcell_comb \DP|logic|Add0~83 (
// Equation(s):
// \DP|logic|Add0~83_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux4~6_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|registers|u3|Mux4~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~83 .lut_mask = 16'h4B78;
defparam \DP|logic|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N14
fiftyfivenm_lcell_comb \DP|registers|r11|read[27]~feeder (
// Equation(s):
// \DP|registers|r11|read[27]~feeder_combout  = \DP|outMux|out[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[27]~27_combout ),
	.cin(gnd),
	.combout(\DP|registers|r11|read[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r11|read[27]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r11|read[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N15
dffeas \DP|registers|r11|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r11|read[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N19
dffeas \DP|registers|r10|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N29
dffeas \DP|registers|r9|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N21
dffeas \DP|registers|r8|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~0 (
// Equation(s):
// \DP|registers|u2|Mux4~0_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r9|read [27]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r8|read [27] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [27]),
	.datac(\DP|registers|r8|read [27]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~0 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~1 (
// Equation(s):
// \DP|registers|u2|Mux4~1_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux4~0_combout  & (\DP|registers|r11|read [27])) # (!\DP|registers|u2|Mux4~0_combout  & ((\DP|registers|r10|read [27]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux4~0_combout ))))

	.dataa(\DP|registers|r11|read [27]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r10|read [27]),
	.datad(\DP|registers|u2|Mux4~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~1 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N3
dffeas \DP|registers|r31|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~2 (
// Equation(s):
// \DP|registers|u2|Mux4~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r31|read [27]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (\DP|registers|r30|read [27]))))

	.dataa(\DP|registers|r30|read [27]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|r31|read [27]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~2 .lut_mask = 16'hC808;
defparam \DP|registers|u2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~3 (
// Equation(s):
// \DP|registers|u2|Mux4~3_combout  = (\DP|registers|u2|Mux4~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux4~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~3 .lut_mask = 16'hF080;
defparam \DP|registers|u2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N15
dffeas \DP|registers|r3|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N29
dffeas \DP|registers|r2|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N7
dffeas \DP|registers|r1|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N25
dffeas \DP|registers|r5|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
fiftyfivenm_lcell_comb \DP|registers|r7|read[27]~feeder (
// Equation(s):
// \DP|registers|r7|read[27]~feeder_combout  = \DP|outMux|out[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[27]~27_combout ),
	.cin(gnd),
	.combout(\DP|registers|r7|read[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[27]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r7|read[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N25
dffeas \DP|registers|r7|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N29
dffeas \DP|registers|r6|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N11
dffeas \DP|registers|r4|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~4 (
// Equation(s):
// \DP|registers|u2|Mux4~4_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r6|read [27]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r4|read [27] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r6|read [27]),
	.datac(\DP|registers|r4|read [27]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~4 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~5 (
// Equation(s):
// \DP|registers|u2|Mux4~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux4~4_combout  & ((\DP|registers|r7|read [27]))) # (!\DP|registers|u2|Mux4~4_combout  & (\DP|registers|r5|read [27])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux4~4_combout ))))

	.dataa(\DP|registers|r5|read [27]),
	.datab(\DP|registers|r7|read [27]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|u2|Mux4~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~5 .lut_mask = 16'hCFA0;
defparam \DP|registers|u2|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~6 (
// Equation(s):
// \DP|registers|u2|Mux4~6_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux4~5_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [27])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [27]),
	.datad(\DP|registers|u2|Mux4~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~6 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~7 (
// Equation(s):
// \DP|registers|u2|Mux4~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux4~6_combout  & (\DP|registers|r3|read [27])) # (!\DP|registers|u2|Mux4~6_combout  & ((\DP|registers|r2|read [27]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux4~6_combout ))))

	.dataa(\DP|registers|r3|read [27]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [27]),
	.datad(\DP|registers|u2|Mux4~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~7 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~8 (
// Equation(s):
// \DP|registers|u2|Mux4~8_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # ((\DP|registers|u2|Mux4~3_combout )))) # (!\DP|registers|u2|Mux0~2_combout  & 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux4~7_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux4~3_combout ),
	.datad(\DP|registers|u2|Mux4~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~8 .lut_mask = 16'hB9A8;
defparam \DP|registers|u2|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N23
dffeas \DP|registers|r15|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N25
dffeas \DP|registers|r13|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
fiftyfivenm_lcell_comb \DP|registers|r14|read[27]~feeder (
// Equation(s):
// \DP|registers|r14|read[27]~feeder_combout  = \DP|outMux|out[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[27]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r14|read[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r14|read[27]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r14|read[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N9
dffeas \DP|registers|r14|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r14|read[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N15
dffeas \DP|registers|r12|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~9 (
// Equation(s):
// \DP|registers|u2|Mux4~9_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r14|read [27]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r12|read [27] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r14|read [27]),
	.datac(\DP|registers|r12|read [27]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~9 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~10 (
// Equation(s):
// \DP|registers|u2|Mux4~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux4~9_combout  & (\DP|registers|r15|read [27])) # (!\DP|registers|u2|Mux4~9_combout  & ((\DP|registers|r13|read [27]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux4~9_combout ))))

	.dataa(\DP|registers|r15|read [27]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r13|read [27]),
	.datad(\DP|registers|u2|Mux4~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~10 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~11 (
// Equation(s):
// \DP|registers|u2|Mux4~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux4~8_combout  & ((\DP|registers|u2|Mux4~10_combout ))) # (!\DP|registers|u2|Mux4~8_combout  & (\DP|registers|u2|Mux4~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux4~8_combout ))))

	.dataa(\DP|registers|u2|Mux4~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux4~8_combout ),
	.datad(\DP|registers|u2|Mux4~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~11 .lut_mask = 16'hF838;
defparam \DP|registers|u2|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
fiftyfivenm_lcell_comb \DP|logic|Add0~80 (
// Equation(s):
// \DP|logic|Add0~80_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux5~11_combout )))))

	.dataa(\CU|ALUop [2]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(\CU|ALUsrc~combout ),
	.datad(\DP|registers|u3|Mux5~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~80 .lut_mask = 16'h656A;
defparam \DP|logic|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
fiftyfivenm_lcell_comb \DP|registers|r10|read[26]~feeder (
// Equation(s):
// \DP|registers|r10|read[26]~feeder_combout  = \DP|outMux|out[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[26]~26_combout ),
	.cin(gnd),
	.combout(\DP|registers|r10|read[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[26]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r10|read[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N25
dffeas \DP|registers|r10|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y21_N5
dffeas \DP|registers|r8|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~3 (
// Equation(s):
// \DP|registers|u2|Mux5~3_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r10|read [26]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r8|read [26] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r10|read [26]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r8|read [26]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~3 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N21
dffeas \DP|registers|r11|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N11
dffeas \DP|registers|r9|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~4 (
// Equation(s):
// \DP|registers|u2|Mux5~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux5~3_combout  & (\DP|registers|r11|read [26])) # (!\DP|registers|u2|Mux5~3_combout  & ((\DP|registers|r9|read [26]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|u2|Mux5~3_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|u2|Mux5~3_combout ),
	.datac(\DP|registers|r11|read [26]),
	.datad(\DP|registers|r9|read [26]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~4 .lut_mask = 16'hE6C4;
defparam \DP|registers|u2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N23
dffeas \DP|registers|r1|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N31
dffeas \DP|registers|r6|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N17
dffeas \DP|registers|r7|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
fiftyfivenm_lcell_comb \DP|registers|r4|read[26]~feeder (
// Equation(s):
// \DP|registers|r4|read[26]~feeder_combout  = \DP|outMux|out[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[26]~26_combout ),
	.cin(gnd),
	.combout(\DP|registers|r4|read[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r4|read[26]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r4|read[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N11
dffeas \DP|registers|r4|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r4|read[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
fiftyfivenm_lcell_comb \DP|registers|r5|read[26]~feeder (
// Equation(s):
// \DP|registers|r5|read[26]~feeder_combout  = \DP|outMux|out[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[26]~26_combout ),
	.cin(gnd),
	.combout(\DP|registers|r5|read[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[26]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r5|read[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \DP|registers|r5|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~5 (
// Equation(s):
// \DP|registers|u2|Mux5~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|r5|read [26]) # (\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (\DP|registers|r4|read [26] & ((!\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r4|read [26]),
	.datab(\DP|registers|r5|read [26]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~5 .lut_mask = 16'hF0CA;
defparam \DP|registers|u2|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~6 (
// Equation(s):
// \DP|registers|u2|Mux5~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux5~5_combout  & ((\DP|registers|r7|read [26]))) # (!\DP|registers|u2|Mux5~5_combout  & (\DP|registers|r6|read [26])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux5~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r6|read [26]),
	.datac(\DP|registers|r7|read [26]),
	.datad(\DP|registers|u2|Mux5~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~6 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~7 (
// Equation(s):
// \DP|registers|u2|Mux5~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux5~6_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [26])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [26]),
	.datad(\DP|registers|u2|Mux5~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~7 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N29
dffeas \DP|registers|r3|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N21
dffeas \DP|registers|r2|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~8 (
// Equation(s):
// \DP|registers|u2|Mux5~8_combout  = (\DP|registers|u2|Mux5~7_combout  & ((\DP|registers|r3|read [26]) # ((!\DP|registers|u2|Mux0~3_combout )))) # (!\DP|registers|u2|Mux5~7_combout  & (((\DP|registers|r2|read [26] & \DP|registers|u2|Mux0~3_combout ))))

	.dataa(\DP|registers|u2|Mux5~7_combout ),
	.datab(\DP|registers|r3|read [26]),
	.datac(\DP|registers|r2|read [26]),
	.datad(\DP|registers|u2|Mux0~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~8 .lut_mask = 16'hD8AA;
defparam \DP|registers|u2|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~9 (
// Equation(s):
// \DP|registers|u2|Mux5~9_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux5~4_combout ) # ((\DP|registers|u2|Mux0~2_combout )))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (((!\DP|registers|u2|Mux0~2_combout  & \DP|registers|u2|Mux5~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux5~4_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux5~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~9 .lut_mask = 16'hADA8;
defparam \DP|registers|u2|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y19_N9
dffeas \DP|registers|r15|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N15
dffeas \DP|registers|r14|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N7
dffeas \DP|registers|r13|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
fiftyfivenm_lcell_comb \DP|registers|r12|read[26]~feeder (
// Equation(s):
// \DP|registers|r12|read[26]~feeder_combout  = \DP|outMux|out[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[26]~26_combout ),
	.cin(gnd),
	.combout(\DP|registers|r12|read[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r12|read[26]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r12|read[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \DP|registers|r12|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r12|read[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~10 (
// Equation(s):
// \DP|registers|u2|Mux5~10_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|instructions|instructionMemory|WideOr4~combout )) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r13|read [26])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r12|read [26])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r13|read [26]),
	.datad(\DP|registers|r12|read [26]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~10 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~11 (
// Equation(s):
// \DP|registers|u2|Mux5~11_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux5~10_combout  & (\DP|registers|r15|read [26])) # (!\DP|registers|u2|Mux5~10_combout  & ((\DP|registers|r14|read [26]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux5~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r15|read [26]),
	.datac(\DP|registers|r14|read [26]),
	.datad(\DP|registers|u2|Mux5~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~11 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N25
dffeas \DP|registers|r31|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~1 (
// Equation(s):
// \DP|registers|u2|Mux5~1_combout  = (\DP|registers|r31|read [26] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [26]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~1 .lut_mask = 16'hE0C0;
defparam \DP|registers|u2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~0 (
// Equation(s):
// \DP|registers|u2|Mux5~0_combout  = (\DP|registers|r30|read [26] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|r30|read [26]),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~0 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~2 (
// Equation(s):
// \DP|registers|u2|Mux5~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux5~1_combout )) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux5~0_combout ))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|u2|Mux5~1_combout ),
	.datac(\DP|registers|u2|Mux5~0_combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~2 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~12 (
// Equation(s):
// \DP|registers|u2|Mux5~12_combout  = (\DP|registers|u2|Mux5~9_combout  & ((\DP|registers|u2|Mux5~11_combout ) # ((!\DP|registers|u2|Mux0~2_combout )))) # (!\DP|registers|u2|Mux5~9_combout  & (((\DP|registers|u2|Mux0~2_combout  & 
// \DP|registers|u2|Mux5~2_combout ))))

	.dataa(\DP|registers|u2|Mux5~9_combout ),
	.datab(\DP|registers|u2|Mux5~11_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux5~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~12 .lut_mask = 16'hDA8A;
defparam \DP|registers|u2|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
fiftyfivenm_lcell_comb \DP|logic|Add0~77 (
// Equation(s):
// \DP|logic|Add0~77_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux6~6_combout ))))

	.dataa(\CU|ALUop [2]),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux6~6_combout ),
	.datad(\DP|imm|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~77 .lut_mask = 16'h569A;
defparam \DP|logic|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N25
dffeas \DP|registers|r30|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~2 (
// Equation(s):
// \DP|registers|u2|Mux6~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r31|read [25]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (\DP|registers|r30|read [25]))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r30|read [25]),
	.datac(\DP|registers|r31|read [25]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~2 .lut_mask = 16'hA088;
defparam \DP|registers|u2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~3 (
// Equation(s):
// \DP|registers|u2|Mux6~3_combout  = (\DP|registers|u2|Mux6~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u2|Mux6~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~3 .lut_mask = 16'hF800;
defparam \DP|registers|u2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N27
dffeas \DP|registers|r2|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y19_N15
dffeas \DP|registers|r3|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N3
dffeas \DP|registers|r7|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N27
dffeas \DP|registers|r4|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N1
dffeas \DP|registers|r6|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~4 (
// Equation(s):
// \DP|registers|u2|Mux6~4_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|r6|read [25]) # (\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (\DP|registers|r4|read [25] & ((!\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r4|read [25]),
	.datac(\DP|registers|r6|read [25]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~4 .lut_mask = 16'hAAE4;
defparam \DP|registers|u2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N13
dffeas \DP|registers|r5|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~5 (
// Equation(s):
// \DP|registers|u2|Mux6~5_combout  = (\DP|registers|u2|Mux6~4_combout  & ((\DP|registers|r7|read [25]) # ((!\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|registers|u2|Mux6~4_combout  & (((\DP|registers|r5|read [25] & 
// \DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r7|read [25]),
	.datab(\DP|registers|u2|Mux6~4_combout ),
	.datac(\DP|registers|r5|read [25]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~5 .lut_mask = 16'hB8CC;
defparam \DP|registers|u2|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \DP|registers|r1|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~6 (
// Equation(s):
// \DP|registers|u2|Mux6~6_combout  = (\DP|registers|u2|Mux0~4_combout  & ((\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux6~5_combout )) # (!\DP|registers|u2|Mux0~5_combout  & ((\DP|registers|r1|read [25]))))) # (!\DP|registers|u2|Mux0~4_combout  & 
// (((\DP|registers|u2|Mux0~5_combout ))))

	.dataa(\DP|registers|u2|Mux6~5_combout ),
	.datab(\DP|registers|r1|read [25]),
	.datac(\DP|registers|u2|Mux0~4_combout ),
	.datad(\DP|registers|u2|Mux0~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~6 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~7 (
// Equation(s):
// \DP|registers|u2|Mux6~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux6~6_combout  & ((\DP|registers|r3|read [25]))) # (!\DP|registers|u2|Mux6~6_combout  & (\DP|registers|r2|read [25])))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux6~6_combout ))))

	.dataa(\DP|registers|u2|Mux0~3_combout ),
	.datab(\DP|registers|r2|read [25]),
	.datac(\DP|registers|r3|read [25]),
	.datad(\DP|registers|u2|Mux6~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~7 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~8 (
// Equation(s):
// \DP|registers|u2|Mux6~8_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux6~3_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout )))) # (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux6~7_combout  & 
// !\DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|registers|u2|Mux6~3_combout ),
	.datab(\DP|registers|u2|Mux6~7_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~8 .lut_mask = 16'hF0AC;
defparam \DP|registers|u2|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N0
fiftyfivenm_lcell_comb \DP|registers|r9|read[25]~feeder (
// Equation(s):
// \DP|registers|r9|read[25]~feeder_combout  = \DP|outMux|out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[25]~25_combout ),
	.cin(gnd),
	.combout(\DP|registers|r9|read[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[25]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r9|read[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N1
dffeas \DP|registers|r9|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N7
dffeas \DP|registers|r8|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~0 (
// Equation(s):
// \DP|registers|u2|Mux6~0_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r9|read [25]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r8|read [25] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [25]),
	.datac(\DP|registers|r8|read [25]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~0 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
fiftyfivenm_lcell_comb \DP|registers|r11|read[25]~feeder (
// Equation(s):
// \DP|registers|r11|read[25]~feeder_combout  = \DP|outMux|out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[25]~25_combout ),
	.cin(gnd),
	.combout(\DP|registers|r11|read[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r11|read[25]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r11|read[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N13
dffeas \DP|registers|r11|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r11|read[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N17
dffeas \DP|registers|r10|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~1 (
// Equation(s):
// \DP|registers|u2|Mux6~1_combout  = (\DP|registers|u2|Mux6~0_combout  & ((\DP|registers|r11|read [25]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux6~0_combout  & (((\DP|registers|r10|read [25] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|u2|Mux6~0_combout ),
	.datab(\DP|registers|r11|read [25]),
	.datac(\DP|registers|r10|read [25]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~1 .lut_mask = 16'hD8AA;
defparam \DP|registers|u2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N11
dffeas \DP|registers|r15|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N13
dffeas \DP|registers|r13|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
fiftyfivenm_lcell_comb \DP|registers|r14|read[25]~feeder (
// Equation(s):
// \DP|registers|r14|read[25]~feeder_combout  = \DP|outMux|out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[25]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r14|read[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r14|read[25]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r14|read[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \DP|registers|r14|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r14|read[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N3
dffeas \DP|registers|r12|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~9 (
// Equation(s):
// \DP|registers|u2|Mux6~9_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r14|read [25]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r12|read [25] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r14|read [25]),
	.datac(\DP|registers|r12|read [25]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~9 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~10 (
// Equation(s):
// \DP|registers|u2|Mux6~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux6~9_combout  & (\DP|registers|r15|read [25])) # (!\DP|registers|u2|Mux6~9_combout  & ((\DP|registers|r13|read [25]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux6~9_combout ))))

	.dataa(\DP|registers|r15|read [25]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r13|read [25]),
	.datad(\DP|registers|u2|Mux6~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~10 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~11 (
// Equation(s):
// \DP|registers|u2|Mux6~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux6~8_combout  & ((\DP|registers|u2|Mux6~10_combout ))) # (!\DP|registers|u2|Mux6~8_combout  & (\DP|registers|u2|Mux6~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux6~8_combout ))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux6~8_combout ),
	.datac(\DP|registers|u2|Mux6~1_combout ),
	.datad(\DP|registers|u2|Mux6~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~11 .lut_mask = 16'hEC64;
defparam \DP|registers|u2|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
fiftyfivenm_lcell_comb \DP|logic|Add0~74 (
// Equation(s):
// \DP|logic|Add0~74_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux7~11_combout ))))

	.dataa(\DP|registers|u3|Mux7~11_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|imm|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~74 .lut_mask = 16'h1ED2;
defparam \DP|logic|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~1 (
// Equation(s):
// \DP|registers|u2|Mux7~1_combout  = (\DP|registers|r31|read [24] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|r31|read [24]),
	.datac(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~1 .lut_mask = 16'hCC80;
defparam \DP|registers|u2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
fiftyfivenm_lcell_comb \DP|registers|r30|read[24]~feeder (
// Equation(s):
// \DP|registers|r30|read[24]~feeder_combout  = \DP|outMux|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[24]~24_combout ),
	.cin(gnd),
	.combout(\DP|registers|r30|read[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r30|read[24]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r30|read[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N19
dffeas \DP|registers|r30|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r30|read[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~0 (
// Equation(s):
// \DP|registers|u2|Mux7~0_combout  = (\DP|registers|r30|read [24] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|r30|read [24]),
	.datac(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~0 .lut_mask = 16'hCC80;
defparam \DP|registers|u2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~2 (
// Equation(s):
// \DP|registers|u2|Mux7~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux7~1_combout )) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux7~0_combout ))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|u2|Mux7~1_combout ),
	.datac(\DP|registers|u2|Mux7~0_combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~2 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N4
fiftyfivenm_lcell_comb \DP|registers|r9|read[24]~feeder (
// Equation(s):
// \DP|registers|r9|read[24]~feeder_combout  = \DP|outMux|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[24]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N5
dffeas \DP|registers|r9|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y16_N11
dffeas \DP|registers|r11|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
fiftyfivenm_lcell_comb \DP|registers|r10|read[24]~feeder (
// Equation(s):
// \DP|registers|r10|read[24]~feeder_combout  = \DP|outMux|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[24]~24_combout ),
	.cin(gnd),
	.combout(\DP|registers|r10|read[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[24]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r10|read[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N15
dffeas \DP|registers|r10|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N9
dffeas \DP|registers|r8|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~3 (
// Equation(s):
// \DP|registers|u2|Mux7~3_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r10|read [24])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r8|read [24])))))

	.dataa(\DP|registers|r10|read [24]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r8|read [24]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~3 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~4 (
// Equation(s):
// \DP|registers|u2|Mux7~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux7~3_combout  & ((\DP|registers|r11|read [24]))) # (!\DP|registers|u2|Mux7~3_combout  & (\DP|registers|r9|read [24])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux7~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [24]),
	.datac(\DP|registers|r11|read [24]),
	.datad(\DP|registers|u2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~4 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N3
dffeas \DP|registers|r3|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N21
dffeas \DP|registers|r2|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y23_N17
dffeas \DP|registers|r6|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N20
fiftyfivenm_lcell_comb \DP|registers|r7|read[24]~feeder (
// Equation(s):
// \DP|registers|r7|read[24]~feeder_combout  = \DP|outMux|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r7|read[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[24]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r7|read[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N21
dffeas \DP|registers|r7|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
fiftyfivenm_lcell_comb \DP|registers|r4|read[24]~feeder (
// Equation(s):
// \DP|registers|r4|read[24]~feeder_combout  = \DP|outMux|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r4|read[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r4|read[24]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r4|read[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N23
dffeas \DP|registers|r4|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r4|read[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
fiftyfivenm_lcell_comb \DP|registers|r5|read[24]~feeder (
// Equation(s):
// \DP|registers|r5|read[24]~feeder_combout  = \DP|outMux|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r5|read[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[24]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r5|read[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N21
dffeas \DP|registers|r5|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~5 (
// Equation(s):
// \DP|registers|u2|Mux7~5_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r5|read [24]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r4|read [24]))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r4|read [24]),
	.datac(\DP|registers|r5|read [24]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~5 .lut_mask = 16'hFA44;
defparam \DP|registers|u2|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~6 (
// Equation(s):
// \DP|registers|u2|Mux7~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux7~5_combout  & ((\DP|registers|r7|read [24]))) # (!\DP|registers|u2|Mux7~5_combout  & (\DP|registers|r6|read [24])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux7~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r6|read [24]),
	.datac(\DP|registers|r7|read [24]),
	.datad(\DP|registers|u2|Mux7~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~6 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N11
dffeas \DP|registers|r1|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~7 (
// Equation(s):
// \DP|registers|u2|Mux7~7_combout  = (\DP|registers|u2|Mux0~4_combout  & ((\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux7~6_combout )) # (!\DP|registers|u2|Mux0~5_combout  & ((\DP|registers|r1|read [24]))))) # (!\DP|registers|u2|Mux0~4_combout  & 
// (((\DP|registers|u2|Mux0~5_combout ))))

	.dataa(\DP|registers|u2|Mux7~6_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [24]),
	.datad(\DP|registers|u2|Mux0~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~7 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~8 (
// Equation(s):
// \DP|registers|u2|Mux7~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux7~7_combout  & (\DP|registers|r3|read [24])) # (!\DP|registers|u2|Mux7~7_combout  & ((\DP|registers|r2|read [24]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux7~7_combout ))))

	.dataa(\DP|registers|r3|read [24]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [24]),
	.datad(\DP|registers|u2|Mux7~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~9 (
// Equation(s):
// \DP|registers|u2|Mux7~9_combout  = (\DP|registers|u2|Mux0~2_combout  & (\DP|instructions|instructionMemory|Equal9~0_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux7~4_combout 
// )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux7~8_combout )))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux7~4_combout ),
	.datad(\DP|registers|u2|Mux7~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~9 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \DP|registers|r15|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N23
dffeas \DP|registers|r14|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
fiftyfivenm_lcell_comb \DP|registers|r13|read[24]~feeder (
// Equation(s):
// \DP|registers|r13|read[24]~feeder_combout  = \DP|outMux|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r13|read[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[24]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r13|read[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N29
dffeas \DP|registers|r13|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N23
dffeas \DP|registers|r12|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~10 (
// Equation(s):
// \DP|registers|u2|Mux7~10_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r13|read [24])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r12|read [24])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r13|read [24]),
	.datac(\DP|registers|r12|read [24]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~10 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~11 (
// Equation(s):
// \DP|registers|u2|Mux7~11_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux7~10_combout  & (\DP|registers|r15|read [24])) # (!\DP|registers|u2|Mux7~10_combout  & ((\DP|registers|r14|read [24]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux7~10_combout ))))

	.dataa(\DP|registers|r15|read [24]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r14|read [24]),
	.datad(\DP|registers|u2|Mux7~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~11 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~12 (
// Equation(s):
// \DP|registers|u2|Mux7~12_combout  = (\DP|registers|u2|Mux7~9_combout  & (((\DP|registers|u2|Mux7~11_combout ) # (!\DP|registers|u2|Mux0~2_combout )))) # (!\DP|registers|u2|Mux7~9_combout  & (\DP|registers|u2|Mux7~2_combout  & 
// (\DP|registers|u2|Mux0~2_combout )))

	.dataa(\DP|registers|u2|Mux7~2_combout ),
	.datab(\DP|registers|u2|Mux7~9_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux7~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~12 .lut_mask = 16'hEC2C;
defparam \DP|registers|u2|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
fiftyfivenm_lcell_comb \DP|logic|Add0~71 (
// Equation(s):
// \DP|logic|Add0~71_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux8~6_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u3|Mux8~6_combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\CU|ALUop [2]),
	.cin(gnd),
	.combout(\DP|logic|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~71 .lut_mask = 16'h1BE4;
defparam \DP|logic|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N23
dffeas \DP|registers|r15|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \DP|registers|r13|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N9
dffeas \DP|registers|r14|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N13
dffeas \DP|registers|r12|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~9 (
// Equation(s):
// \DP|registers|u2|Mux8~9_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r14|read [23]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r12|read [23] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r14|read [23]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r12|read [23]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~9 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~10 (
// Equation(s):
// \DP|registers|u2|Mux8~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux8~9_combout  & (\DP|registers|r15|read [23])) # (!\DP|registers|u2|Mux8~9_combout  & ((\DP|registers|r13|read [23]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux8~9_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r15|read [23]),
	.datac(\DP|registers|r13|read [23]),
	.datad(\DP|registers|u2|Mux8~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~10 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \DP|registers|r31|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~2 (
// Equation(s):
// \DP|registers|u2|Mux8~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r31|read [23]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (\DP|registers|r30|read [23]))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r30|read [23]),
	.datad(\DP|registers|r31|read [23]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~2 .lut_mask = 16'hA820;
defparam \DP|registers|u2|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~3 (
// Equation(s):
// \DP|registers|u2|Mux8~3_combout  = (\DP|registers|u2|Mux8~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u2|Mux8~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~3 .lut_mask = 16'hF800;
defparam \DP|registers|u2|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N21
dffeas \DP|registers|r3|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N23
dffeas \DP|registers|r2|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N9
dffeas \DP|registers|r1|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N31
dffeas \DP|registers|r5|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N27
dffeas \DP|registers|r7|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N1
dffeas \DP|registers|r6|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N31
dffeas \DP|registers|r4|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~4 (
// Equation(s):
// \DP|registers|u2|Mux8~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r6|read [23])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r4|read [23])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r6|read [23]),
	.datac(\DP|registers|r4|read [23]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~4 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~5 (
// Equation(s):
// \DP|registers|u2|Mux8~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux8~4_combout  & ((\DP|registers|r7|read [23]))) # (!\DP|registers|u2|Mux8~4_combout  & (\DP|registers|r5|read [23])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux8~4_combout ))))

	.dataa(\DP|registers|r5|read [23]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r7|read [23]),
	.datad(\DP|registers|u2|Mux8~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~5 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~6 (
// Equation(s):
// \DP|registers|u2|Mux8~6_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux8~5_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [23])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [23]),
	.datad(\DP|registers|u2|Mux8~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~6 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~7 (
// Equation(s):
// \DP|registers|u2|Mux8~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux8~6_combout  & (\DP|registers|r3|read [23])) # (!\DP|registers|u2|Mux8~6_combout  & ((\DP|registers|r2|read [23]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux8~6_combout ))))

	.dataa(\DP|registers|r3|read [23]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [23]),
	.datad(\DP|registers|u2|Mux8~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~7 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~8 (
// Equation(s):
// \DP|registers|u2|Mux8~8_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # ((\DP|registers|u2|Mux8~3_combout )))) # (!\DP|registers|u2|Mux0~2_combout  & 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux8~7_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux8~3_combout ),
	.datad(\DP|registers|u2|Mux8~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~8 .lut_mask = 16'hB9A8;
defparam \DP|registers|u2|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N3
dffeas \DP|registers|r11|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \DP|registers|r10|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \DP|registers|r9|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \DP|registers|r8|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~0 (
// Equation(s):
// \DP|registers|u2|Mux8~0_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r9|read [23])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r8|read [23])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r9|read [23]),
	.datac(\DP|registers|r8|read [23]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~0 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~1 (
// Equation(s):
// \DP|registers|u2|Mux8~1_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux8~0_combout  & (\DP|registers|r11|read [23])) # (!\DP|registers|u2|Mux8~0_combout  & ((\DP|registers|r10|read [23]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux8~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r11|read [23]),
	.datac(\DP|registers|r10|read [23]),
	.datad(\DP|registers|u2|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~1 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~11 (
// Equation(s):
// \DP|registers|u2|Mux8~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux8~8_combout  & (\DP|registers|u2|Mux8~10_combout )) # (!\DP|registers|u2|Mux8~8_combout  & ((\DP|registers|u2|Mux8~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux8~8_combout ))))

	.dataa(\DP|registers|u2|Mux8~10_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux8~8_combout ),
	.datad(\DP|registers|u2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~11 .lut_mask = 16'hBCB0;
defparam \DP|registers|u2|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
fiftyfivenm_lcell_comb \DP|registers|r9|read[22]~feeder (
// Equation(s):
// \DP|registers|r9|read[22]~feeder_combout  = \DP|outMux|out[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[22]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N31
dffeas \DP|registers|r9|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N17
dffeas \DP|registers|r11|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N29
dffeas \DP|registers|r8|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
fiftyfivenm_lcell_comb \DP|registers|r10|read[22]~feeder (
// Equation(s):
// \DP|registers|r10|read[22]~feeder_combout  = \DP|outMux|out[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[22]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N7
dffeas \DP|registers|r10|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~3 (
// Equation(s):
// \DP|registers|u2|Mux9~3_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout ) # ((\DP|registers|r10|read [22])))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r8|read [22])))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r8|read [22]),
	.datad(\DP|registers|r10|read [22]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~3 .lut_mask = 16'hBA98;
defparam \DP|registers|u2|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~4 (
// Equation(s):
// \DP|registers|u2|Mux9~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux9~3_combout  & ((\DP|registers|r11|read [22]))) # (!\DP|registers|u2|Mux9~3_combout  & (\DP|registers|r9|read [22])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux9~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [22]),
	.datac(\DP|registers|r11|read [22]),
	.datad(\DP|registers|u2|Mux9~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~4 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N11
dffeas \DP|registers|r3|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N15
dffeas \DP|registers|r1|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N25
dffeas \DP|registers|r6|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N17
dffeas \DP|registers|r7|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N19
dffeas \DP|registers|r5|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N19
dffeas \DP|registers|r4|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~5 (
// Equation(s):
// \DP|registers|u2|Mux9~5_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r5|read [22])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r4|read [22])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r5|read [22]),
	.datac(\DP|registers|r4|read [22]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~5 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~6 (
// Equation(s):
// \DP|registers|u2|Mux9~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux9~5_combout  & ((\DP|registers|r7|read [22]))) # (!\DP|registers|u2|Mux9~5_combout  & (\DP|registers|r6|read [22])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux9~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r6|read [22]),
	.datac(\DP|registers|r7|read [22]),
	.datad(\DP|registers|u2|Mux9~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~6 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~7 (
// Equation(s):
// \DP|registers|u2|Mux9~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux9~6_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [22])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [22]),
	.datad(\DP|registers|u2|Mux9~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~7 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N25
dffeas \DP|registers|r2|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~8 (
// Equation(s):
// \DP|registers|u2|Mux9~8_combout  = (\DP|registers|u2|Mux9~7_combout  & ((\DP|registers|r3|read [22]) # ((!\DP|registers|u2|Mux0~3_combout )))) # (!\DP|registers|u2|Mux9~7_combout  & (((\DP|registers|r2|read [22] & \DP|registers|u2|Mux0~3_combout ))))

	.dataa(\DP|registers|r3|read [22]),
	.datab(\DP|registers|u2|Mux9~7_combout ),
	.datac(\DP|registers|r2|read [22]),
	.datad(\DP|registers|u2|Mux0~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~8 .lut_mask = 16'hB8CC;
defparam \DP|registers|u2|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~9 (
// Equation(s):
// \DP|registers|u2|Mux9~9_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux9~4_combout ) # ((\DP|registers|u2|Mux0~2_combout )))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (((!\DP|registers|u2|Mux0~2_combout  & \DP|registers|u2|Mux9~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux9~4_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux9~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~9 .lut_mask = 16'hADA8;
defparam \DP|registers|u2|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~0 (
// Equation(s):
// \DP|registers|u2|Mux9~0_combout  = (\DP|registers|r30|read [22] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|r30|read [22]),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~0 .lut_mask = 16'hF080;
defparam \DP|registers|u2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N15
dffeas \DP|registers|r31|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~1 (
// Equation(s):
// \DP|registers|u2|Mux9~1_combout  = (\DP|registers|r31|read [22] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|r31|read [22]),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~1 .lut_mask = 16'hF080;
defparam \DP|registers|u2|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~2 (
// Equation(s):
// \DP|registers|u2|Mux9~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux9~1_combout ))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux9~0_combout )))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|registers|u2|Mux9~0_combout ),
	.datab(\DP|registers|u2|Mux9~1_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~2 .lut_mask = 16'hCFA0;
defparam \DP|registers|u2|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
fiftyfivenm_lcell_comb \DP|registers|r13|read[22]~feeder (
// Equation(s):
// \DP|registers|r13|read[22]~feeder_combout  = \DP|outMux|out[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r13|read[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[22]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r13|read[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N25
dffeas \DP|registers|r13|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N3
dffeas \DP|registers|r12|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~10 (
// Equation(s):
// \DP|registers|u2|Mux9~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r13|read [22]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r12|read [22] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r13|read [22]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r12|read [22]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~10 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \DP|registers|r15|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N29
dffeas \DP|registers|r14|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~11 (
// Equation(s):
// \DP|registers|u2|Mux9~11_combout  = (\DP|registers|u2|Mux9~10_combout  & ((\DP|registers|r15|read [22]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux9~10_combout  & (((\DP|registers|r14|read [22] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|u2|Mux9~10_combout ),
	.datab(\DP|registers|r15|read [22]),
	.datac(\DP|registers|r14|read [22]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~11 .lut_mask = 16'hD8AA;
defparam \DP|registers|u2|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~12 (
// Equation(s):
// \DP|registers|u2|Mux9~12_combout  = (\DP|registers|u2|Mux9~9_combout  & (((\DP|registers|u2|Mux9~11_combout ) # (!\DP|registers|u2|Mux0~2_combout )))) # (!\DP|registers|u2|Mux9~9_combout  & (\DP|registers|u2|Mux9~2_combout  & 
// (\DP|registers|u2|Mux0~2_combout )))

	.dataa(\DP|registers|u2|Mux9~9_combout ),
	.datab(\DP|registers|u2|Mux9~2_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux9~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~12 .lut_mask = 16'hEA4A;
defparam \DP|registers|u2|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
fiftyfivenm_lcell_comb \DP|logic|Add0~68 (
// Equation(s):
// \DP|logic|Add0~68_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux9~11_combout ))))

	.dataa(\CU|ALUop [2]),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux9~11_combout ),
	.datad(\DP|imm|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~68 .lut_mask = 16'h569A;
defparam \DP|logic|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
fiftyfivenm_lcell_comb \DP|logic|Add0~65 (
// Equation(s):
// \DP|logic|Add0~65_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux10~6_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|registers|u3|Mux10~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~65 .lut_mask = 16'h4B78;
defparam \DP|logic|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N7
dffeas \DP|registers|r15|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N17
dffeas \DP|registers|r13|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
fiftyfivenm_lcell_comb \DP|registers|r14|read[21]~feeder (
// Equation(s):
// \DP|registers|r14|read[21]~feeder_combout  = \DP|outMux|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[21]~21_combout ),
	.cin(gnd),
	.combout(\DP|registers|r14|read[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r14|read[21]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r14|read[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N19
dffeas \DP|registers|r14|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r14|read[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N19
dffeas \DP|registers|r12|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~9 (
// Equation(s):
// \DP|registers|u2|Mux10~9_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r14|read [21])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r12|read [21])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r14|read [21]),
	.datac(\DP|registers|r12|read [21]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~9 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~10 (
// Equation(s):
// \DP|registers|u2|Mux10~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux10~9_combout  & (\DP|registers|r15|read [21])) # (!\DP|registers|u2|Mux10~9_combout  & ((\DP|registers|r13|read [21]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux10~9_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r15|read [21]),
	.datac(\DP|registers|r13|read [21]),
	.datad(\DP|registers|u2|Mux10~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~10 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N6
fiftyfivenm_lcell_comb \DP|registers|r30|read[21]~feeder (
// Equation(s):
// \DP|registers|r30|read[21]~feeder_combout  = \DP|outMux|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[21]~21_combout ),
	.cin(gnd),
	.combout(\DP|registers|r30|read[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r30|read[21]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r30|read[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N7
dffeas \DP|registers|r30|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r30|read[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~2 (
// Equation(s):
// \DP|registers|u2|Mux10~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r31|read [21]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (\DP|registers|r30|read [21]))))

	.dataa(\DP|registers|r30|read [21]),
	.datab(\DP|registers|r31|read [21]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~2 .lut_mask = 16'hCA00;
defparam \DP|registers|u2|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~3 (
// Equation(s):
// \DP|registers|u2|Mux10~3_combout  = (\DP|registers|u2|Mux10~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|u2|Mux10~2_combout ),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~3 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N5
dffeas \DP|registers|r3|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N7
dffeas \DP|registers|r2|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N13
dffeas \DP|registers|r1|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
fiftyfivenm_lcell_comb \DP|registers|r5|read[21]~feeder (
// Equation(s):
// \DP|registers|r5|read[21]~feeder_combout  = \DP|outMux|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[21]~21_combout ),
	.cin(gnd),
	.combout(\DP|registers|r5|read[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[21]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r5|read[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N27
dffeas \DP|registers|r5|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
fiftyfivenm_lcell_comb \DP|registers|r7|read[21]~feeder (
// Equation(s):
// \DP|registers|r7|read[21]~feeder_combout  = \DP|outMux|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[21]~21_combout ),
	.cin(gnd),
	.combout(\DP|registers|r7|read[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[21]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r7|read[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N1
dffeas \DP|registers|r7|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N23
dffeas \DP|registers|r6|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N29
dffeas \DP|registers|r4|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~4 (
// Equation(s):
// \DP|registers|u2|Mux10~4_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r6|read [21]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r4|read [21] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r6|read [21]),
	.datac(\DP|registers|r4|read [21]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~4 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~5 (
// Equation(s):
// \DP|registers|u2|Mux10~5_combout  = (\DP|registers|u2|Mux10~4_combout  & (((\DP|registers|r7|read [21]) # (!\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|registers|u2|Mux10~4_combout  & (\DP|registers|r5|read [21] & 
// ((\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r5|read [21]),
	.datab(\DP|registers|r7|read [21]),
	.datac(\DP|registers|u2|Mux10~4_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~5 .lut_mask = 16'hCAF0;
defparam \DP|registers|u2|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~6 (
// Equation(s):
// \DP|registers|u2|Mux10~6_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux10~5_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read 
// [21])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [21]),
	.datad(\DP|registers|u2|Mux10~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~6 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~7 (
// Equation(s):
// \DP|registers|u2|Mux10~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux10~6_combout  & (\DP|registers|r3|read [21])) # (!\DP|registers|u2|Mux10~6_combout  & ((\DP|registers|r2|read [21]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux10~6_combout ))))

	.dataa(\DP|registers|r3|read [21]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [21]),
	.datad(\DP|registers|u2|Mux10~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~7 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~8 (
// Equation(s):
// \DP|registers|u2|Mux10~8_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # ((\DP|registers|u2|Mux10~3_combout )))) # (!\DP|registers|u2|Mux0~2_combout  & 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux10~7_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux10~3_combout ),
	.datad(\DP|registers|u2|Mux10~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~8 .lut_mask = 16'hB9A8;
defparam \DP|registers|u2|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
fiftyfivenm_lcell_comb \DP|registers|r10|read[21]~feeder (
// Equation(s):
// \DP|registers|r10|read[21]~feeder_combout  = \DP|outMux|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[21]~21_combout ),
	.cin(gnd),
	.combout(\DP|registers|r10|read[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[21]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r10|read[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N13
dffeas \DP|registers|r10|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y16_N17
dffeas \DP|registers|r11|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N4
fiftyfivenm_lcell_comb \DP|registers|r9|read[21]~feeder (
// Equation(s):
// \DP|registers|r9|read[21]~feeder_combout  = \DP|outMux|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[21]~21_combout ),
	.cin(gnd),
	.combout(\DP|registers|r9|read[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[21]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r9|read[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N5
dffeas \DP|registers|r9|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N10
fiftyfivenm_lcell_comb \DP|registers|r8|read[21]~feeder (
// Equation(s):
// \DP|registers|r8|read[21]~feeder_combout  = \DP|outMux|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[21]~21_combout ),
	.cin(gnd),
	.combout(\DP|registers|r8|read[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r8|read[21]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r8|read[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y16_N11
dffeas \DP|registers|r8|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r8|read[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~0 (
// Equation(s):
// \DP|registers|u2|Mux10~0_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r9|read [21])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r8|read [21])))))

	.dataa(\DP|registers|r9|read [21]),
	.datab(\DP|registers|r8|read [21]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~0 .lut_mask = 16'hFA0C;
defparam \DP|registers|u2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~1 (
// Equation(s):
// \DP|registers|u2|Mux10~1_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux10~0_combout  & ((\DP|registers|r11|read [21]))) # (!\DP|registers|u2|Mux10~0_combout  & (\DP|registers|r10|read [21])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux10~0_combout ))))

	.dataa(\DP|registers|r10|read [21]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r11|read [21]),
	.datad(\DP|registers|u2|Mux10~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~1 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~11 (
// Equation(s):
// \DP|registers|u2|Mux10~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux10~8_combout  & (\DP|registers|u2|Mux10~10_combout )) # (!\DP|registers|u2|Mux10~8_combout  & ((\DP|registers|u2|Mux10~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux10~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux10~10_combout ),
	.datac(\DP|registers|u2|Mux10~8_combout ),
	.datad(\DP|registers|u2|Mux10~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~11 .lut_mask = 16'hDAD0;
defparam \DP|registers|u2|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N5
dffeas \DP|registers|r15|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N3
dffeas \DP|registers|r14|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
fiftyfivenm_lcell_comb \DP|registers|r13|read[20]~feeder (
// Equation(s):
// \DP|registers|r13|read[20]~feeder_combout  = \DP|outMux|out[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[20]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r13|read[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[20]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r13|read[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N25
dffeas \DP|registers|r13|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N15
dffeas \DP|registers|r12|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~10 (
// Equation(s):
// \DP|registers|u2|Mux11~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r13|read [20]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r12|read [20] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r13|read [20]),
	.datac(\DP|registers|r12|read [20]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~10 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~11 (
// Equation(s):
// \DP|registers|u2|Mux11~11_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux11~10_combout  & (\DP|registers|r15|read [20])) # (!\DP|registers|u2|Mux11~10_combout  & ((\DP|registers|r14|read [20]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux11~10_combout ))))

	.dataa(\DP|registers|r15|read [20]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r14|read [20]),
	.datad(\DP|registers|u2|Mux11~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~11 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
fiftyfivenm_lcell_comb \DP|registers|r9|read[20]~feeder (
// Equation(s):
// \DP|registers|r9|read[20]~feeder_combout  = \DP|outMux|out[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[20]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[20]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N13
dffeas \DP|registers|r9|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y19_N3
dffeas \DP|registers|r8|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N28
fiftyfivenm_lcell_comb \DP|registers|r10|read[20]~feeder (
// Equation(s):
// \DP|registers|r10|read[20]~feeder_combout  = \DP|outMux|out[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[20]~20_combout ),
	.cin(gnd),
	.combout(\DP|registers|r10|read[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[20]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r10|read[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N29
dffeas \DP|registers|r10|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~3 (
// Equation(s):
// \DP|registers|u2|Mux11~3_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|instructions|instructionMemory|WideOr3~combout )) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r10|read [20]))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r8|read [20]))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r8|read [20]),
	.datad(\DP|registers|r10|read [20]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~3 .lut_mask = 16'hDC98;
defparam \DP|registers|u2|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \DP|registers|r11|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~4 (
// Equation(s):
// \DP|registers|u2|Mux11~4_combout  = (\DP|registers|u2|Mux11~3_combout  & (((\DP|registers|r11|read [20]) # (!\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|registers|u2|Mux11~3_combout  & (\DP|registers|r9|read [20] & 
// ((\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r9|read [20]),
	.datab(\DP|registers|u2|Mux11~3_combout ),
	.datac(\DP|registers|r11|read [20]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~4 .lut_mask = 16'hE2CC;
defparam \DP|registers|u2|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N17
dffeas \DP|registers|r3|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N3
dffeas \DP|registers|r2|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N25
dffeas \DP|registers|r1|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N5
dffeas \DP|registers|r6|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N29
dffeas \DP|registers|r7|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
fiftyfivenm_lcell_comb \DP|registers|r5|read[20]~feeder (
// Equation(s):
// \DP|registers|r5|read[20]~feeder_combout  = \DP|outMux|out[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[20]~20_combout ),
	.cin(gnd),
	.combout(\DP|registers|r5|read[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r5|read[20]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r5|read[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N21
dffeas \DP|registers|r5|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r5|read[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y18_N9
dffeas \DP|registers|r4|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~5 (
// Equation(s):
// \DP|registers|u2|Mux11~5_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r5|read [20])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r4|read [20])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r5|read [20]),
	.datac(\DP|registers|r4|read [20]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~5 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~6 (
// Equation(s):
// \DP|registers|u2|Mux11~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux11~5_combout  & ((\DP|registers|r7|read [20]))) # (!\DP|registers|u2|Mux11~5_combout  & (\DP|registers|r6|read [20])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux11~5_combout ))))

	.dataa(\DP|registers|r6|read [20]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r7|read [20]),
	.datad(\DP|registers|u2|Mux11~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~6 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~7 (
// Equation(s):
// \DP|registers|u2|Mux11~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux11~6_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read 
// [20])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [20]),
	.datad(\DP|registers|u2|Mux11~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~7 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~8 (
// Equation(s):
// \DP|registers|u2|Mux11~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux11~7_combout  & (\DP|registers|r3|read [20])) # (!\DP|registers|u2|Mux11~7_combout  & ((\DP|registers|r2|read [20]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux11~7_combout ))))

	.dataa(\DP|registers|r3|read [20]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [20]),
	.datad(\DP|registers|u2|Mux11~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~9 (
// Equation(s):
// \DP|registers|u2|Mux11~9_combout  = (\DP|registers|u2|Mux0~2_combout  & (\DP|instructions|instructionMemory|Equal9~0_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (\DP|registers|u2|Mux11~4_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux11~8_combout )))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux11~4_combout ),
	.datad(\DP|registers|u2|Mux11~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~9 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \DP|registers|r31|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~1 (
// Equation(s):
// \DP|registers|u2|Mux11~1_combout  = (\DP|registers|r31|read [20] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|r31|read [20]),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~1 .lut_mask = 16'hF080;
defparam \DP|registers|u2|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~0 (
// Equation(s):
// \DP|registers|u2|Mux11~0_combout  = (\DP|registers|r30|read [20] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|r30|read [20]),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~0 .lut_mask = 16'hF080;
defparam \DP|registers|u2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~2 (
// Equation(s):
// \DP|registers|u2|Mux11~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux11~1_combout )) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux11~0_combout ))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|registers|u2|Mux11~1_combout ),
	.datab(\DP|registers|u2|Mux11~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~2 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~12 (
// Equation(s):
// \DP|registers|u2|Mux11~12_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux11~9_combout  & (\DP|registers|u2|Mux11~11_combout )) # (!\DP|registers|u2|Mux11~9_combout  & ((\DP|registers|u2|Mux11~2_combout ))))) # 
// (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux11~9_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|registers|u2|Mux11~11_combout ),
	.datac(\DP|registers|u2|Mux11~9_combout ),
	.datad(\DP|registers|u2|Mux11~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~12 .lut_mask = 16'hDAD0;
defparam \DP|registers|u2|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
fiftyfivenm_lcell_comb \DP|logic|Add0~62 (
// Equation(s):
// \DP|logic|Add0~62_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux11~11_combout )))))

	.dataa(\CU|ALUop [2]),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux11~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~62 .lut_mask = 16'h596A;
defparam \DP|logic|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
fiftyfivenm_lcell_comb \DP|logic|Add0~59 (
// Equation(s):
// \DP|logic|Add0~59_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux12~6_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|registers|u3|Mux12~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~59 .lut_mask = 16'h2D78;
defparam \DP|logic|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
fiftyfivenm_lcell_comb \DP|logic|Add0~56 (
// Equation(s):
// \DP|logic|Add0~56_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux13~11_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|registers|u3|Mux13~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~56 .lut_mask = 16'h4B78;
defparam \DP|logic|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N14
fiftyfivenm_lcell_comb \DP|logic|Add0~53 (
// Equation(s):
// \DP|logic|Add0~53_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux14~9_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|registers|u3|Mux14~9_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~53 .lut_mask = 16'h4B78;
defparam \DP|logic|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
fiftyfivenm_lcell_comb \DP|logic|Add0~50 (
// Equation(s):
// \DP|logic|Add0~50_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux15~11_combout )))))

	.dataa(\CU|ALUop [2]),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(\DP|registers|u3|Mux15~11_combout ),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~50 .lut_mask = 16'h665A;
defparam \DP|logic|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
fiftyfivenm_lcell_comb \DP|logic|Add0~47 (
// Equation(s):
// \DP|logic|Add0~47_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux16~6_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|registers|u3|Mux16~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~47 .lut_mask = 16'h4B78;
defparam \DP|logic|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
fiftyfivenm_lcell_comb \DP|logic|Add0~44 (
// Equation(s):
// \DP|logic|Add0~44_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux17~11_combout ))))

	.dataa(\DP|registers|u3|Mux17~11_combout ),
	.datab(\CU|ALUop [2]),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~44 .lut_mask = 16'h3C66;
defparam \DP|logic|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
fiftyfivenm_lcell_comb \DP|logic|Add0~41 (
// Equation(s):
// \DP|logic|Add0~41_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux18~6_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|ALUop [2]),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux18~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~41 .lut_mask = 16'h396C;
defparam \DP|logic|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
fiftyfivenm_lcell_comb \DP|logic|Add0~38 (
// Equation(s):
// \DP|logic|Add0~38_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux19~11_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|ALUop [2]),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux19~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~38 .lut_mask = 16'h396C;
defparam \DP|logic|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N3
dffeas \DP|registers|r11|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
fiftyfivenm_lcell_comb \DP|registers|r9|read[11]~feeder (
// Equation(s):
// \DP|registers|r9|read[11]~feeder_combout  = \DP|outMux|out[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[11]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N21
dffeas \DP|registers|r9|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N15
dffeas \DP|registers|r8|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~0 (
// Equation(s):
// \DP|registers|u2|Mux20~0_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r9|read [11]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r8|read [11] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r9|read [11]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r8|read [11]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~0 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N21
dffeas \DP|registers|r10|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~1 (
// Equation(s):
// \DP|registers|u2|Mux20~1_combout  = (\DP|registers|u2|Mux20~0_combout  & ((\DP|registers|r11|read [11]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux20~0_combout  & (((\DP|registers|r10|read [11] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r11|read [11]),
	.datab(\DP|registers|u2|Mux20~0_combout ),
	.datac(\DP|registers|r10|read [11]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~1 .lut_mask = 16'hB8CC;
defparam \DP|registers|u2|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N19
dffeas \DP|registers|r15|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N17
dffeas \DP|registers|r13|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N1
dffeas \DP|registers|r14|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N5
dffeas \DP|registers|r12|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~9 (
// Equation(s):
// \DP|registers|u2|Mux20~9_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r14|read [11]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r12|read [11] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r14|read [11]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r12|read [11]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~9 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~10 (
// Equation(s):
// \DP|registers|u2|Mux20~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux20~9_combout  & (\DP|registers|r15|read [11])) # (!\DP|registers|u2|Mux20~9_combout  & ((\DP|registers|r13|read [11]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux20~9_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r15|read [11]),
	.datac(\DP|registers|r13|read [11]),
	.datad(\DP|registers|u2|Mux20~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~10 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \DP|registers|r30|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N11
dffeas \DP|registers|r31|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~2 (
// Equation(s):
// \DP|registers|u2|Mux20~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r31|read [11]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (\DP|registers|r30|read [11]))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r30|read [11]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|r31|read [11]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~2 .lut_mask = 16'hA808;
defparam \DP|registers|u2|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~3 (
// Equation(s):
// \DP|registers|u2|Mux20~3_combout  = (\DP|registers|u2|Mux20~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux20~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~3 .lut_mask = 16'hEA00;
defparam \DP|registers|u2|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N23
dffeas \DP|registers|r3|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N9
dffeas \DP|registers|r2|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N29
dffeas \DP|registers|r5|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N1
dffeas \DP|registers|r7|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N1
dffeas \DP|registers|r6|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N27
dffeas \DP|registers|r4|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~4 (
// Equation(s):
// \DP|registers|u2|Mux20~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r6|read [11])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r4|read [11])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r6|read [11]),
	.datac(\DP|registers|r4|read [11]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~4 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~5 (
// Equation(s):
// \DP|registers|u2|Mux20~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux20~4_combout  & ((\DP|registers|r7|read [11]))) # (!\DP|registers|u2|Mux20~4_combout  & (\DP|registers|r5|read [11])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux20~4_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r5|read [11]),
	.datac(\DP|registers|r7|read [11]),
	.datad(\DP|registers|u2|Mux20~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~5 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~6 (
// Equation(s):
// \DP|registers|u2|Mux20~6_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux20~5_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read 
// [11])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [11]),
	.datad(\DP|registers|u2|Mux20~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~6 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~7 (
// Equation(s):
// \DP|registers|u2|Mux20~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux20~6_combout  & (\DP|registers|r3|read [11])) # (!\DP|registers|u2|Mux20~6_combout  & ((\DP|registers|r2|read [11]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux20~6_combout ))))

	.dataa(\DP|registers|r3|read [11]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [11]),
	.datad(\DP|registers|u2|Mux20~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~7 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~8 (
// Equation(s):
// \DP|registers|u2|Mux20~8_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux0~2_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout  & 
// (\DP|registers|u2|Mux20~3_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux20~7_combout )))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux20~3_combout ),
	.datad(\DP|registers|u2|Mux20~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~8 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~11 (
// Equation(s):
// \DP|registers|u2|Mux20~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux20~8_combout  & ((\DP|registers|u2|Mux20~10_combout ))) # (!\DP|registers|u2|Mux20~8_combout  & (\DP|registers|u2|Mux20~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux20~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux20~1_combout ),
	.datac(\DP|registers|u2|Mux20~10_combout ),
	.datad(\DP|registers|u2|Mux20~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~11 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
fiftyfivenm_lcell_comb \DP|logic|Add0~35 (
// Equation(s):
// \DP|logic|Add0~35_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|immOut[11]~41_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux20~6_combout ))))

	.dataa(\DP|registers|u3|Mux20~6_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|imm|immOut[11]~41_combout ),
	.datad(\CU|ALUop [2]),
	.cin(gnd),
	.combout(\DP|logic|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~35 .lut_mask = 16'h1DE2;
defparam \DP|logic|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N27
dffeas \DP|registers|r12|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N25
dffeas \DP|registers|r13|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~10 (
// Equation(s):
// \DP|registers|u2|Mux21~10_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|instructions|instructionMemory|WideOr4~combout )) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r13|read [10]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r12|read [10]))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r12|read [10]),
	.datad(\DP|registers|r13|read [10]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~10 .lut_mask = 16'hDC98;
defparam \DP|registers|u2|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \DP|registers|r15|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N5
dffeas \DP|registers|r14|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~11 (
// Equation(s):
// \DP|registers|u2|Mux21~11_combout  = (\DP|registers|u2|Mux21~10_combout  & ((\DP|registers|r15|read [10]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux21~10_combout  & (((\DP|registers|r14|read [10] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|u2|Mux21~10_combout ),
	.datab(\DP|registers|r15|read [10]),
	.datac(\DP|registers|r14|read [10]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~11 .lut_mask = 16'hD8AA;
defparam \DP|registers|u2|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
fiftyfivenm_lcell_comb \DP|registers|r9|read[10]~feeder (
// Equation(s):
// \DP|registers|r9|read[10]~feeder_combout  = \DP|outMux|out[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[10]~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|r9|read[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[10]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r9|read[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N31
dffeas \DP|registers|r9|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N29
dffeas \DP|registers|r11|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
fiftyfivenm_lcell_comb \DP|registers|r10|read[10]~feeder (
// Equation(s):
// \DP|registers|r10|read[10]~feeder_combout  = \DP|outMux|out[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[10]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N19
dffeas \DP|registers|r10|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N21
dffeas \DP|registers|r8|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~3 (
// Equation(s):
// \DP|registers|u2|Mux21~3_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r10|read [10])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r8|read [10])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r10|read [10]),
	.datac(\DP|registers|r8|read [10]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~3 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~4 (
// Equation(s):
// \DP|registers|u2|Mux21~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux21~3_combout  & ((\DP|registers|r11|read [10]))) # (!\DP|registers|u2|Mux21~3_combout  & (\DP|registers|r9|read [10])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux21~3_combout ))))

	.dataa(\DP|registers|r9|read [10]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r11|read [10]),
	.datad(\DP|registers|u2|Mux21~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~4 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N9
dffeas \DP|registers|r3|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N31
dffeas \DP|registers|r2|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N17
dffeas \DP|registers|r1|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
fiftyfivenm_lcell_comb \DP|registers|r6|read[10]~feeder (
// Equation(s):
// \DP|registers|r6|read[10]~feeder_combout  = \DP|outMux|out[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r6|read[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r6|read[10]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r6|read[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N25
dffeas \DP|registers|r6|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r6|read[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N5
dffeas \DP|registers|r7|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N23
dffeas \DP|registers|r4|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N21
dffeas \DP|registers|r5|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~5 (
// Equation(s):
// \DP|registers|u2|Mux21~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|instructions|instructionMemory|WideOr3~combout ) # ((\DP|registers|r5|read [10])))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r4|read [10])))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r4|read [10]),
	.datad(\DP|registers|r5|read [10]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~5 .lut_mask = 16'hBA98;
defparam \DP|registers|u2|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~6 (
// Equation(s):
// \DP|registers|u2|Mux21~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux21~5_combout  & ((\DP|registers|r7|read [10]))) # (!\DP|registers|u2|Mux21~5_combout  & (\DP|registers|r6|read [10])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux21~5_combout ))))

	.dataa(\DP|registers|r6|read [10]),
	.datab(\DP|registers|r7|read [10]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux21~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~6 .lut_mask = 16'hCFA0;
defparam \DP|registers|u2|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~7 (
// Equation(s):
// \DP|registers|u2|Mux21~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux21~6_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read 
// [10])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [10]),
	.datad(\DP|registers|u2|Mux21~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~7 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~8 (
// Equation(s):
// \DP|registers|u2|Mux21~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux21~7_combout  & (\DP|registers|r3|read [10])) # (!\DP|registers|u2|Mux21~7_combout  & ((\DP|registers|r2|read [10]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux21~7_combout ))))

	.dataa(\DP|registers|r3|read [10]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [10]),
	.datad(\DP|registers|u2|Mux21~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~9 (
// Equation(s):
// \DP|registers|u2|Mux21~9_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout ) # ((\DP|registers|u2|Mux21~4_combout )))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (!\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux21~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux21~4_combout ),
	.datad(\DP|registers|u2|Mux21~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~9 .lut_mask = 16'hB9A8;
defparam \DP|registers|u2|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~1 (
// Equation(s):
// \DP|registers|u2|Mux21~1_combout  = (\DP|registers|r31|read [10] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [10]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~1 .lut_mask = 16'hE0C0;
defparam \DP|registers|u2|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N21
dffeas \DP|registers|r30|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~0 (
// Equation(s):
// \DP|registers|u2|Mux21~0_combout  = (\DP|registers|r30|read [10] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [10]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~0 .lut_mask = 16'hE0C0;
defparam \DP|registers|u2|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~2 (
// Equation(s):
// \DP|registers|u2|Mux21~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux21~1_combout )) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux21~0_combout ))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|u2|Mux31~1_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|u2|Mux31~1_combout ),
	.datac(\DP|registers|u2|Mux21~1_combout ),
	.datad(\DP|registers|u2|Mux21~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~2 .lut_mask = 16'hE6C4;
defparam \DP|registers|u2|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~12 (
// Equation(s):
// \DP|registers|u2|Mux21~12_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux21~9_combout  & (\DP|registers|u2|Mux21~11_combout )) # (!\DP|registers|u2|Mux21~9_combout  & ((\DP|registers|u2|Mux21~2_combout ))))) # 
// (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux21~9_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|registers|u2|Mux21~11_combout ),
	.datac(\DP|registers|u2|Mux21~9_combout ),
	.datad(\DP|registers|u2|Mux21~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~12 .lut_mask = 16'hDAD0;
defparam \DP|registers|u2|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
fiftyfivenm_lcell_comb \DP|logic|Add0~32 (
// Equation(s):
// \DP|logic|Add0~32_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux21~11_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|registers|u3|Mux21~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~32 .lut_mask = 16'h2D78;
defparam \DP|logic|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
fiftyfivenm_lcell_comb \DP|logic|Add0~29 (
// Equation(s):
// \DP|logic|Add0~29_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & ((\DP|imm|immOut[6]~8_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux22~6_combout ))))

	.dataa(\DP|registers|u3|Mux22~6_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|imm|immOut[6]~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~29 .lut_mask = 16'h1ED2;
defparam \DP|logic|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N15
dffeas \DP|registers|r15|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N29
dffeas \DP|registers|r13|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
fiftyfivenm_lcell_comb \DP|registers|r14|read[9]~feeder (
// Equation(s):
// \DP|registers|r14|read[9]~feeder_combout  = \DP|outMux|out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r14|read[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r14|read[9]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r14|read[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N7
dffeas \DP|registers|r14|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r14|read[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N25
dffeas \DP|registers|r12|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~9 (
// Equation(s):
// \DP|registers|u2|Mux22~9_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r14|read [9]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r12|read [9] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r14|read [9]),
	.datac(\DP|registers|r12|read [9]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~9 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~10 (
// Equation(s):
// \DP|registers|u2|Mux22~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux22~9_combout  & (\DP|registers|r15|read [9])) # (!\DP|registers|u2|Mux22~9_combout  & ((\DP|registers|r13|read [9]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux22~9_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r15|read [9]),
	.datac(\DP|registers|r13|read [9]),
	.datad(\DP|registers|u2|Mux22~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~10 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N21
dffeas \DP|registers|r11|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \DP|registers|r10|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N18
fiftyfivenm_lcell_comb \DP|registers|r9|read[9]~feeder (
// Equation(s):
// \DP|registers|r9|read[9]~feeder_combout  = \DP|outMux|out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[9]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N19
dffeas \DP|registers|r9|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N25
dffeas \DP|registers|r8|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~0 (
// Equation(s):
// \DP|registers|u2|Mux22~0_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r9|read [9])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r8|read [9])))))

	.dataa(\DP|registers|r9|read [9]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r8|read [9]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~0 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~1 (
// Equation(s):
// \DP|registers|u2|Mux22~1_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux22~0_combout  & (\DP|registers|r11|read [9])) # (!\DP|registers|u2|Mux22~0_combout  & ((\DP|registers|r10|read [9]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux22~0_combout ))))

	.dataa(\DP|registers|r11|read [9]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r10|read [9]),
	.datad(\DP|registers|u2|Mux22~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~1 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N23
dffeas \DP|registers|r31|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N9
dffeas \DP|registers|r30|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~2 (
// Equation(s):
// \DP|registers|u2|Mux22~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r31|read [9])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|registers|r30|read [9])))))

	.dataa(\DP|registers|r31|read [9]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r30|read [9]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~2 .lut_mask = 16'hB800;
defparam \DP|registers|u2|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~3 (
// Equation(s):
// \DP|registers|u2|Mux22~3_combout  = (\DP|registers|u2|Mux22~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux22~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~3 .lut_mask = 16'hEA00;
defparam \DP|registers|u2|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N25
dffeas \DP|registers|r3|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N11
dffeas \DP|registers|r1|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N15
dffeas \DP|registers|r5|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y17_N3
dffeas \DP|registers|r7|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N21
dffeas \DP|registers|r6|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N15
dffeas \DP|registers|r4|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~4 (
// Equation(s):
// \DP|registers|u2|Mux22~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r6|read [9])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r4|read [9])))))

	.dataa(\DP|registers|r6|read [9]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r4|read [9]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~4 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~5 (
// Equation(s):
// \DP|registers|u2|Mux22~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux22~4_combout  & ((\DP|registers|r7|read [9]))) # (!\DP|registers|u2|Mux22~4_combout  & (\DP|registers|r5|read [9])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux22~4_combout ))))

	.dataa(\DP|registers|r5|read [9]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r7|read [9]),
	.datad(\DP|registers|u2|Mux22~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~5 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~6 (
// Equation(s):
// \DP|registers|u2|Mux22~6_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux22~5_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [9])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [9]),
	.datad(\DP|registers|u2|Mux22~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~6 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~7 (
// Equation(s):
// \DP|registers|u2|Mux22~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux22~6_combout  & (\DP|registers|r3|read [9])) # (!\DP|registers|u2|Mux22~6_combout  & ((\DP|registers|r2|read [9]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux22~6_combout ))))

	.dataa(\DP|registers|u2|Mux0~3_combout ),
	.datab(\DP|registers|r3|read [9]),
	.datac(\DP|registers|r2|read [9]),
	.datad(\DP|registers|u2|Mux22~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~7 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~8 (
// Equation(s):
// \DP|registers|u2|Mux22~8_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux0~2_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout  & 
// (\DP|registers|u2|Mux22~3_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux22~7_combout )))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux22~3_combout ),
	.datad(\DP|registers|u2|Mux22~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~8 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~11 (
// Equation(s):
// \DP|registers|u2|Mux22~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux22~8_combout  & (\DP|registers|u2|Mux22~10_combout )) # (!\DP|registers|u2|Mux22~8_combout  & ((\DP|registers|u2|Mux22~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux22~8_combout ))))

	.dataa(\DP|registers|u2|Mux22~10_combout ),
	.datab(\DP|registers|u2|Mux22~1_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux22~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~11 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
fiftyfivenm_lcell_comb \DP|logic|Add0~26 (
// Equation(s):
// \DP|logic|Add0~26_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux23~11_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(\DP|registers|u3|Mux23~11_combout ),
	.datad(\CU|ALUop [2]),
	.cin(gnd),
	.combout(\DP|logic|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~26 .lut_mask = 16'h27D8;
defparam \DP|logic|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \DP|registers|r15|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \DP|registers|r14|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
fiftyfivenm_lcell_comb \DP|registers|r13|read[8]~feeder (
// Equation(s):
// \DP|registers|r13|read[8]~feeder_combout  = \DP|outMux|out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r13|read[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[8]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r13|read[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N13
dffeas \DP|registers|r13|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N1
dffeas \DP|registers|r12|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~10 (
// Equation(s):
// \DP|registers|u2|Mux23~10_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r13|read [8])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r12|read [8])))))

	.dataa(\DP|registers|r13|read [8]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r12|read [8]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~10 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~11 (
// Equation(s):
// \DP|registers|u2|Mux23~11_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux23~10_combout  & (\DP|registers|r15|read [8])) # (!\DP|registers|u2|Mux23~10_combout  & ((\DP|registers|r14|read [8]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux23~10_combout ))))

	.dataa(\DP|registers|r15|read [8]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r14|read [8]),
	.datad(\DP|registers|u2|Mux23~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~11 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N23
dffeas \DP|registers|r30|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~0 (
// Equation(s):
// \DP|registers|u2|Mux23~0_combout  = (\DP|registers|r30|read [8] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [8]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~0 .lut_mask = 16'hE0C0;
defparam \DP|registers|u2|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N21
dffeas \DP|registers|r31|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~1 (
// Equation(s):
// \DP|registers|u2|Mux23~1_combout  = (\DP|registers|r31|read [8] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|r31|read [8]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~1 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~2 (
// Equation(s):
// \DP|registers|u2|Mux23~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux23~1_combout ))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux23~0_combout )))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|u2|Mux31~1_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|u2|Mux31~1_combout ),
	.datac(\DP|registers|u2|Mux23~0_combout ),
	.datad(\DP|registers|u2|Mux23~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~2 .lut_mask = 16'hEC64;
defparam \DP|registers|u2|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N10
fiftyfivenm_lcell_comb \DP|registers|r9|read[8]~feeder (
// Equation(s):
// \DP|registers|r9|read[8]~feeder_combout  = \DP|outMux|out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[8]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N11
dffeas \DP|registers|r9|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N17
dffeas \DP|registers|r11|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N12
fiftyfivenm_lcell_comb \DP|registers|r10|read[8]~feeder (
// Equation(s):
// \DP|registers|r10|read[8]~feeder_combout  = \DP|outMux|out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[8]~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|r10|read[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[8]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r10|read[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N13
dffeas \DP|registers|r10|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N17
dffeas \DP|registers|r8|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~3 (
// Equation(s):
// \DP|registers|u2|Mux23~3_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r10|read [8]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r8|read [8] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r10|read [8]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r8|read [8]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~3 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~4 (
// Equation(s):
// \DP|registers|u2|Mux23~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux23~3_combout  & ((\DP|registers|r11|read [8]))) # (!\DP|registers|u2|Mux23~3_combout  & (\DP|registers|r9|read [8])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux23~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [8]),
	.datac(\DP|registers|r11|read [8]),
	.datad(\DP|registers|u2|Mux23~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~4 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N1
dffeas \DP|registers|r2|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
fiftyfivenm_lcell_comb \DP|registers|r1|read[8]~feeder (
// Equation(s):
// \DP|registers|r1|read[8]~feeder_combout  = \DP|outMux|out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[8]~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|r1|read[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r1|read[8]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r1|read[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N23
dffeas \DP|registers|r1|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r1|read[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
fiftyfivenm_lcell_comb \DP|registers|r7|read[8]~feeder (
// Equation(s):
// \DP|registers|r7|read[8]~feeder_combout  = \DP|outMux|out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[8]~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|r7|read[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r7|read[8]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r7|read[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N7
dffeas \DP|registers|r7|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r7|read[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r7|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r7|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r7|read[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N27
dffeas \DP|registers|r6|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r6|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r6|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r6|read[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N7
dffeas \DP|registers|r4|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r4|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r4|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r4|read[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y22_N13
dffeas \DP|registers|r5|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r5|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r5|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r5|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~5 (
// Equation(s):
// \DP|registers|u2|Mux23~5_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|instructions|instructionMemory|WideOr4~combout )) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r5|read [8]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r4|read [8]))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r4|read [8]),
	.datad(\DP|registers|r5|read [8]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~5 .lut_mask = 16'hDC98;
defparam \DP|registers|u2|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~6 (
// Equation(s):
// \DP|registers|u2|Mux23~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux23~5_combout  & (\DP|registers|r7|read [8])) # (!\DP|registers|u2|Mux23~5_combout  & ((\DP|registers|r6|read [8]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux23~5_combout ))))

	.dataa(\DP|registers|r7|read [8]),
	.datab(\DP|registers|r6|read [8]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux23~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~6 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~7 (
// Equation(s):
// \DP|registers|u2|Mux23~7_combout  = (\DP|registers|u2|Mux0~4_combout  & ((\DP|registers|u2|Mux0~5_combout  & ((\DP|registers|u2|Mux23~6_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|r1|read [8])))) # (!\DP|registers|u2|Mux0~4_combout  
// & (\DP|registers|u2|Mux0~5_combout ))

	.dataa(\DP|registers|u2|Mux0~4_combout ),
	.datab(\DP|registers|u2|Mux0~5_combout ),
	.datac(\DP|registers|r1|read [8]),
	.datad(\DP|registers|u2|Mux23~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~7 .lut_mask = 16'hEC64;
defparam \DP|registers|u2|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~8 (
// Equation(s):
// \DP|registers|u2|Mux23~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux23~7_combout  & (\DP|registers|r3|read [8])) # (!\DP|registers|u2|Mux23~7_combout  & ((\DP|registers|r2|read [8]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux23~7_combout ))))

	.dataa(\DP|registers|r3|read [8]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [8]),
	.datad(\DP|registers|u2|Mux23~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~9 (
// Equation(s):
// \DP|registers|u2|Mux23~9_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux23~4_combout ) # ((\DP|registers|u2|Mux0~2_combout )))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (((!\DP|registers|u2|Mux0~2_combout  & \DP|registers|u2|Mux23~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux23~4_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux23~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~9 .lut_mask = 16'hADA8;
defparam \DP|registers|u2|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~12 (
// Equation(s):
// \DP|registers|u2|Mux23~12_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux23~9_combout  & (\DP|registers|u2|Mux23~11_combout )) # (!\DP|registers|u2|Mux23~9_combout  & ((\DP|registers|u2|Mux23~2_combout ))))) # 
// (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux23~9_combout ))))

	.dataa(\DP|registers|u2|Mux23~11_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux23~2_combout ),
	.datad(\DP|registers|u2|Mux23~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~12 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
fiftyfivenm_lcell_comb \DP|logic|Add0~23 (
// Equation(s):
// \DP|logic|Add0~23_combout  = \CU|ALUop [2] $ (((\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux24~6_combout )))))

	.dataa(\DP|imm|immOut[6]~8_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|ALUop [2]),
	.datad(\DP|registers|u3|Mux24~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~23 .lut_mask = 16'h4B78;
defparam \DP|logic|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
fiftyfivenm_lcell_comb \DP|logic|Add0~24 (
// Equation(s):
// \DP|logic|Add0~24_combout  = ((\DP|logic|Add0~23_combout  $ (\DP|registers|u2|Mux24~11_combout  $ (!\DP|logic|Add0~22 )))) # (GND)
// \DP|logic|Add0~25  = CARRY((\DP|logic|Add0~23_combout  & ((\DP|registers|u2|Mux24~11_combout ) # (!\DP|logic|Add0~22 ))) # (!\DP|logic|Add0~23_combout  & (\DP|registers|u2|Mux24~11_combout  & !\DP|logic|Add0~22 )))

	.dataa(\DP|logic|Add0~23_combout ),
	.datab(\DP|registers|u2|Mux24~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~22 ),
	.combout(\DP|logic|Add0~24_combout ),
	.cout(\DP|logic|Add0~25 ));
// synopsys translate_off
defparam \DP|logic|Add0~24 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
fiftyfivenm_lcell_comb \DP|logic|Add0~27 (
// Equation(s):
// \DP|logic|Add0~27_combout  = (\DP|logic|Add0~26_combout  & ((\DP|registers|u2|Mux23~12_combout  & (\DP|logic|Add0~25  & VCC)) # (!\DP|registers|u2|Mux23~12_combout  & (!\DP|logic|Add0~25 )))) # (!\DP|logic|Add0~26_combout  & 
// ((\DP|registers|u2|Mux23~12_combout  & (!\DP|logic|Add0~25 )) # (!\DP|registers|u2|Mux23~12_combout  & ((\DP|logic|Add0~25 ) # (GND)))))
// \DP|logic|Add0~28  = CARRY((\DP|logic|Add0~26_combout  & (!\DP|registers|u2|Mux23~12_combout  & !\DP|logic|Add0~25 )) # (!\DP|logic|Add0~26_combout  & ((!\DP|logic|Add0~25 ) # (!\DP|registers|u2|Mux23~12_combout ))))

	.dataa(\DP|logic|Add0~26_combout ),
	.datab(\DP|registers|u2|Mux23~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~25 ),
	.combout(\DP|logic|Add0~27_combout ),
	.cout(\DP|logic|Add0~28 ));
// synopsys translate_off
defparam \DP|logic|Add0~27 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
fiftyfivenm_lcell_comb \DP|logic|Add0~30 (
// Equation(s):
// \DP|logic|Add0~30_combout  = ((\DP|logic|Add0~29_combout  $ (\DP|registers|u2|Mux22~11_combout  $ (!\DP|logic|Add0~28 )))) # (GND)
// \DP|logic|Add0~31  = CARRY((\DP|logic|Add0~29_combout  & ((\DP|registers|u2|Mux22~11_combout ) # (!\DP|logic|Add0~28 ))) # (!\DP|logic|Add0~29_combout  & (\DP|registers|u2|Mux22~11_combout  & !\DP|logic|Add0~28 )))

	.dataa(\DP|logic|Add0~29_combout ),
	.datab(\DP|registers|u2|Mux22~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~28 ),
	.combout(\DP|logic|Add0~30_combout ),
	.cout(\DP|logic|Add0~31 ));
// synopsys translate_off
defparam \DP|logic|Add0~30 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
fiftyfivenm_lcell_comb \DP|logic|Add0~33 (
// Equation(s):
// \DP|logic|Add0~33_combout  = (\DP|registers|u2|Mux21~12_combout  & ((\DP|logic|Add0~32_combout  & (\DP|logic|Add0~31  & VCC)) # (!\DP|logic|Add0~32_combout  & (!\DP|logic|Add0~31 )))) # (!\DP|registers|u2|Mux21~12_combout  & ((\DP|logic|Add0~32_combout  & 
// (!\DP|logic|Add0~31 )) # (!\DP|logic|Add0~32_combout  & ((\DP|logic|Add0~31 ) # (GND)))))
// \DP|logic|Add0~34  = CARRY((\DP|registers|u2|Mux21~12_combout  & (!\DP|logic|Add0~32_combout  & !\DP|logic|Add0~31 )) # (!\DP|registers|u2|Mux21~12_combout  & ((!\DP|logic|Add0~31 ) # (!\DP|logic|Add0~32_combout ))))

	.dataa(\DP|registers|u2|Mux21~12_combout ),
	.datab(\DP|logic|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~31 ),
	.combout(\DP|logic|Add0~33_combout ),
	.cout(\DP|logic|Add0~34 ));
// synopsys translate_off
defparam \DP|logic|Add0~33 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
fiftyfivenm_lcell_comb \DP|logic|Add0~36 (
// Equation(s):
// \DP|logic|Add0~36_combout  = ((\DP|registers|u2|Mux20~11_combout  $ (\DP|logic|Add0~35_combout  $ (!\DP|logic|Add0~34 )))) # (GND)
// \DP|logic|Add0~37  = CARRY((\DP|registers|u2|Mux20~11_combout  & ((\DP|logic|Add0~35_combout ) # (!\DP|logic|Add0~34 ))) # (!\DP|registers|u2|Mux20~11_combout  & (\DP|logic|Add0~35_combout  & !\DP|logic|Add0~34 )))

	.dataa(\DP|registers|u2|Mux20~11_combout ),
	.datab(\DP|logic|Add0~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~34 ),
	.combout(\DP|logic|Add0~36_combout ),
	.cout(\DP|logic|Add0~37 ));
// synopsys translate_off
defparam \DP|logic|Add0~36 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
fiftyfivenm_lcell_comb \DP|logic|Add0~39 (
// Equation(s):
// \DP|logic|Add0~39_combout  = (\DP|logic|Add0~38_combout  & ((\DP|registers|u2|Mux19~12_combout  & (\DP|logic|Add0~37  & VCC)) # (!\DP|registers|u2|Mux19~12_combout  & (!\DP|logic|Add0~37 )))) # (!\DP|logic|Add0~38_combout  & 
// ((\DP|registers|u2|Mux19~12_combout  & (!\DP|logic|Add0~37 )) # (!\DP|registers|u2|Mux19~12_combout  & ((\DP|logic|Add0~37 ) # (GND)))))
// \DP|logic|Add0~40  = CARRY((\DP|logic|Add0~38_combout  & (!\DP|registers|u2|Mux19~12_combout  & !\DP|logic|Add0~37 )) # (!\DP|logic|Add0~38_combout  & ((!\DP|logic|Add0~37 ) # (!\DP|registers|u2|Mux19~12_combout ))))

	.dataa(\DP|logic|Add0~38_combout ),
	.datab(\DP|registers|u2|Mux19~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~37 ),
	.combout(\DP|logic|Add0~39_combout ),
	.cout(\DP|logic|Add0~40 ));
// synopsys translate_off
defparam \DP|logic|Add0~39 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
fiftyfivenm_lcell_comb \DP|logic|Add0~42 (
// Equation(s):
// \DP|logic|Add0~42_combout  = ((\DP|logic|Add0~41_combout  $ (\DP|registers|u2|Mux18~11_combout  $ (!\DP|logic|Add0~40 )))) # (GND)
// \DP|logic|Add0~43  = CARRY((\DP|logic|Add0~41_combout  & ((\DP|registers|u2|Mux18~11_combout ) # (!\DP|logic|Add0~40 ))) # (!\DP|logic|Add0~41_combout  & (\DP|registers|u2|Mux18~11_combout  & !\DP|logic|Add0~40 )))

	.dataa(\DP|logic|Add0~41_combout ),
	.datab(\DP|registers|u2|Mux18~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~40 ),
	.combout(\DP|logic|Add0~42_combout ),
	.cout(\DP|logic|Add0~43 ));
// synopsys translate_off
defparam \DP|logic|Add0~42 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
fiftyfivenm_lcell_comb \DP|logic|Add0~45 (
// Equation(s):
// \DP|logic|Add0~45_combout  = (\DP|logic|Add0~44_combout  & ((\DP|registers|u2|Mux17~12_combout  & (\DP|logic|Add0~43  & VCC)) # (!\DP|registers|u2|Mux17~12_combout  & (!\DP|logic|Add0~43 )))) # (!\DP|logic|Add0~44_combout  & 
// ((\DP|registers|u2|Mux17~12_combout  & (!\DP|logic|Add0~43 )) # (!\DP|registers|u2|Mux17~12_combout  & ((\DP|logic|Add0~43 ) # (GND)))))
// \DP|logic|Add0~46  = CARRY((\DP|logic|Add0~44_combout  & (!\DP|registers|u2|Mux17~12_combout  & !\DP|logic|Add0~43 )) # (!\DP|logic|Add0~44_combout  & ((!\DP|logic|Add0~43 ) # (!\DP|registers|u2|Mux17~12_combout ))))

	.dataa(\DP|logic|Add0~44_combout ),
	.datab(\DP|registers|u2|Mux17~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~43 ),
	.combout(\DP|logic|Add0~45_combout ),
	.cout(\DP|logic|Add0~46 ));
// synopsys translate_off
defparam \DP|logic|Add0~45 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
fiftyfivenm_lcell_comb \DP|logic|Add0~48 (
// Equation(s):
// \DP|logic|Add0~48_combout  = ((\DP|logic|Add0~47_combout  $ (\DP|registers|u2|Mux16~11_combout  $ (!\DP|logic|Add0~46 )))) # (GND)
// \DP|logic|Add0~49  = CARRY((\DP|logic|Add0~47_combout  & ((\DP|registers|u2|Mux16~11_combout ) # (!\DP|logic|Add0~46 ))) # (!\DP|logic|Add0~47_combout  & (\DP|registers|u2|Mux16~11_combout  & !\DP|logic|Add0~46 )))

	.dataa(\DP|logic|Add0~47_combout ),
	.datab(\DP|registers|u2|Mux16~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~46 ),
	.combout(\DP|logic|Add0~48_combout ),
	.cout(\DP|logic|Add0~49 ));
// synopsys translate_off
defparam \DP|logic|Add0~48 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
fiftyfivenm_lcell_comb \DP|logic|Add0~51 (
// Equation(s):
// \DP|logic|Add0~51_combout  = (\DP|registers|u2|Mux15~12_combout  & ((\DP|logic|Add0~50_combout  & (\DP|logic|Add0~49  & VCC)) # (!\DP|logic|Add0~50_combout  & (!\DP|logic|Add0~49 )))) # (!\DP|registers|u2|Mux15~12_combout  & ((\DP|logic|Add0~50_combout  & 
// (!\DP|logic|Add0~49 )) # (!\DP|logic|Add0~50_combout  & ((\DP|logic|Add0~49 ) # (GND)))))
// \DP|logic|Add0~52  = CARRY((\DP|registers|u2|Mux15~12_combout  & (!\DP|logic|Add0~50_combout  & !\DP|logic|Add0~49 )) # (!\DP|registers|u2|Mux15~12_combout  & ((!\DP|logic|Add0~49 ) # (!\DP|logic|Add0~50_combout ))))

	.dataa(\DP|registers|u2|Mux15~12_combout ),
	.datab(\DP|logic|Add0~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~49 ),
	.combout(\DP|logic|Add0~51_combout ),
	.cout(\DP|logic|Add0~52 ));
// synopsys translate_off
defparam \DP|logic|Add0~51 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
fiftyfivenm_lcell_comb \DP|logic|Add0~54 (
// Equation(s):
// \DP|logic|Add0~54_combout  = ((\DP|registers|u2|Mux14~11_combout  $ (\DP|logic|Add0~53_combout  $ (!\DP|logic|Add0~52 )))) # (GND)
// \DP|logic|Add0~55  = CARRY((\DP|registers|u2|Mux14~11_combout  & ((\DP|logic|Add0~53_combout ) # (!\DP|logic|Add0~52 ))) # (!\DP|registers|u2|Mux14~11_combout  & (\DP|logic|Add0~53_combout  & !\DP|logic|Add0~52 )))

	.dataa(\DP|registers|u2|Mux14~11_combout ),
	.datab(\DP|logic|Add0~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~52 ),
	.combout(\DP|logic|Add0~54_combout ),
	.cout(\DP|logic|Add0~55 ));
// synopsys translate_off
defparam \DP|logic|Add0~54 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
fiftyfivenm_lcell_comb \DP|logic|Add0~57 (
// Equation(s):
// \DP|logic|Add0~57_combout  = (\DP|registers|u2|Mux13~12_combout  & ((\DP|logic|Add0~56_combout  & (\DP|logic|Add0~55  & VCC)) # (!\DP|logic|Add0~56_combout  & (!\DP|logic|Add0~55 )))) # (!\DP|registers|u2|Mux13~12_combout  & ((\DP|logic|Add0~56_combout  & 
// (!\DP|logic|Add0~55 )) # (!\DP|logic|Add0~56_combout  & ((\DP|logic|Add0~55 ) # (GND)))))
// \DP|logic|Add0~58  = CARRY((\DP|registers|u2|Mux13~12_combout  & (!\DP|logic|Add0~56_combout  & !\DP|logic|Add0~55 )) # (!\DP|registers|u2|Mux13~12_combout  & ((!\DP|logic|Add0~55 ) # (!\DP|logic|Add0~56_combout ))))

	.dataa(\DP|registers|u2|Mux13~12_combout ),
	.datab(\DP|logic|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~55 ),
	.combout(\DP|logic|Add0~57_combout ),
	.cout(\DP|logic|Add0~58 ));
// synopsys translate_off
defparam \DP|logic|Add0~57 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
fiftyfivenm_lcell_comb \DP|logic|Add0~60 (
// Equation(s):
// \DP|logic|Add0~60_combout  = ((\DP|logic|Add0~59_combout  $ (\DP|registers|u2|Mux12~11_combout  $ (!\DP|logic|Add0~58 )))) # (GND)
// \DP|logic|Add0~61  = CARRY((\DP|logic|Add0~59_combout  & ((\DP|registers|u2|Mux12~11_combout ) # (!\DP|logic|Add0~58 ))) # (!\DP|logic|Add0~59_combout  & (\DP|registers|u2|Mux12~11_combout  & !\DP|logic|Add0~58 )))

	.dataa(\DP|logic|Add0~59_combout ),
	.datab(\DP|registers|u2|Mux12~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~58 ),
	.combout(\DP|logic|Add0~60_combout ),
	.cout(\DP|logic|Add0~61 ));
// synopsys translate_off
defparam \DP|logic|Add0~60 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
fiftyfivenm_lcell_comb \DP|logic|Add0~63 (
// Equation(s):
// \DP|logic|Add0~63_combout  = (\DP|registers|u2|Mux11~12_combout  & ((\DP|logic|Add0~62_combout  & (\DP|logic|Add0~61  & VCC)) # (!\DP|logic|Add0~62_combout  & (!\DP|logic|Add0~61 )))) # (!\DP|registers|u2|Mux11~12_combout  & ((\DP|logic|Add0~62_combout  & 
// (!\DP|logic|Add0~61 )) # (!\DP|logic|Add0~62_combout  & ((\DP|logic|Add0~61 ) # (GND)))))
// \DP|logic|Add0~64  = CARRY((\DP|registers|u2|Mux11~12_combout  & (!\DP|logic|Add0~62_combout  & !\DP|logic|Add0~61 )) # (!\DP|registers|u2|Mux11~12_combout  & ((!\DP|logic|Add0~61 ) # (!\DP|logic|Add0~62_combout ))))

	.dataa(\DP|registers|u2|Mux11~12_combout ),
	.datab(\DP|logic|Add0~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~61 ),
	.combout(\DP|logic|Add0~63_combout ),
	.cout(\DP|logic|Add0~64 ));
// synopsys translate_off
defparam \DP|logic|Add0~63 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
fiftyfivenm_lcell_comb \DP|logic|Add0~66 (
// Equation(s):
// \DP|logic|Add0~66_combout  = ((\DP|logic|Add0~65_combout  $ (\DP|registers|u2|Mux10~11_combout  $ (!\DP|logic|Add0~64 )))) # (GND)
// \DP|logic|Add0~67  = CARRY((\DP|logic|Add0~65_combout  & ((\DP|registers|u2|Mux10~11_combout ) # (!\DP|logic|Add0~64 ))) # (!\DP|logic|Add0~65_combout  & (\DP|registers|u2|Mux10~11_combout  & !\DP|logic|Add0~64 )))

	.dataa(\DP|logic|Add0~65_combout ),
	.datab(\DP|registers|u2|Mux10~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~64 ),
	.combout(\DP|logic|Add0~66_combout ),
	.cout(\DP|logic|Add0~67 ));
// synopsys translate_off
defparam \DP|logic|Add0~66 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
fiftyfivenm_lcell_comb \DP|logic|Add0~69 (
// Equation(s):
// \DP|logic|Add0~69_combout  = (\DP|registers|u2|Mux9~12_combout  & ((\DP|logic|Add0~68_combout  & (\DP|logic|Add0~67  & VCC)) # (!\DP|logic|Add0~68_combout  & (!\DP|logic|Add0~67 )))) # (!\DP|registers|u2|Mux9~12_combout  & ((\DP|logic|Add0~68_combout  & 
// (!\DP|logic|Add0~67 )) # (!\DP|logic|Add0~68_combout  & ((\DP|logic|Add0~67 ) # (GND)))))
// \DP|logic|Add0~70  = CARRY((\DP|registers|u2|Mux9~12_combout  & (!\DP|logic|Add0~68_combout  & !\DP|logic|Add0~67 )) # (!\DP|registers|u2|Mux9~12_combout  & ((!\DP|logic|Add0~67 ) # (!\DP|logic|Add0~68_combout ))))

	.dataa(\DP|registers|u2|Mux9~12_combout ),
	.datab(\DP|logic|Add0~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~67 ),
	.combout(\DP|logic|Add0~69_combout ),
	.cout(\DP|logic|Add0~70 ));
// synopsys translate_off
defparam \DP|logic|Add0~69 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
fiftyfivenm_lcell_comb \DP|logic|Add0~72 (
// Equation(s):
// \DP|logic|Add0~72_combout  = ((\DP|logic|Add0~71_combout  $ (\DP|registers|u2|Mux8~11_combout  $ (!\DP|logic|Add0~70 )))) # (GND)
// \DP|logic|Add0~73  = CARRY((\DP|logic|Add0~71_combout  & ((\DP|registers|u2|Mux8~11_combout ) # (!\DP|logic|Add0~70 ))) # (!\DP|logic|Add0~71_combout  & (\DP|registers|u2|Mux8~11_combout  & !\DP|logic|Add0~70 )))

	.dataa(\DP|logic|Add0~71_combout ),
	.datab(\DP|registers|u2|Mux8~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~70 ),
	.combout(\DP|logic|Add0~72_combout ),
	.cout(\DP|logic|Add0~73 ));
// synopsys translate_off
defparam \DP|logic|Add0~72 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
fiftyfivenm_lcell_comb \DP|logic|Add0~75 (
// Equation(s):
// \DP|logic|Add0~75_combout  = (\DP|logic|Add0~74_combout  & ((\DP|registers|u2|Mux7~12_combout  & (\DP|logic|Add0~73  & VCC)) # (!\DP|registers|u2|Mux7~12_combout  & (!\DP|logic|Add0~73 )))) # (!\DP|logic|Add0~74_combout  & 
// ((\DP|registers|u2|Mux7~12_combout  & (!\DP|logic|Add0~73 )) # (!\DP|registers|u2|Mux7~12_combout  & ((\DP|logic|Add0~73 ) # (GND)))))
// \DP|logic|Add0~76  = CARRY((\DP|logic|Add0~74_combout  & (!\DP|registers|u2|Mux7~12_combout  & !\DP|logic|Add0~73 )) # (!\DP|logic|Add0~74_combout  & ((!\DP|logic|Add0~73 ) # (!\DP|registers|u2|Mux7~12_combout ))))

	.dataa(\DP|logic|Add0~74_combout ),
	.datab(\DP|registers|u2|Mux7~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~73 ),
	.combout(\DP|logic|Add0~75_combout ),
	.cout(\DP|logic|Add0~76 ));
// synopsys translate_off
defparam \DP|logic|Add0~75 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
fiftyfivenm_lcell_comb \DP|logic|Add0~78 (
// Equation(s):
// \DP|logic|Add0~78_combout  = ((\DP|logic|Add0~77_combout  $ (\DP|registers|u2|Mux6~11_combout  $ (!\DP|logic|Add0~76 )))) # (GND)
// \DP|logic|Add0~79  = CARRY((\DP|logic|Add0~77_combout  & ((\DP|registers|u2|Mux6~11_combout ) # (!\DP|logic|Add0~76 ))) # (!\DP|logic|Add0~77_combout  & (\DP|registers|u2|Mux6~11_combout  & !\DP|logic|Add0~76 )))

	.dataa(\DP|logic|Add0~77_combout ),
	.datab(\DP|registers|u2|Mux6~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~76 ),
	.combout(\DP|logic|Add0~78_combout ),
	.cout(\DP|logic|Add0~79 ));
// synopsys translate_off
defparam \DP|logic|Add0~78 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
fiftyfivenm_lcell_comb \DP|logic|Add0~81 (
// Equation(s):
// \DP|logic|Add0~81_combout  = (\DP|logic|Add0~80_combout  & ((\DP|registers|u2|Mux5~12_combout  & (\DP|logic|Add0~79  & VCC)) # (!\DP|registers|u2|Mux5~12_combout  & (!\DP|logic|Add0~79 )))) # (!\DP|logic|Add0~80_combout  & 
// ((\DP|registers|u2|Mux5~12_combout  & (!\DP|logic|Add0~79 )) # (!\DP|registers|u2|Mux5~12_combout  & ((\DP|logic|Add0~79 ) # (GND)))))
// \DP|logic|Add0~82  = CARRY((\DP|logic|Add0~80_combout  & (!\DP|registers|u2|Mux5~12_combout  & !\DP|logic|Add0~79 )) # (!\DP|logic|Add0~80_combout  & ((!\DP|logic|Add0~79 ) # (!\DP|registers|u2|Mux5~12_combout ))))

	.dataa(\DP|logic|Add0~80_combout ),
	.datab(\DP|registers|u2|Mux5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~79 ),
	.combout(\DP|logic|Add0~81_combout ),
	.cout(\DP|logic|Add0~82 ));
// synopsys translate_off
defparam \DP|logic|Add0~81 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
fiftyfivenm_lcell_comb \DP|logic|Add0~84 (
// Equation(s):
// \DP|logic|Add0~84_combout  = ((\DP|logic|Add0~83_combout  $ (\DP|registers|u2|Mux4~11_combout  $ (!\DP|logic|Add0~82 )))) # (GND)
// \DP|logic|Add0~85  = CARRY((\DP|logic|Add0~83_combout  & ((\DP|registers|u2|Mux4~11_combout ) # (!\DP|logic|Add0~82 ))) # (!\DP|logic|Add0~83_combout  & (\DP|registers|u2|Mux4~11_combout  & !\DP|logic|Add0~82 )))

	.dataa(\DP|logic|Add0~83_combout ),
	.datab(\DP|registers|u2|Mux4~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~82 ),
	.combout(\DP|logic|Add0~84_combout ),
	.cout(\DP|logic|Add0~85 ));
// synopsys translate_off
defparam \DP|logic|Add0~84 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
fiftyfivenm_lcell_comb \DP|logic|Add0~87 (
// Equation(s):
// \DP|logic|Add0~87_combout  = (\DP|logic|Add0~86_combout  & ((\DP|registers|u2|Mux3~12_combout  & (\DP|logic|Add0~85  & VCC)) # (!\DP|registers|u2|Mux3~12_combout  & (!\DP|logic|Add0~85 )))) # (!\DP|logic|Add0~86_combout  & 
// ((\DP|registers|u2|Mux3~12_combout  & (!\DP|logic|Add0~85 )) # (!\DP|registers|u2|Mux3~12_combout  & ((\DP|logic|Add0~85 ) # (GND)))))
// \DP|logic|Add0~88  = CARRY((\DP|logic|Add0~86_combout  & (!\DP|registers|u2|Mux3~12_combout  & !\DP|logic|Add0~85 )) # (!\DP|logic|Add0~86_combout  & ((!\DP|logic|Add0~85 ) # (!\DP|registers|u2|Mux3~12_combout ))))

	.dataa(\DP|logic|Add0~86_combout ),
	.datab(\DP|registers|u2|Mux3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~85 ),
	.combout(\DP|logic|Add0~87_combout ),
	.cout(\DP|logic|Add0~88 ));
// synopsys translate_off
defparam \DP|logic|Add0~87 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
fiftyfivenm_lcell_comb \DP|logic|Add0~90 (
// Equation(s):
// \DP|logic|Add0~90_combout  = ((\DP|logic|Add0~89_combout  $ (\DP|registers|u2|Mux2~11_combout  $ (!\DP|logic|Add0~88 )))) # (GND)
// \DP|logic|Add0~91  = CARRY((\DP|logic|Add0~89_combout  & ((\DP|registers|u2|Mux2~11_combout ) # (!\DP|logic|Add0~88 ))) # (!\DP|logic|Add0~89_combout  & (\DP|registers|u2|Mux2~11_combout  & !\DP|logic|Add0~88 )))

	.dataa(\DP|logic|Add0~89_combout ),
	.datab(\DP|registers|u2|Mux2~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~88 ),
	.combout(\DP|logic|Add0~90_combout ),
	.cout(\DP|logic|Add0~91 ));
// synopsys translate_off
defparam \DP|logic|Add0~90 .lut_mask = 16'h698E;
defparam \DP|logic|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
fiftyfivenm_lcell_comb \DP|logic|Add0~93 (
// Equation(s):
// \DP|logic|Add0~93_combout  = (\DP|registers|u2|Mux1~12_combout  & ((\DP|logic|Add0~92_combout  & (\DP|logic|Add0~91  & VCC)) # (!\DP|logic|Add0~92_combout  & (!\DP|logic|Add0~91 )))) # (!\DP|registers|u2|Mux1~12_combout  & ((\DP|logic|Add0~92_combout  & 
// (!\DP|logic|Add0~91 )) # (!\DP|logic|Add0~92_combout  & ((\DP|logic|Add0~91 ) # (GND)))))
// \DP|logic|Add0~94  = CARRY((\DP|registers|u2|Mux1~12_combout  & (!\DP|logic|Add0~92_combout  & !\DP|logic|Add0~91 )) # (!\DP|registers|u2|Mux1~12_combout  & ((!\DP|logic|Add0~91 ) # (!\DP|logic|Add0~92_combout ))))

	.dataa(\DP|registers|u2|Mux1~12_combout ),
	.datab(\DP|logic|Add0~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|logic|Add0~91 ),
	.combout(\DP|logic|Add0~93_combout ),
	.cout(\DP|logic|Add0~94 ));
// synopsys translate_off
defparam \DP|logic|Add0~93 .lut_mask = 16'h9617;
defparam \DP|logic|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
fiftyfivenm_lcell_comb \DP|logic|Add0~96 (
// Equation(s):
// \DP|logic|Add0~96_combout  = \DP|registers|u2|Mux0~17_combout  $ (\DP|logic|Add0~94  $ (!\DP|logic|Add0~95_combout ))

	.dataa(gnd),
	.datab(\DP|registers|u2|Mux0~17_combout ),
	.datac(gnd),
	.datad(\DP|logic|Add0~95_combout ),
	.cin(\DP|logic|Add0~94 ),
	.combout(\DP|logic|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Add0~96 .lut_mask = 16'h3CC3;
defparam \DP|logic|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
fiftyfivenm_lcell_comb \DP|logic|Mux0~1 (
// Equation(s):
// \DP|logic|Mux0~1_combout  = (\CU|ALUop [0] & (((\CU|ALUop [1] & \DP|logic|Add0~96_combout )))) # (!\CU|ALUop [0] & (\DP|logic|Mux0~0_combout ))

	.dataa(\CU|ALUop [0]),
	.datab(\DP|logic|Mux0~0_combout ),
	.datac(\CU|ALUop [1]),
	.datad(\DP|logic|Add0~96_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux0~1 .lut_mask = 16'hE444;
defparam \DP|logic|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
fiftyfivenm_lcell_comb \DP|logic|Mux0~2 (
// Equation(s):
// \DP|logic|Mux0~2_combout  = (\DP|registers|u2|Mux0~17_combout  & ((\CU|ALUop [1]) # ((!\DP|op2Mux|out[31]~71_combout ) # (!\CU|ALUop [0])))) # (!\DP|registers|u2|Mux0~17_combout  & ((\CU|ALUop [0] & ((\DP|op2Mux|out[31]~71_combout ))) # (!\CU|ALUop [0] & 
// (!\CU|ALUop [1]))))

	.dataa(\DP|registers|u2|Mux0~17_combout ),
	.datab(\CU|ALUop [1]),
	.datac(\CU|ALUop [0]),
	.datad(\DP|op2Mux|out[31]~71_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux0~2 .lut_mask = 16'hDBAB;
defparam \DP|logic|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
fiftyfivenm_lcell_comb \DP|logic|Mux0~3 (
// Equation(s):
// \DP|logic|Mux0~3_combout  = (\DP|logic|Mux0~2_combout  & ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux0~6_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux0~6_combout ),
	.datad(\DP|logic|Mux0~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux0~3 .lut_mask = 16'hB800;
defparam \DP|logic|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
fiftyfivenm_lcell_comb \DP|logic|Mux0~4 (
// Equation(s):
// \DP|logic|Mux0~4_combout  = (\CU|ALUop [0]) # ((\CU|ALUop [1] & \DP|logic|Mux0~3_combout ))

	.dataa(\CU|ALUop [0]),
	.datab(\CU|ALUop [1]),
	.datac(\DP|logic|Mux0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|logic|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux0~4 .lut_mask = 16'hEAEA;
defparam \DP|logic|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
fiftyfivenm_lcell_comb \DP|logic|Mux0~5 (
// Equation(s):
// \DP|logic|Mux0~5_combout  = (\DP|logic|Mux0~2_combout  & ((\DP|logic|Mux0~4_combout ) # ((!\CU|ALUop [1] & \DP|logic|Add0~96_combout ))))

	.dataa(\DP|logic|Mux0~2_combout ),
	.datab(\DP|logic|Mux0~4_combout ),
	.datac(\CU|ALUop [1]),
	.datad(\DP|logic|Add0~96_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux0~5 .lut_mask = 16'h8A88;
defparam \DP|logic|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
fiftyfivenm_lcell_comb \DP|outMux|out[31]~32 (
// Equation(s):
// \DP|outMux|out[31]~32_combout  = (\CU|WB~combout  & (\DP|outMux|out[31]~31_combout )) # (!\CU|WB~combout  & ((\DP|outMux|out[31]~31_combout  & (\DP|logic|Mux0~1_combout )) # (!\DP|outMux|out[31]~31_combout  & ((\DP|logic|Mux0~5_combout )))))

	.dataa(\CU|WB~combout ),
	.datab(\DP|outMux|out[31]~31_combout ),
	.datac(\DP|logic|Mux0~1_combout ),
	.datad(\DP|logic|Mux0~5_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[31]~32 .lut_mask = 16'hD9C8;
defparam \DP|outMux|out[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \DP|registers|r31|read[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[31]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[31] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux0~4 (
// Equation(s):
// \DP|registers|u3|Mux0~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|r30|read [31] & \DP|instructions|instructionMemory|WideNor0~2_combout )) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r30|read [31]),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux0~4 .lut_mask = 16'hA222;
defparam \DP|registers|u3|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux0~5 (
// Equation(s):
// \DP|registers|u3|Mux0~5_combout  = (\DP|registers|u3|Mux0~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [31]))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r31|read [31]),
	.datad(\DP|registers|u3|Mux0~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux0~5 .lut_mask = 16'hEC00;
defparam \DP|registers|u3|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux0~0 (
// Equation(s):
// \DP|registers|u3|Mux0~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & (\DP|registers|r6|read [31])) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|registers|r4|read [31]))))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r6|read [31]),
	.datac(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datad(\DP|registers|r4|read [31]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux0~0 .lut_mask = 16'hDAD0;
defparam \DP|registers|u3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux0~1 (
// Equation(s):
// \DP|registers|u3|Mux0~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux0~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux0~0_combout  & ((\DP|registers|r7|read 
// [31]))) # (!\DP|registers|u3|Mux0~0_combout  & (\DP|registers|r5|read [31]))))

	.dataa(\DP|registers|r5|read [31]),
	.datab(\DP|registers|r7|read [31]),
	.datac(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datad(\DP|registers|u3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux0~1 .lut_mask = 16'hFC0A;
defparam \DP|registers|u3|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux0~2 (
// Equation(s):
// \DP|registers|u3|Mux0~2_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux0~1_combout )) # (!\DP|registers|u3|Mux14~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|u3|Mux14~1_combout  & (\DP|registers|r1|read 
// [31])))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|u3|Mux14~1_combout ),
	.datac(\DP|registers|r1|read [31]),
	.datad(\DP|registers|u3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux0~2 .lut_mask = 16'hEA62;
defparam \DP|registers|u3|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux0~3 (
// Equation(s):
// \DP|registers|u3|Mux0~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux0~2_combout  & (\DP|registers|r3|read [31])) # (!\DP|registers|u3|Mux0~2_combout  & ((\DP|registers|r2|read [31]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux0~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r3|read [31]),
	.datac(\DP|registers|r2|read [31]),
	.datad(\DP|registers|u3|Mux0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux0~3 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux0~6 (
// Equation(s):
// \DP|registers|u3|Mux0~6_combout  = (\DP|instructions|instructionMemory|Equal6~0_combout  & (\DP|registers|u3|Mux0~5_combout )) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout  & 
// (\DP|registers|u3|Mux0~5_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u3|Mux0~3_combout )))))

	.dataa(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datab(\DP|registers|u3|Mux0~5_combout ),
	.datac(\DP|registers|u3|Mux0~3_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux0~6 .lut_mask = 16'hCCD8;
defparam \DP|registers|u3|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
fiftyfivenm_lcell_comb \DP|op2Mux|out[30]~70 (
// Equation(s):
// \DP|op2Mux|out[30]~70_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [1] & ((\CU|immSel [0])))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux1~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [1]),
	.datac(\DP|registers|u3|Mux1~11_combout ),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|op2Mux|out[30]~70_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[30]~70 .lut_mask = 16'hD850;
defparam \DP|op2Mux|out[30]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
fiftyfivenm_lcell_comb \DP|logic|Mux1~2 (
// Equation(s):
// \DP|logic|Mux1~2_combout  = (\DP|registers|u2|Mux1~12_combout  & ((\DP|logic|Mux19~3_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|op2Mux|out[30]~70_combout )))) # (!\DP|registers|u2|Mux1~12_combout  & (((\DP|logic|Mux19~3_combout  & 
// \DP|op2Mux|out[30]~70_combout )) # (!\DP|logic|Mux19~2_combout )))

	.dataa(\DP|registers|u2|Mux1~12_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|op2Mux|out[30]~70_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux1~2 .lut_mask = 16'hED8D;
defparam \DP|logic|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
fiftyfivenm_lcell_comb \DP|logic|Mux1~3 (
// Equation(s):
// \DP|logic|Mux1~3_combout  = \DP|logic|Mux1~2_combout  $ (((\CU|ALUsrc~combout  & (!\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((!\DP|registers|u3|Mux1~11_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux1~11_combout ),
	.datad(\DP|logic|Mux1~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux1~3 .lut_mask = 16'hB847;
defparam \DP|logic|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
fiftyfivenm_lcell_comb \DP|logic|Mux1~4 (
// Equation(s):
// \DP|logic|Mux1~4_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux2~11_combout ) # ((!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux19~5_combout  & \DP|registers|u2|Mux0~17_combout ))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux2~11_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|registers|u2|Mux0~17_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux1~4 .lut_mask = 16'hDA8A;
defparam \DP|logic|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
fiftyfivenm_lcell_comb \DP|logic|Mux1~5 (
// Equation(s):
// \DP|logic|Mux1~5_combout  = (\DP|logic|Mux1~2_combout  & (\DP|logic|Mux1~4_combout  $ (((\DP|logic|Mux1~3_combout ) # (\DP|logic|Mux19~5_combout ))))) # (!\DP|logic|Mux1~2_combout  & (\DP|logic|Mux1~4_combout  & ((\DP|logic|Mux1~3_combout ) # 
// (\DP|logic|Mux19~5_combout ))))

	.dataa(\DP|logic|Mux1~2_combout ),
	.datab(\DP|logic|Mux1~3_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux1~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux1~5 .lut_mask = 16'h56A8;
defparam \DP|logic|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
fiftyfivenm_lcell_comb \DP|logic|Mux1~6 (
// Equation(s):
// \DP|logic|Mux1~6_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux1~2_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout ) # (\DP|logic|Mux1~2_combout  $ (\DP|logic|Mux1~5_combout ))))

	.dataa(\DP|logic|Mux1~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux1~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux1~6 .lut_mask = 16'hADAE;
defparam \DP|logic|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
fiftyfivenm_lcell_comb \DP|logic|Mux1~7 (
// Equation(s):
// \DP|logic|Mux1~7_combout  = (\DP|logic|Mux1~6_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~93_combout ) # (!\DP|logic|Mux19~3_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Add0~93_combout ),
	.datad(\DP|logic|Mux1~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux1~7 .lut_mask = 16'hFB00;
defparam \DP|logic|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
fiftyfivenm_lcell_comb \DP|outMux|out[30]~30 (
// Equation(s):
// \DP|outMux|out[30]~30_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a30 )) # (!\CU|WB~combout  & ((\DP|logic|Mux1~7_combout )))

	.dataa(\CU|WB~combout ),
	.datab(gnd),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\DP|logic|Mux1~7_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[30]~30 .lut_mask = 16'hF5A0;
defparam \DP|outMux|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
fiftyfivenm_lcell_comb \DP|registers|r3|read[30]~feeder (
// Equation(s):
// \DP|registers|r3|read[30]~feeder_combout  = \DP|outMux|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r3|read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r3|read[30]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r3|read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N3
dffeas \DP|registers|r3|read[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r3|read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[30] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux1~7 (
// Equation(s):
// \DP|registers|u3|Mux1~7_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [30] & ((!\DP|instructions|instructionMemory|WideOr1~combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & 
// (((\DP|registers|r5|read [30]) # (\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r4|read [30]),
	.datab(\DP|registers|r5|read [30]),
	.datac(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux1~7 .lut_mask = 16'h0FAC;
defparam \DP|registers|u3|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux1~8 (
// Equation(s):
// \DP|registers|u3|Mux1~8_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|u3|Mux1~7_combout  & (\DP|registers|r7|read [30])) # (!\DP|registers|u3|Mux1~7_combout  & ((\DP|registers|r6|read [30]))))) # 
// (!\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|u3|Mux1~7_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|registers|r7|read [30]),
	.datac(\DP|registers|u3|Mux1~7_combout ),
	.datad(\DP|registers|r6|read [30]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux1~8 .lut_mask = 16'hDAD0;
defparam \DP|registers|u3|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux1~9 (
// Equation(s):
// \DP|registers|u3|Mux1~9_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & (\DP|registers|u3|Mux1~8_combout )) # (!\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|r1|read [30]))))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|u3|Mux1~8_combout ),
	.datac(\DP|registers|r1|read [30]),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux1~9 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux1~10 (
// Equation(s):
// \DP|registers|u3|Mux1~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux1~9_combout  & (\DP|registers|r3|read [30])) # (!\DP|registers|u3|Mux1~9_combout  & ((\DP|registers|r2|read [30]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux1~9_combout ))))

	.dataa(\DP|registers|r3|read [30]),
	.datab(\DP|registers|u3|Mux14~0_combout ),
	.datac(\DP|registers|r2|read [30]),
	.datad(\DP|registers|u3|Mux1~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux1~10 .lut_mask = 16'hBBC0;
defparam \DP|registers|u3|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux1~6 (
// Equation(s):
// \DP|registers|u3|Mux1~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r30|read [30]))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r31|read [30]))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r31|read [30]),
	.datad(\DP|registers|r30|read [30]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux1~6 .lut_mask = 16'hFC30;
defparam \DP|registers|u3|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux1~11 (
// Equation(s):
// \DP|registers|u3|Mux1~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux1~6_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// (\DP|registers|u3|Mux1~10_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux1~10_combout ),
	.datad(\DP|registers|u3|Mux1~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux1~11 .lut_mask = 16'hDC10;
defparam \DP|registers|u3|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
fiftyfivenm_lcell_comb \DP|op2Mux|out[29]~69 (
// Equation(s):
// \DP|op2Mux|out[29]~69_combout  = (\CU|ALUsrc~combout  & (((\CU|immSel [1] & \CU|immSel [0])))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux2~6_combout ))

	.dataa(\DP|registers|u3|Mux2~6_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|immSel [1]),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|op2Mux|out[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[29]~69 .lut_mask = 16'hE222;
defparam \DP|op2Mux|out[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
fiftyfivenm_lcell_comb \DP|logic|Mux2~2 (
// Equation(s):
// \DP|logic|Mux2~2_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|registers|u2|Mux2~11_combout  & ((\DP|op2Mux|out[29]~69_combout ) # (\DP|logic|Mux19~3_combout ))) # (!\DP|registers|u2|Mux2~11_combout  & (\DP|op2Mux|out[29]~69_combout  & 
// \DP|logic|Mux19~3_combout )))) # (!\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux19~3_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|registers|u2|Mux2~11_combout ),
	.datac(\DP|op2Mux|out[29]~69_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux2~2 .lut_mask = 16'hFD80;
defparam \DP|logic|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
fiftyfivenm_lcell_comb \DP|logic|Mux2~0 (
// Equation(s):
// \DP|logic|Mux2~0_combout  = (\DP|logic|Mux19~4_combout  & (!\DP|logic|Mux19~5_combout  & (\DP|op2Mux|out[29]~69_combout  $ (\DP|registers|u2|Mux2~11_combout )))) # (!\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # 
// ((!\DP|op2Mux|out[29]~69_combout  & !\DP|registers|u2|Mux2~11_combout ))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|op2Mux|out[29]~69_combout ),
	.datad(\DP|registers|u2|Mux2~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux2~0 .lut_mask = 16'h4665;
defparam \DP|logic|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
fiftyfivenm_lcell_comb \DP|logic|Mux2~1 (
// Equation(s):
// \DP|logic|Mux2~1_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux2~0_combout  & ((\DP|registers|u2|Mux1~12_combout ))) # (!\DP|logic|Mux2~0_combout  & (\DP|registers|u2|Mux3~12_combout )))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux2~0_combout ))))

	.dataa(\DP|registers|u2|Mux3~12_combout ),
	.datab(\DP|registers|u2|Mux1~12_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux2~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux2~1 .lut_mask = 16'hCFA0;
defparam \DP|logic|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
fiftyfivenm_lcell_comb \DP|logic|Mux2~3 (
// Equation(s):
// \DP|logic|Mux2~3_combout  = (\DP|logic|Mux2~2_combout  & (((\DP|logic|Add0~90_combout ) # (\DP|logic|Mux19~2_combout )))) # (!\DP|logic|Mux2~2_combout  & (\DP|logic|Mux2~1_combout  & ((!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|logic|Mux2~2_combout ),
	.datab(\DP|logic|Mux2~1_combout ),
	.datac(\DP|logic|Add0~90_combout ),
	.datad(\DP|logic|Mux19~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux2~3 .lut_mask = 16'hAAE4;
defparam \DP|logic|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
fiftyfivenm_lcell_comb \DP|outMux|out[29]~29 (
// Equation(s):
// \DP|outMux|out[29]~29_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a29 )) # (!\CU|WB~combout  & ((\DP|logic|Mux2~3_combout )))

	.dataa(\CU|WB~combout ),
	.datab(gnd),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\DP|logic|Mux2~3_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[29]~29 .lut_mask = 16'hF5A0;
defparam \DP|outMux|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N7
dffeas \DP|registers|r30|read[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[29] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux2~4 (
// Equation(s):
// \DP|registers|u3|Mux2~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|r30|read [29] & \DP|instructions|instructionMemory|WideNor0~2_combout )) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|registers|r30|read [29]),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux2~4 .lut_mask = 16'h80F0;
defparam \DP|registers|u3|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux2~5 (
// Equation(s):
// \DP|registers|u3|Mux2~5_combout  = (\DP|registers|u3|Mux2~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [29]))))

	.dataa(\DP|registers|u3|Mux2~4_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [29]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux2~5 .lut_mask = 16'hAA80;
defparam \DP|registers|u3|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux2~0 (
// Equation(s):
// \DP|registers|u3|Mux2~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & (\DP|registers|r6|read [29])) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|registers|r4|read [29]))))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r6|read [29]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r4|read [29]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux2~0 .lut_mask = 16'hBBC0;
defparam \DP|registers|u3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux2~1 (
// Equation(s):
// \DP|registers|u3|Mux2~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux2~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux2~0_combout  & (\DP|registers|r7|read [29])) 
// # (!\DP|registers|u3|Mux2~0_combout  & ((\DP|registers|r5|read [29])))))

	.dataa(\DP|registers|r7|read [29]),
	.datab(\DP|registers|r5|read [29]),
	.datac(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datad(\DP|registers|u3|Mux2~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux2~1 .lut_mask = 16'hFA0C;
defparam \DP|registers|u3|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux2~2 (
// Equation(s):
// \DP|registers|u3|Mux2~2_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux2~1_combout )) # (!\DP|registers|u3|Mux14~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|u3|Mux14~1_combout  & (\DP|registers|r1|read 
// [29])))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|u3|Mux14~1_combout ),
	.datac(\DP|registers|r1|read [29]),
	.datad(\DP|registers|u3|Mux2~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux2~2 .lut_mask = 16'hEA62;
defparam \DP|registers|u3|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux2~3 (
// Equation(s):
// \DP|registers|u3|Mux2~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux2~2_combout  & (\DP|registers|r3|read [29])) # (!\DP|registers|u3|Mux2~2_combout  & ((\DP|registers|r2|read [29]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux2~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r3|read [29]),
	.datac(\DP|registers|r2|read [29]),
	.datad(\DP|registers|u3|Mux2~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux2~3 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux2~6 (
// Equation(s):
// \DP|registers|u3|Mux2~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux2~5_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal6~0_combout  & 
// (\DP|registers|u3|Mux2~5_combout )) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & ((\DP|registers|u3|Mux2~3_combout )))))

	.dataa(\DP|registers|u3|Mux2~5_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux2~3_combout ),
	.datad(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux2~6 .lut_mask = 16'hAAB8;
defparam \DP|registers|u3|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
fiftyfivenm_lcell_comb \DP|op2Mux|out[28]~68 (
// Equation(s):
// \DP|op2Mux|out[28]~68_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & (\CU|immSel [1]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux3~11_combout ))))

	.dataa(\CU|immSel [0]),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|immSel [1]),
	.datad(\DP|registers|u3|Mux3~11_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[28]~68 .lut_mask = 16'hB380;
defparam \DP|op2Mux|out[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
fiftyfivenm_lcell_comb \DP|logic|Mux3~2 (
// Equation(s):
// \DP|logic|Mux3~2_combout  = (\DP|registers|u2|Mux3~12_combout  & ((\DP|logic|Mux19~3_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|op2Mux|out[28]~68_combout )))) # (!\DP|registers|u2|Mux3~12_combout  & (((\DP|logic|Mux19~3_combout  & 
// \DP|op2Mux|out[28]~68_combout )) # (!\DP|logic|Mux19~2_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|registers|u2|Mux3~12_combout ),
	.datad(\DP|op2Mux|out[28]~68_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux3~2 .lut_mask = 16'hEBA3;
defparam \DP|logic|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
fiftyfivenm_lcell_comb \DP|logic|Mux3~4 (
// Equation(s):
// \DP|logic|Mux3~4_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux4~11_combout ))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux2~11_combout )))) # (!\DP|logic|Mux19~5_combout  & 
// (\DP|logic|Mux19~4_combout ))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux2~11_combout ),
	.datad(\DP|registers|u2|Mux4~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux3~4 .lut_mask = 16'hEC64;
defparam \DP|logic|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
fiftyfivenm_lcell_comb \DP|logic|Mux3~3 (
// Equation(s):
// \DP|logic|Mux3~3_combout  = \DP|logic|Mux3~2_combout  $ (((\CU|ALUsrc~combout  & (!\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((!\DP|registers|u3|Mux3~11_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|logic|Mux3~2_combout ),
	.datad(\DP|registers|u3|Mux3~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux3~3 .lut_mask = 16'hB487;
defparam \DP|logic|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
fiftyfivenm_lcell_comb \DP|logic|Mux3~5 (
// Equation(s):
// \DP|logic|Mux3~5_combout  = (\DP|logic|Mux3~2_combout  & (\DP|logic|Mux3~4_combout  $ (((\DP|logic|Mux3~3_combout ) # (\DP|logic|Mux19~5_combout ))))) # (!\DP|logic|Mux3~2_combout  & (\DP|logic|Mux3~4_combout  & ((\DP|logic|Mux3~3_combout ) # 
// (\DP|logic|Mux19~5_combout ))))

	.dataa(\DP|logic|Mux3~2_combout ),
	.datab(\DP|logic|Mux3~4_combout ),
	.datac(\DP|logic|Mux3~3_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux3~5 .lut_mask = 16'h6668;
defparam \DP|logic|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
fiftyfivenm_lcell_comb \DP|logic|Mux3~6 (
// Equation(s):
// \DP|logic|Mux3~6_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux3~2_combout )))) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout ) # (\DP|logic|Mux3~2_combout  $ (\DP|logic|Mux3~5_combout ))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux3~2_combout ),
	.datad(\DP|logic|Mux3~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux3~6 .lut_mask = 16'hE3F2;
defparam \DP|logic|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
fiftyfivenm_lcell_comb \DP|logic|Mux3~7 (
// Equation(s):
// \DP|logic|Mux3~7_combout  = (\DP|logic|Mux3~6_combout  & (((\DP|logic|Mux19~2_combout ) # (\DP|logic|Add0~87_combout )) # (!\DP|logic|Mux19~3_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux3~6_combout ),
	.datad(\DP|logic|Add0~87_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux3~7 .lut_mask = 16'hF0D0;
defparam \DP|logic|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
fiftyfivenm_lcell_comb \DP|outMux|out[28]~28 (
// Equation(s):
// \DP|outMux|out[28]~28_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a28 )) # (!\CU|WB~combout  & ((\DP|logic|Mux3~7_combout )))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\DP|logic|Mux3~7_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[28]~28 .lut_mask = 16'hF3C0;
defparam \DP|outMux|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N17
dffeas \DP|registers|r30|read[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[28] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
fiftyfivenm_lcell_comb \DP|registers|u3|Mux3~6 (
// Equation(s):
// \DP|registers|u3|Mux3~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r30|read [28])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r31|read [28])))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(gnd),
	.datac(\DP|registers|r30|read [28]),
	.datad(\DP|registers|r31|read [28]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux3~6 .lut_mask = 16'hF5A0;
defparam \DP|registers|u3|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux3~7 (
// Equation(s):
// \DP|registers|u3|Mux3~7_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|r4|read [28] & !\DP|instructions|instructionMemory|WideOr1~combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & 
// ((\DP|registers|r5|read [28]) # ((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r5|read [28]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r4|read [28]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux3~7 .lut_mask = 16'h33E2;
defparam \DP|registers|u3|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux3~8 (
// Equation(s):
// \DP|registers|u3|Mux3~8_combout  = (\DP|registers|u3|Mux3~7_combout  & ((\DP|registers|r7|read [28]) # ((!\DP|instructions|instructionMemory|WideOr1~combout )))) # (!\DP|registers|u3|Mux3~7_combout  & (((\DP|registers|r6|read [28] & 
// \DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r7|read [28]),
	.datab(\DP|registers|r6|read [28]),
	.datac(\DP|registers|u3|Mux3~7_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux3~8 .lut_mask = 16'hACF0;
defparam \DP|registers|u3|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux3~9 (
// Equation(s):
// \DP|registers|u3|Mux3~9_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux3~8_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [28])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|r1|read [28]),
	.datac(\DP|registers|u3|Mux3~8_combout ),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux3~9 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux3~10 (
// Equation(s):
// \DP|registers|u3|Mux3~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux3~9_combout  & (\DP|registers|r3|read [28])) # (!\DP|registers|u3|Mux3~9_combout  & ((\DP|registers|r2|read [28]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux3~9_combout ))))

	.dataa(\DP|registers|r3|read [28]),
	.datab(\DP|registers|u3|Mux14~0_combout ),
	.datac(\DP|registers|r2|read [28]),
	.datad(\DP|registers|u3|Mux3~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux3~10 .lut_mask = 16'hBBC0;
defparam \DP|registers|u3|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux3~11 (
// Equation(s):
// \DP|registers|u3|Mux3~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux3~6_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// ((\DP|registers|u3|Mux3~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux3~6_combout ),
	.datad(\DP|registers|u3|Mux3~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux3~11 .lut_mask = 16'hD1C0;
defparam \DP|registers|u3|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
fiftyfivenm_lcell_comb \DP|op2Mux|out[27]~67 (
// Equation(s):
// \DP|op2Mux|out[27]~67_combout  = (\CU|ALUsrc~combout  & (((\CU|immSel [1] & \CU|immSel [0])))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux4~6_combout ))

	.dataa(\DP|registers|u3|Mux4~6_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|immSel [1]),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|op2Mux|out[27]~67_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[27]~67 .lut_mask = 16'hE222;
defparam \DP|op2Mux|out[27]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
fiftyfivenm_lcell_comb \DP|logic|Mux4~5 (
// Equation(s):
// \DP|logic|Mux4~5_combout  = (\DP|op2Mux|out[27]~67_combout  & ((\DP|logic|Mux19~3_combout ) # (\DP|registers|u2|Mux4~11_combout ))) # (!\DP|op2Mux|out[27]~67_combout  & (\DP|logic|Mux19~3_combout  & \DP|registers|u2|Mux4~11_combout ))

	.dataa(\DP|op2Mux|out[27]~67_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux4~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux4~5 .lut_mask = 16'hEE88;
defparam \DP|logic|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
fiftyfivenm_lcell_comb \DP|logic|Mux4~4 (
// Equation(s):
// \DP|logic|Mux4~4_combout  = (\DP|logic|Mux19~3_combout ) # ((\DP|logic|Mux19~5_combout ) # (\DP|op2Mux|out[27]~67_combout  $ (\DP|registers|u2|Mux4~11_combout )))

	.dataa(\DP|op2Mux|out[27]~67_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|registers|u2|Mux4~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux4~4 .lut_mask = 16'hFDFE;
defparam \DP|logic|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
fiftyfivenm_lcell_comb \DP|logic|Mux4~2 (
// Equation(s):
// \DP|logic|Mux4~2_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux5~12_combout )) # (!\DP|logic|Mux19~5_combout ))) # (!\DP|logic|Mux19~4_combout  & (\DP|logic|Mux19~5_combout  & (\DP|registers|u2|Mux3~12_combout )))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux3~12_combout ),
	.datad(\DP|registers|u2|Mux5~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux4~2 .lut_mask = 16'hEA62;
defparam \DP|logic|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
fiftyfivenm_lcell_comb \DP|logic|Mux4~3 (
// Equation(s):
// \DP|logic|Mux4~3_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~84_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux4~2_combout ))

	.dataa(\DP|logic|Mux4~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(gnd),
	.datad(\DP|logic|Add0~84_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux4~3 .lut_mask = 16'hEE22;
defparam \DP|logic|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
fiftyfivenm_lcell_comb \DP|logic|Mux4~6 (
// Equation(s):
// \DP|logic|Mux4~6_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux4~5_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux4~4_combout  & ((\DP|logic|Mux4~3_combout ))) # (!\DP|logic|Mux4~4_combout  & (!\DP|logic|Mux4~5_combout  & 
// !\DP|logic|Mux4~3_combout ))))

	.dataa(\DP|logic|Mux4~5_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux4~4_combout ),
	.datad(\DP|logic|Mux4~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux4~6 .lut_mask = 16'hB889;
defparam \DP|logic|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
fiftyfivenm_lcell_comb \DP|outMux|out[27]~27 (
// Equation(s):
// \DP|outMux|out[27]~27_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a27 )) # (!\CU|WB~combout  & ((\DP|logic|Mux4~6_combout )))

	.dataa(\CU|WB~combout ),
	.datab(\DP|memory|memory_rtl_0|auto_generated|ram_block1a27 ),
	.datac(gnd),
	.datad(\DP|logic|Mux4~6_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[27]~27 .lut_mask = 16'hDD88;
defparam \DP|outMux|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N13
dffeas \DP|registers|r30|read[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[27] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux4~4 (
// Equation(s):
// \DP|registers|u3|Mux4~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [27])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r30|read [27]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux4~4 .lut_mask = 16'hB300;
defparam \DP|registers|u3|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux4~5 (
// Equation(s):
// \DP|registers|u3|Mux4~5_combout  = (\DP|registers|u3|Mux4~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [27]))))

	.dataa(\DP|registers|u3|Mux4~4_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datad(\DP|registers|r31|read [27]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux4~5 .lut_mask = 16'hA8A0;
defparam \DP|registers|u3|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux4~0 (
// Equation(s):
// \DP|registers|u3|Mux4~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|r6|read [27]))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// (\DP|registers|r4|read [27])))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r4|read [27]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r6|read [27]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux4~0 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux4~1 (
// Equation(s):
// \DP|registers|u3|Mux4~1_combout  = (\DP|registers|u3|Mux4~0_combout  & ((\DP|registers|r7|read [27]) # ((\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|registers|u3|Mux4~0_combout  & (((\DP|registers|r5|read [27] & 
// !\DP|instructions|instructionMemory|WideOr2~combout ))))

	.dataa(\DP|registers|u3|Mux4~0_combout ),
	.datab(\DP|registers|r7|read [27]),
	.datac(\DP|registers|r5|read [27]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux4~1 .lut_mask = 16'hAAD8;
defparam \DP|registers|u3|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux4~2 (
// Equation(s):
// \DP|registers|u3|Mux4~2_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux4~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [27])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|r1|read [27]),
	.datac(\DP|registers|u3|Mux14~2_combout ),
	.datad(\DP|registers|u3|Mux4~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux4~2 .lut_mask = 16'hF858;
defparam \DP|registers|u3|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux4~3 (
// Equation(s):
// \DP|registers|u3|Mux4~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux4~2_combout  & ((\DP|registers|r3|read [27]))) # (!\DP|registers|u3|Mux4~2_combout  & (\DP|registers|r2|read [27])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux4~2_combout ))))

	.dataa(\DP|registers|r2|read [27]),
	.datab(\DP|registers|u3|Mux14~0_combout ),
	.datac(\DP|registers|r3|read [27]),
	.datad(\DP|registers|u3|Mux4~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux4~3 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux4~6 (
// Equation(s):
// \DP|registers|u3|Mux4~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux4~5_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal6~0_combout  & 
// (\DP|registers|u3|Mux4~5_combout )) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & ((\DP|registers|u3|Mux4~3_combout )))))

	.dataa(\DP|registers|u3|Mux4~5_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux4~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux4~6 .lut_mask = 16'hABA8;
defparam \DP|registers|u3|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
fiftyfivenm_lcell_comb \DP|op2Mux|out[26]~66 (
// Equation(s):
// \DP|op2Mux|out[26]~66_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & (\CU|immSel [1]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux5~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [0]),
	.datac(\CU|immSel [1]),
	.datad(\DP|registers|u3|Mux5~11_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[26]~66_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[26]~66 .lut_mask = 16'hD580;
defparam \DP|op2Mux|out[26]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
fiftyfivenm_lcell_comb \DP|logic|Mux5~13 (
// Equation(s):
// \DP|logic|Mux5~13_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & (\CU|immSel [1]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux5~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [0]),
	.datac(\CU|immSel [1]),
	.datad(\DP|registers|u3|Mux5~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux5~13 .lut_mask = 16'hD580;
defparam \DP|logic|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
fiftyfivenm_lcell_comb \DP|logic|Mux5~4 (
// Equation(s):
// \DP|logic|Mux5~4_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux6~11_combout )) # (!\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux4~11_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (\DP|logic|Mux19~4_combout ))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux6~11_combout ),
	.datad(\DP|registers|u2|Mux4~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux5~4 .lut_mask = 16'hE6C4;
defparam \DP|logic|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
fiftyfivenm_lcell_comb \DP|logic|Mux5~5 (
// Equation(s):
// \DP|logic|Mux5~5_combout  = (\DP|registers|u2|Mux5~12_combout  & (\DP|logic|Mux5~4_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|logic|Mux5~13_combout )))) # (!\DP|registers|u2|Mux5~12_combout  & (\DP|logic|Mux5~4_combout  $ 
// (((!\DP|logic|Mux5~13_combout  & !\DP|logic|Mux19~5_combout )))))

	.dataa(\DP|registers|u2|Mux5~12_combout ),
	.datab(\DP|logic|Mux5~13_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux5~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux5~5 .lut_mask = 16'hF601;
defparam \DP|logic|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
fiftyfivenm_lcell_comb \DP|logic|Mux5~6 (
// Equation(s):
// \DP|logic|Mux5~6_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~81_combout )))) # (!\DP|logic|Mux19~3_combout  & (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux5~5_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux5~5_combout ),
	.datad(\DP|logic|Add0~81_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux5~6 .lut_mask = 16'hBA98;
defparam \DP|logic|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
fiftyfivenm_lcell_comb \DP|logic|Mux5~7 (
// Equation(s):
// \DP|logic|Mux5~7_combout  = (\DP|op2Mux|out[26]~66_combout  & ((\DP|logic|Mux5~6_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|registers|u2|Mux5~12_combout )))) # (!\DP|op2Mux|out[26]~66_combout  & (\DP|logic|Mux5~6_combout  & 
// ((\DP|registers|u2|Mux5~12_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|op2Mux|out[26]~66_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|registers|u2|Mux5~12_combout ),
	.datad(\DP|logic|Mux5~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux5~7 .lut_mask = 16'hFB80;
defparam \DP|logic|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
fiftyfivenm_lcell_comb \DP|outMux|out[26]~26 (
// Equation(s):
// \DP|outMux|out[26]~26_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a26 )) # (!\CU|WB~combout  & ((\DP|logic|Mux5~7_combout )))

	.dataa(\CU|WB~combout ),
	.datab(\DP|memory|memory_rtl_0|auto_generated|ram_block1a26 ),
	.datac(gnd),
	.datad(\DP|logic|Mux5~7_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[26]~26 .lut_mask = 16'hDD88;
defparam \DP|outMux|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N3
dffeas \DP|registers|r30|read[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[26] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux5~6 (
// Equation(s):
// \DP|registers|u3|Mux5~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r30|read [26])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r31|read [26])))

	.dataa(gnd),
	.datab(\DP|registers|r30|read [26]),
	.datac(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datad(\DP|registers|r31|read [26]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux5~6 .lut_mask = 16'hCFC0;
defparam \DP|registers|u3|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux5~7 (
// Equation(s):
// \DP|registers|u3|Mux5~7_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [26] & ((!\DP|instructions|instructionMemory|WideOr1~combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & 
// (((\DP|registers|r5|read [26]) # (\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r4|read [26]),
	.datab(\DP|registers|r5|read [26]),
	.datac(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux5~7 .lut_mask = 16'h0FAC;
defparam \DP|registers|u3|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
fiftyfivenm_lcell_comb \DP|registers|u3|Mux5~8 (
// Equation(s):
// \DP|registers|u3|Mux5~8_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|u3|Mux5~7_combout  & (\DP|registers|r7|read [26])) # (!\DP|registers|u3|Mux5~7_combout  & ((\DP|registers|r6|read [26]))))) # 
// (!\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|u3|Mux5~7_combout ))))

	.dataa(\DP|registers|r7|read [26]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r6|read [26]),
	.datad(\DP|registers|u3|Mux5~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux5~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u3|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux5~9 (
// Equation(s):
// \DP|registers|u3|Mux5~9_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux5~8_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [26])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|r1|read [26]),
	.datab(\DP|registers|u3|Mux14~1_combout ),
	.datac(\DP|registers|u3|Mux5~8_combout ),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux5~9 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux5~10 (
// Equation(s):
// \DP|registers|u3|Mux5~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux5~9_combout  & ((\DP|registers|r3|read [26]))) # (!\DP|registers|u3|Mux5~9_combout  & (\DP|registers|r2|read [26])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux5~9_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r2|read [26]),
	.datac(\DP|registers|r3|read [26]),
	.datad(\DP|registers|u3|Mux5~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux5~10 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux5~11 (
// Equation(s):
// \DP|registers|u3|Mux5~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux5~6_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (((!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// \DP|registers|u3|Mux5~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|registers|u3|Mux5~6_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux5~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux5~11 .lut_mask = 16'h8D88;
defparam \DP|registers|u3|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
fiftyfivenm_lcell_comb \DP|op2Mux|out[25]~65 (
// Equation(s):
// \DP|op2Mux|out[25]~65_combout  = (\CU|ALUsrc~combout  & (((\CU|immSel [1] & \CU|immSel [0])))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux6~6_combout ))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u3|Mux6~6_combout ),
	.datac(\CU|immSel [1]),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|op2Mux|out[25]~65_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[25]~65 .lut_mask = 16'hE444;
defparam \DP|op2Mux|out[25]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
fiftyfivenm_lcell_comb \DP|logic|Mux6~2 (
// Equation(s):
// \DP|logic|Mux6~2_combout  = (\DP|logic|Mux19~5_combout ) # ((\DP|logic|Mux19~3_combout ) # (\DP|registers|u2|Mux6~11_combout  $ (\DP|op2Mux|out[25]~65_combout )))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|registers|u2|Mux6~11_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|op2Mux|out[25]~65_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux6~2 .lut_mask = 16'hFBFE;
defparam \DP|logic|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
fiftyfivenm_lcell_comb \DP|logic|Mux6~3 (
// Equation(s):
// \DP|logic|Mux6~3_combout  = (\DP|registers|u2|Mux6~11_combout  & ((\DP|logic|Mux19~3_combout ) # (\DP|op2Mux|out[25]~65_combout ))) # (!\DP|registers|u2|Mux6~11_combout  & (\DP|logic|Mux19~3_combout  & \DP|op2Mux|out[25]~65_combout ))

	.dataa(gnd),
	.datab(\DP|registers|u2|Mux6~11_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|op2Mux|out[25]~65_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux6~3 .lut_mask = 16'hFCC0;
defparam \DP|logic|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
fiftyfivenm_lcell_comb \DP|logic|Mux6~0 (
// Equation(s):
// \DP|logic|Mux6~0_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux7~12_combout ) # (!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux5~12_combout  & (\DP|logic|Mux19~5_combout )))

	.dataa(\DP|registers|u2|Mux5~12_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|registers|u2|Mux7~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux6~0 .lut_mask = 16'hEC2C;
defparam \DP|logic|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
fiftyfivenm_lcell_comb \DP|logic|Mux6~1 (
// Equation(s):
// \DP|logic|Mux6~1_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~78_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux6~0_combout ))

	.dataa(gnd),
	.datab(\DP|logic|Mux6~0_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|logic|Add0~78_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux6~1 .lut_mask = 16'hFC0C;
defparam \DP|logic|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
fiftyfivenm_lcell_comb \DP|logic|Mux6~4 (
// Equation(s):
// \DP|logic|Mux6~4_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux6~3_combout )))) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux6~2_combout  & ((\DP|logic|Mux6~1_combout ))) # (!\DP|logic|Mux6~2_combout  & (!\DP|logic|Mux6~3_combout  & 
// !\DP|logic|Mux6~1_combout ))))

	.dataa(\DP|logic|Mux6~2_combout ),
	.datab(\DP|logic|Mux6~3_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux6~1_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux6~4 .lut_mask = 16'hCAC1;
defparam \DP|logic|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
fiftyfivenm_lcell_comb \DP|outMux|out[25]~25 (
// Equation(s):
// \DP|outMux|out[25]~25_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a25 )) # (!\CU|WB~combout  & ((\DP|logic|Mux6~4_combout )))

	.dataa(gnd),
	.datab(\DP|memory|memory_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\CU|WB~combout ),
	.datad(\DP|logic|Mux6~4_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[25]~25 .lut_mask = 16'hCFC0;
defparam \DP|outMux|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
fiftyfivenm_lcell_comb \DP|registers|r31|read[25]~feeder (
// Equation(s):
// \DP|registers|r31|read[25]~feeder_combout  = \DP|outMux|out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[25]~25_combout ),
	.cin(gnd),
	.combout(\DP|registers|r31|read[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r31|read[25]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r31|read[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N19
dffeas \DP|registers|r31|read[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r31|read[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[25] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux6~4 (
// Equation(s):
// \DP|registers|u3|Mux6~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [25])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [25]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux6~4 .lut_mask = 16'hD500;
defparam \DP|registers|u3|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux6~5 (
// Equation(s):
// \DP|registers|u3|Mux6~5_combout  = (\DP|registers|u3|Mux6~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [25]))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [25]),
	.datad(\DP|registers|u3|Mux6~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux6~5 .lut_mask = 16'hEA00;
defparam \DP|registers|u3|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux6~0 (
// Equation(s):
// \DP|registers|u3|Mux6~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & (\DP|registers|r6|read [25])) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|registers|r4|read [25]))))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r6|read [25]),
	.datac(\DP|registers|r4|read [25]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux6~0 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
fiftyfivenm_lcell_comb \DP|registers|u3|Mux6~1 (
// Equation(s):
// \DP|registers|u3|Mux6~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux6~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux6~0_combout  & ((\DP|registers|r7|read 
// [25]))) # (!\DP|registers|u3|Mux6~0_combout  & (\DP|registers|r5|read [25]))))

	.dataa(\DP|registers|r5|read [25]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r7|read [25]),
	.datad(\DP|registers|u3|Mux6~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux6~1 .lut_mask = 16'hFC22;
defparam \DP|registers|u3|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux6~2 (
// Equation(s):
// \DP|registers|u3|Mux6~2_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux6~1_combout )) # (!\DP|registers|u3|Mux14~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|u3|Mux14~1_combout  & (\DP|registers|r1|read 
// [25])))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|u3|Mux14~1_combout ),
	.datac(\DP|registers|r1|read [25]),
	.datad(\DP|registers|u3|Mux6~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux6~2 .lut_mask = 16'hEA62;
defparam \DP|registers|u3|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux6~3 (
// Equation(s):
// \DP|registers|u3|Mux6~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux6~2_combout  & (\DP|registers|r3|read [25])) # (!\DP|registers|u3|Mux6~2_combout  & ((\DP|registers|r2|read [25]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux6~2_combout ))))

	.dataa(\DP|registers|r3|read [25]),
	.datab(\DP|registers|u3|Mux14~0_combout ),
	.datac(\DP|registers|r2|read [25]),
	.datad(\DP|registers|u3|Mux6~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux6~3 .lut_mask = 16'hBBC0;
defparam \DP|registers|u3|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux6~6 (
// Equation(s):
// \DP|registers|u3|Mux6~6_combout  = (\DP|instructions|instructionMemory|Equal6~0_combout  & (((\DP|registers|u3|Mux6~5_combout )))) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout  & 
// (\DP|registers|u3|Mux6~5_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u3|Mux6~3_combout )))))

	.dataa(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux6~5_combout ),
	.datad(\DP|registers|u3|Mux6~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux6~6 .lut_mask = 16'hF1E0;
defparam \DP|registers|u3|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
fiftyfivenm_lcell_comb \DP|op2Mux|out[24]~64 (
// Equation(s):
// \DP|op2Mux|out[24]~64_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [1] & ((\CU|immSel [0])))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux7~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [1]),
	.datac(\DP|registers|u3|Mux7~11_combout ),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|op2Mux|out[24]~64_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[24]~64 .lut_mask = 16'hD850;
defparam \DP|op2Mux|out[24]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
fiftyfivenm_lcell_comb \DP|logic|Mux7~12 (
// Equation(s):
// \DP|logic|Mux7~12_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & (\CU|immSel [1]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux7~11_combout ))))

	.dataa(\CU|immSel [0]),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|immSel [1]),
	.datad(\DP|registers|u3|Mux7~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux7~12 .lut_mask = 16'hB380;
defparam \DP|logic|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
fiftyfivenm_lcell_comb \DP|logic|Mux7~4 (
// Equation(s):
// \DP|logic|Mux7~4_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux8~11_combout ) # (!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux6~11_combout  & ((\DP|logic|Mux19~5_combout ))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux6~11_combout ),
	.datac(\DP|registers|u2|Mux8~11_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux7~4 .lut_mask = 16'hE4AA;
defparam \DP|logic|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
fiftyfivenm_lcell_comb \DP|logic|Mux7~5 (
// Equation(s):
// \DP|logic|Mux7~5_combout  = (\DP|logic|Mux7~12_combout  & (\DP|logic|Mux7~4_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|registers|u2|Mux7~12_combout )))) # (!\DP|logic|Mux7~12_combout  & (\DP|logic|Mux7~4_combout  $ (((!\DP|logic|Mux19~5_combout  & 
// !\DP|registers|u2|Mux7~12_combout )))))

	.dataa(\DP|logic|Mux7~12_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux7~12_combout ),
	.datad(\DP|logic|Mux7~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux7~5 .lut_mask = 16'hDE01;
defparam \DP|logic|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
fiftyfivenm_lcell_comb \DP|logic|Mux7~6 (
// Equation(s):
// \DP|logic|Mux7~6_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux19~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~75_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux7~5_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux7~5_combout ),
	.datad(\DP|logic|Add0~75_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux7~6 .lut_mask = 16'hDC98;
defparam \DP|logic|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
fiftyfivenm_lcell_comb \DP|logic|Mux7~7 (
// Equation(s):
// \DP|logic|Mux7~7_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|op2Mux|out[24]~64_combout  & ((\DP|registers|u2|Mux7~12_combout ) # (\DP|logic|Mux7~6_combout ))) # (!\DP|op2Mux|out[24]~64_combout  & (\DP|registers|u2|Mux7~12_combout  & 
// \DP|logic|Mux7~6_combout )))) # (!\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux7~6_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|op2Mux|out[24]~64_combout ),
	.datac(\DP|registers|u2|Mux7~12_combout ),
	.datad(\DP|logic|Mux7~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux7~7 .lut_mask = 16'hFD80;
defparam \DP|logic|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
fiftyfivenm_lcell_comb \DP|outMux|out[24]~24 (
// Equation(s):
// \DP|outMux|out[24]~24_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a24 )) # (!\CU|WB~combout  & ((\DP|logic|Mux7~7_combout )))

	.dataa(\DP|memory|memory_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\CU|WB~combout ),
	.datac(gnd),
	.datad(\DP|logic|Mux7~7_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[24]~24 .lut_mask = 16'hBB88;
defparam \DP|outMux|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
fiftyfivenm_lcell_comb \DP|registers|r31|read[24]~feeder (
// Equation(s):
// \DP|registers|r31|read[24]~feeder_combout  = \DP|outMux|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[24]~24_combout ),
	.cin(gnd),
	.combout(\DP|registers|r31|read[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r31|read[24]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r31|read[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N3
dffeas \DP|registers|r31|read[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r31|read[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[24] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux7~6 (
// Equation(s):
// \DP|registers|u3|Mux7~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r30|read [24]))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r31|read [24]))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r31|read [24]),
	.datad(\DP|registers|r30|read [24]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux7~6 .lut_mask = 16'hFC30;
defparam \DP|registers|u3|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux7~7 (
// Equation(s):
// \DP|registers|u3|Mux7~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((!\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [24])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r5|read [24])))))

	.dataa(\DP|registers|r4|read [24]),
	.datab(\DP|registers|r5|read [24]),
	.datac(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux7~7 .lut_mask = 16'h0AFC;
defparam \DP|registers|u3|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux7~8 (
// Equation(s):
// \DP|registers|u3|Mux7~8_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|u3|Mux7~7_combout  & (\DP|registers|r7|read [24])) # (!\DP|registers|u3|Mux7~7_combout  & ((\DP|registers|r6|read [24]))))) # 
// (!\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|u3|Mux7~7_combout ))))

	.dataa(\DP|registers|r7|read [24]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r6|read [24]),
	.datad(\DP|registers|u3|Mux7~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux7~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u3|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux7~9 (
// Equation(s):
// \DP|registers|u3|Mux7~9_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux7~8_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [24])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|r1|read [24]),
	.datab(\DP|registers|u3|Mux7~8_combout ),
	.datac(\DP|registers|u3|Mux14~1_combout ),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux7~9 .lut_mask = 16'hCFA0;
defparam \DP|registers|u3|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
fiftyfivenm_lcell_comb \DP|registers|u3|Mux7~10 (
// Equation(s):
// \DP|registers|u3|Mux7~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux7~9_combout  & ((\DP|registers|r3|read [24]))) # (!\DP|registers|u3|Mux7~9_combout  & (\DP|registers|r2|read [24])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux7~9_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r2|read [24]),
	.datac(\DP|registers|r3|read [24]),
	.datad(\DP|registers|u3|Mux7~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux7~10 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux7~11 (
// Equation(s):
// \DP|registers|u3|Mux7~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux7~6_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// ((\DP|registers|u3|Mux7~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datac(\DP|registers|u3|Mux7~6_combout ),
	.datad(\DP|registers|u3|Mux7~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux7~11 .lut_mask = 16'hB1A0;
defparam \DP|registers|u3|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
fiftyfivenm_lcell_comb \DP|op2Mux|out[23]~63 (
// Equation(s):
// \DP|op2Mux|out[23]~63_combout  = (\CU|ALUsrc~combout  & (((\CU|immSel [1] & \CU|immSel [0])))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux8~6_combout ))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u3|Mux8~6_combout ),
	.datac(\CU|immSel [1]),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|op2Mux|out[23]~63_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[23]~63 .lut_mask = 16'hE444;
defparam \DP|op2Mux|out[23]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
fiftyfivenm_lcell_comb \DP|logic|Mux8~3 (
// Equation(s):
// \DP|logic|Mux8~3_combout  = (\DP|registers|u2|Mux8~11_combout  & ((\DP|op2Mux|out[23]~63_combout ) # (\DP|logic|Mux19~3_combout ))) # (!\DP|registers|u2|Mux8~11_combout  & (\DP|op2Mux|out[23]~63_combout  & \DP|logic|Mux19~3_combout ))

	.dataa(\DP|registers|u2|Mux8~11_combout ),
	.datab(gnd),
	.datac(\DP|op2Mux|out[23]~63_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux8~3 .lut_mask = 16'hFAA0;
defparam \DP|logic|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
fiftyfivenm_lcell_comb \DP|logic|Mux8~2 (
// Equation(s):
// \DP|logic|Mux8~2_combout  = (\DP|logic|Mux19~5_combout ) # ((\DP|logic|Mux19~3_combout ) # (\DP|registers|u2|Mux8~11_combout  $ (\DP|op2Mux|out[23]~63_combout )))

	.dataa(\DP|registers|u2|Mux8~11_combout ),
	.datab(\DP|op2Mux|out[23]~63_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux8~2 .lut_mask = 16'hFFF6;
defparam \DP|logic|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
fiftyfivenm_lcell_comb \DP|logic|Mux8~0 (
// Equation(s):
// \DP|logic|Mux8~0_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux9~12_combout ) # (!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux7~12_combout  & ((\DP|logic|Mux19~5_combout ))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux7~12_combout ),
	.datac(\DP|registers|u2|Mux9~12_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux8~0 .lut_mask = 16'hE4AA;
defparam \DP|logic|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
fiftyfivenm_lcell_comb \DP|logic|Mux8~1 (
// Equation(s):
// \DP|logic|Mux8~1_combout  = (\DP|logic|Mux19~3_combout  & (\DP|logic|Add0~72_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Add0~72_combout ),
	.datad(\DP|logic|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux8~1 .lut_mask = 16'hF3C0;
defparam \DP|logic|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
fiftyfivenm_lcell_comb \DP|logic|Mux8~4 (
// Equation(s):
// \DP|logic|Mux8~4_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux8~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux8~2_combout  & ((\DP|logic|Mux8~1_combout ))) # (!\DP|logic|Mux8~2_combout  & (!\DP|logic|Mux8~3_combout  & 
// !\DP|logic|Mux8~1_combout ))))

	.dataa(\DP|logic|Mux8~3_combout ),
	.datab(\DP|logic|Mux8~2_combout ),
	.datac(\DP|logic|Mux8~1_combout ),
	.datad(\DP|logic|Mux19~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux8~4 .lut_mask = 16'hAAC1;
defparam \DP|logic|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
fiftyfivenm_lcell_comb \DP|outMux|out[23]~23 (
// Equation(s):
// \DP|outMux|out[23]~23_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a23 )) # (!\CU|WB~combout  & ((\DP|logic|Mux8~4_combout )))

	.dataa(gnd),
	.datab(\DP|memory|memory_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\CU|WB~combout ),
	.datad(\DP|logic|Mux8~4_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[23]~23 .lut_mask = 16'hCFC0;
defparam \DP|outMux|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N3
dffeas \DP|registers|r30|read[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[23] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux8~4 (
// Equation(s):
// \DP|registers|u3|Mux8~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|r30|read [23] & \DP|instructions|instructionMemory|WideNor0~2_combout )) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|registers|r30|read [23]),
	.datac(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux8~4 .lut_mask = 16'h8A0A;
defparam \DP|registers|u3|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux8~5 (
// Equation(s):
// \DP|registers|u3|Mux8~5_combout  = (\DP|registers|u3|Mux8~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [23]))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux8~4_combout ),
	.datad(\DP|registers|r31|read [23]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux8~5 .lut_mask = 16'hE0A0;
defparam \DP|registers|u3|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux8~0 (
// Equation(s):
// \DP|registers|u3|Mux8~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|r6|read [23]))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// (\DP|registers|r4|read [23])))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r4|read [23]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r6|read [23]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux8~0 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
fiftyfivenm_lcell_comb \DP|registers|u3|Mux8~1 (
// Equation(s):
// \DP|registers|u3|Mux8~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux8~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux8~0_combout  & (\DP|registers|r7|read [23])) 
// # (!\DP|registers|u3|Mux8~0_combout  & ((\DP|registers|r5|read [23])))))

	.dataa(\DP|registers|r7|read [23]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r5|read [23]),
	.datad(\DP|registers|u3|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux8~1 .lut_mask = 16'hEE30;
defparam \DP|registers|u3|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux8~2 (
// Equation(s):
// \DP|registers|u3|Mux8~2_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux8~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [23])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|r1|read [23]),
	.datac(\DP|registers|u3|Mux8~1_combout ),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux8~2 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux8~3 (
// Equation(s):
// \DP|registers|u3|Mux8~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux8~2_combout  & ((\DP|registers|r3|read [23]))) # (!\DP|registers|u3|Mux8~2_combout  & (\DP|registers|r2|read [23])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux8~2_combout ))))

	.dataa(\DP|registers|r2|read [23]),
	.datab(\DP|registers|u3|Mux14~0_combout ),
	.datac(\DP|registers|r3|read [23]),
	.datad(\DP|registers|u3|Mux8~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux8~3 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
fiftyfivenm_lcell_comb \DP|registers|u3|Mux8~6 (
// Equation(s):
// \DP|registers|u3|Mux8~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux8~5_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal6~0_combout  & 
// (\DP|registers|u3|Mux8~5_combout )) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & ((\DP|registers|u3|Mux8~3_combout )))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|registers|u3|Mux8~5_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux8~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux8~6 .lut_mask = 16'hCDC8;
defparam \DP|registers|u3|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
fiftyfivenm_lcell_comb \DP|op2Mux|out[22]~62 (
// Equation(s):
// \DP|op2Mux|out[22]~62_combout  = (\CU|ALUsrc~combout  & (((\CU|immSel [0] & \CU|immSel [1])))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux9~11_combout ))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u3|Mux9~11_combout ),
	.datac(\CU|immSel [0]),
	.datad(\CU|immSel [1]),
	.cin(gnd),
	.combout(\DP|op2Mux|out[22]~62_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[22]~62 .lut_mask = 16'hE444;
defparam \DP|op2Mux|out[22]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
fiftyfivenm_lcell_comb \DP|logic|out~24 (
// Equation(s):
// \DP|logic|out~24_combout  = (\DP|registers|u2|Mux9~12_combout ) # ((\CU|ALUsrc~combout  & ((\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux9~11_combout )))

	.dataa(\DP|registers|u3|Mux9~11_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u2|Mux9~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~24 .lut_mask = 16'hFFE2;
defparam \DP|logic|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
fiftyfivenm_lcell_comb \DP|logic|Mux9~2 (
// Equation(s):
// \DP|logic|Mux9~2_combout  = (\DP|logic|Mux19~4_combout  & (\DP|logic|Mux19~5_combout )) # (!\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout  & (\DP|registers|u2|Mux8~11_combout )) # (!\DP|logic|Mux19~5_combout  & ((!\DP|logic|out~24_combout )))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux8~11_combout ),
	.datad(\DP|logic|out~24_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux9~2 .lut_mask = 16'hC8D9;
defparam \DP|logic|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
fiftyfivenm_lcell_comb \DP|logic|out~23 (
// Equation(s):
// \DP|logic|out~23_combout  = \DP|registers|u2|Mux9~12_combout  $ (\DP|op2Mux|out[22]~62_combout )

	.dataa(gnd),
	.datab(\DP|registers|u2|Mux9~12_combout ),
	.datac(gnd),
	.datad(\DP|op2Mux|out[22]~62_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~23 .lut_mask = 16'h33CC;
defparam \DP|logic|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
fiftyfivenm_lcell_comb \DP|logic|Mux9~3 (
// Equation(s):
// \DP|logic|Mux9~3_combout  = (\DP|logic|Mux9~2_combout  & (((\DP|registers|u2|Mux10~11_combout ) # (!\DP|logic|Mux19~4_combout )))) # (!\DP|logic|Mux9~2_combout  & (\DP|logic|out~23_combout  & ((\DP|logic|Mux19~4_combout ))))

	.dataa(\DP|logic|Mux9~2_combout ),
	.datab(\DP|logic|out~23_combout ),
	.datac(\DP|registers|u2|Mux10~11_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux9~3 .lut_mask = 16'hE4AA;
defparam \DP|logic|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
fiftyfivenm_lcell_comb \DP|logic|Mux9~4 (
// Equation(s):
// \DP|logic|Mux9~4_combout  = (\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux19~2_combout ) # (\DP|logic|Add0~69_combout )))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux9~3_combout  & (!\DP|logic|Mux19~2_combout )))

	.dataa(\DP|logic|Mux9~3_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Add0~69_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux9~4 .lut_mask = 16'hCEC2;
defparam \DP|logic|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
fiftyfivenm_lcell_comb \DP|logic|Mux9~5 (
// Equation(s):
// \DP|logic|Mux9~5_combout  = (\DP|op2Mux|out[22]~62_combout  & ((\DP|logic|Mux9~4_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|registers|u2|Mux9~12_combout )))) # (!\DP|op2Mux|out[22]~62_combout  & (\DP|logic|Mux9~4_combout  & 
// ((\DP|registers|u2|Mux9~12_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|op2Mux|out[22]~62_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|registers|u2|Mux9~12_combout ),
	.datad(\DP|logic|Mux9~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux9~5 .lut_mask = 16'hFB80;
defparam \DP|logic|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
fiftyfivenm_lcell_comb \DP|outMux|out[22]~22 (
// Equation(s):
// \DP|outMux|out[22]~22_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a22 )) # (!\CU|WB~combout  & ((\DP|logic|Mux9~5_combout )))

	.dataa(\DP|memory|memory_rtl_0|auto_generated|ram_block1a22 ),
	.datab(gnd),
	.datac(\CU|WB~combout ),
	.datad(\DP|logic|Mux9~5_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[22]~22 .lut_mask = 16'hAFA0;
defparam \DP|outMux|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \DP|registers|r30|read[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[22] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux9~6 (
// Equation(s):
// \DP|registers|u3|Mux9~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r30|read [22])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r31|read [22])))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r30|read [22]),
	.datac(gnd),
	.datad(\DP|registers|r31|read [22]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux9~6 .lut_mask = 16'hDD88;
defparam \DP|registers|u3|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux9~7 (
// Equation(s):
// \DP|registers|u3|Mux9~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((!\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [22])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r5|read [22])))))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|registers|r4|read [22]),
	.datac(\DP|registers|r5|read [22]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux9~7 .lut_mask = 16'h44FA;
defparam \DP|registers|u3|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux9~8 (
// Equation(s):
// \DP|registers|u3|Mux9~8_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|u3|Mux9~7_combout  & (\DP|registers|r7|read [22])) # (!\DP|registers|u3|Mux9~7_combout  & ((\DP|registers|r6|read [22]))))) # 
// (!\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|u3|Mux9~7_combout ))))

	.dataa(\DP|registers|r7|read [22]),
	.datab(\DP|registers|r6|read [22]),
	.datac(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datad(\DP|registers|u3|Mux9~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux9~8 .lut_mask = 16'hAFC0;
defparam \DP|registers|u3|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux9~9 (
// Equation(s):
// \DP|registers|u3|Mux9~9_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux9~8_combout ) # (!\DP|registers|u3|Mux14~1_combout )))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [22] & ((\DP|registers|u3|Mux14~1_combout 
// ))))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|r1|read [22]),
	.datac(\DP|registers|u3|Mux9~8_combout ),
	.datad(\DP|registers|u3|Mux14~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux9~9 .lut_mask = 16'hE4AA;
defparam \DP|registers|u3|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux9~10 (
// Equation(s):
// \DP|registers|u3|Mux9~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux9~9_combout  & ((\DP|registers|r3|read [22]))) # (!\DP|registers|u3|Mux9~9_combout  & (\DP|registers|r2|read [22])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux9~9_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r2|read [22]),
	.datac(\DP|registers|r3|read [22]),
	.datad(\DP|registers|u3|Mux9~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux9~10 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux9~11 (
// Equation(s):
// \DP|registers|u3|Mux9~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux9~6_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (((!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// \DP|registers|u3|Mux9~10_combout ))))

	.dataa(\DP|registers|u3|Mux9~6_combout ),
	.datab(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u3|Mux9~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux9~11 .lut_mask = 16'hA3A0;
defparam \DP|registers|u3|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
fiftyfivenm_lcell_comb \DP|op2Mux|out[21]~61 (
// Equation(s):
// \DP|op2Mux|out[21]~61_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & (\CU|immSel [1]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux10~6_combout ))))

	.dataa(\CU|immSel [0]),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|immSel [1]),
	.datad(\DP|registers|u3|Mux10~6_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[21]~61_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[21]~61 .lut_mask = 16'hB380;
defparam \DP|op2Mux|out[21]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
fiftyfivenm_lcell_comb \DP|logic|Mux10~3 (
// Equation(s):
// \DP|logic|Mux10~3_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|registers|u2|Mux10~11_combout ) # (\DP|op2Mux|out[21]~61_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|registers|u2|Mux10~11_combout  & \DP|op2Mux|out[21]~61_combout ))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux10~11_combout ),
	.datad(\DP|op2Mux|out[21]~61_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux10~3 .lut_mask = 16'hFAA0;
defparam \DP|logic|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
fiftyfivenm_lcell_comb \DP|logic|Mux10~2 (
// Equation(s):
// \DP|logic|Mux10~2_combout  = (\DP|logic|Mux19~3_combout ) # ((\DP|logic|Mux19~5_combout ) # (\DP|registers|u2|Mux10~11_combout  $ (\DP|op2Mux|out[21]~61_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux10~11_combout ),
	.datad(\DP|op2Mux|out[21]~61_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux10~2 .lut_mask = 16'hEFFE;
defparam \DP|logic|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N16
fiftyfivenm_lcell_comb \DP|logic|Mux10~0 (
// Equation(s):
// \DP|logic|Mux10~0_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux11~12_combout )) # (!\DP|logic|Mux19~5_combout ))) # (!\DP|logic|Mux19~4_combout  & (\DP|logic|Mux19~5_combout  & (\DP|registers|u2|Mux9~12_combout )))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux9~12_combout ),
	.datad(\DP|registers|u2|Mux11~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux10~0 .lut_mask = 16'hEA62;
defparam \DP|logic|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N30
fiftyfivenm_lcell_comb \DP|logic|Mux10~1 (
// Equation(s):
// \DP|logic|Mux10~1_combout  = (\DP|logic|Mux19~3_combout  & (\DP|logic|Add0~66_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux10~0_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(gnd),
	.datac(\DP|logic|Add0~66_combout ),
	.datad(\DP|logic|Mux10~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux10~1 .lut_mask = 16'hF5A0;
defparam \DP|logic|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
fiftyfivenm_lcell_comb \DP|logic|Mux10~4 (
// Equation(s):
// \DP|logic|Mux10~4_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux10~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux10~2_combout  & ((\DP|logic|Mux10~1_combout ))) # (!\DP|logic|Mux10~2_combout  & (!\DP|logic|Mux10~3_combout  & 
// !\DP|logic|Mux10~1_combout ))))

	.dataa(\DP|logic|Mux10~3_combout ),
	.datab(\DP|logic|Mux10~2_combout ),
	.datac(\DP|logic|Mux10~1_combout ),
	.datad(\DP|logic|Mux19~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux10~4 .lut_mask = 16'hAAC1;
defparam \DP|logic|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
fiftyfivenm_lcell_comb \DP|outMux|out[21]~21 (
// Equation(s):
// \DP|outMux|out[21]~21_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a21 )) # (!\CU|WB~combout  & ((\DP|logic|Mux10~4_combout )))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\DP|logic|Mux10~4_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[21]~21 .lut_mask = 16'hF3C0;
defparam \DP|outMux|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N28
fiftyfivenm_lcell_comb \DP|registers|r31|read[21]~feeder (
// Equation(s):
// \DP|registers|r31|read[21]~feeder_combout  = \DP|outMux|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[21]~21_combout ),
	.cin(gnd),
	.combout(\DP|registers|r31|read[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r31|read[21]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r31|read[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N29
dffeas \DP|registers|r31|read[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r31|read[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[21] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux10~4 (
// Equation(s):
// \DP|registers|u3|Mux10~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [21])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r30|read [21]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux10~4 .lut_mask = 16'hB300;
defparam \DP|registers|u3|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
fiftyfivenm_lcell_comb \DP|registers|u3|Mux10~5 (
// Equation(s):
// \DP|registers|u3|Mux10~5_combout  = (\DP|registers|u3|Mux10~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [21]))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r31|read [21]),
	.datad(\DP|registers|u3|Mux10~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux10~5 .lut_mask = 16'hEC00;
defparam \DP|registers|u3|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux10~0 (
// Equation(s):
// \DP|registers|u3|Mux10~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|r6|read [21]))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// (\DP|registers|r4|read [21])))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r4|read [21]),
	.datac(\DP|registers|r6|read [21]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux10~0 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux10~1 (
// Equation(s):
// \DP|registers|u3|Mux10~1_combout  = (\DP|registers|u3|Mux10~0_combout  & (((\DP|registers|r7|read [21]) # (\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|registers|u3|Mux10~0_combout  & (\DP|registers|r5|read [21] & 
// ((!\DP|instructions|instructionMemory|WideOr2~combout ))))

	.dataa(\DP|registers|r5|read [21]),
	.datab(\DP|registers|r7|read [21]),
	.datac(\DP|registers|u3|Mux10~0_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux10~1 .lut_mask = 16'hF0CA;
defparam \DP|registers|u3|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux10~2 (
// Equation(s):
// \DP|registers|u3|Mux10~2_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux10~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [21])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|r1|read [21]),
	.datac(\DP|registers|u3|Mux10~1_combout ),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux10~2 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux10~3 (
// Equation(s):
// \DP|registers|u3|Mux10~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux10~2_combout  & ((\DP|registers|r3|read [21]))) # (!\DP|registers|u3|Mux10~2_combout  & (\DP|registers|r2|read [21])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux10~2_combout ))))

	.dataa(\DP|registers|r2|read [21]),
	.datab(\DP|registers|u3|Mux14~0_combout ),
	.datac(\DP|registers|r3|read [21]),
	.datad(\DP|registers|u3|Mux10~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux10~3 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux10~6 (
// Equation(s):
// \DP|registers|u3|Mux10~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux10~5_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal6~0_combout  & 
// (\DP|registers|u3|Mux10~5_combout )) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & ((\DP|registers|u3|Mux10~3_combout )))))

	.dataa(\DP|registers|u3|Mux10~5_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux10~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux10~6 .lut_mask = 16'hABA8;
defparam \DP|registers|u3|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
fiftyfivenm_lcell_comb \DP|op2Mux|out[20]~60 (
// Equation(s):
// \DP|op2Mux|out[20]~60_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & (\CU|immSel [1]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux11~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [0]),
	.datac(\CU|immSel [1]),
	.datad(\DP|registers|u3|Mux11~11_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[20]~60_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[20]~60 .lut_mask = 16'hD580;
defparam \DP|op2Mux|out[20]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
fiftyfivenm_lcell_comb \DP|logic|out~22 (
// Equation(s):
// \DP|logic|out~22_combout  = (\DP|registers|u2|Mux11~12_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux11~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u2|Mux11~12_combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux11~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~22 .lut_mask = 16'hFDEC;
defparam \DP|logic|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
fiftyfivenm_lcell_comb \DP|logic|Mux11~2 (
// Equation(s):
// \DP|logic|Mux11~2_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|registers|u2|Mux10~11_combout ) # ((\DP|logic|Mux19~4_combout )))) # (!\DP|logic|Mux19~5_combout  & (((!\DP|logic|Mux19~4_combout  & !\DP|logic|out~22_combout ))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|registers|u2|Mux10~11_combout ),
	.datac(\DP|logic|Mux19~4_combout ),
	.datad(\DP|logic|out~22_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux11~2 .lut_mask = 16'hA8AD;
defparam \DP|logic|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
fiftyfivenm_lcell_comb \DP|logic|out~21 (
// Equation(s):
// \DP|logic|out~21_combout  = \DP|op2Mux|out[20]~60_combout  $ (\DP|registers|u2|Mux11~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|op2Mux|out[20]~60_combout ),
	.datad(\DP|registers|u2|Mux11~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~21 .lut_mask = 16'h0FF0;
defparam \DP|logic|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
fiftyfivenm_lcell_comb \DP|logic|Mux11~3 (
// Equation(s):
// \DP|logic|Mux11~3_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux11~2_combout  & (\DP|registers|u2|Mux12~11_combout )) # (!\DP|logic|Mux11~2_combout  & ((\DP|logic|out~21_combout ))))) # (!\DP|logic|Mux19~4_combout  & (\DP|logic|Mux11~2_combout 
// ))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|logic|Mux11~2_combout ),
	.datac(\DP|registers|u2|Mux12~11_combout ),
	.datad(\DP|logic|out~21_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux11~3 .lut_mask = 16'hE6C4;
defparam \DP|logic|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
fiftyfivenm_lcell_comb \DP|logic|Mux11~4 (
// Equation(s):
// \DP|logic|Mux11~4_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~63_combout )))) # (!\DP|logic|Mux19~3_combout  & (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux11~3_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux11~3_combout ),
	.datad(\DP|logic|Add0~63_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux11~4 .lut_mask = 16'hBA98;
defparam \DP|logic|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
fiftyfivenm_lcell_comb \DP|logic|Mux11~5 (
// Equation(s):
// \DP|logic|Mux11~5_combout  = (\DP|op2Mux|out[20]~60_combout  & ((\DP|logic|Mux11~4_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|registers|u2|Mux11~12_combout )))) # (!\DP|op2Mux|out[20]~60_combout  & (\DP|logic|Mux11~4_combout  & 
// ((\DP|registers|u2|Mux11~12_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|op2Mux|out[20]~60_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|registers|u2|Mux11~12_combout ),
	.datad(\DP|logic|Mux11~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux11~5 .lut_mask = 16'hFB80;
defparam \DP|logic|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
fiftyfivenm_lcell_comb \DP|outMux|out[20]~20 (
// Equation(s):
// \DP|outMux|out[20]~20_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a20 )) # (!\CU|WB~combout  & ((\DP|logic|Mux11~5_combout )))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\DP|logic|Mux11~5_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[20]~20 .lut_mask = 16'hF3C0;
defparam \DP|outMux|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N21
dffeas \DP|registers|r30|read[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[20] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux11~6 (
// Equation(s):
// \DP|registers|u3|Mux11~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r30|read [20])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r31|read [20])))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(gnd),
	.datac(\DP|registers|r30|read [20]),
	.datad(\DP|registers|r31|read [20]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux11~6 .lut_mask = 16'hF5A0;
defparam \DP|registers|u3|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux11~7 (
// Equation(s):
// \DP|registers|u3|Mux11~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((!\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [20])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r5|read [20])))))

	.dataa(\DP|registers|r4|read [20]),
	.datab(\DP|registers|r5|read [20]),
	.datac(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux11~7 .lut_mask = 16'h0AFC;
defparam \DP|registers|u3|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux11~8 (
// Equation(s):
// \DP|registers|u3|Mux11~8_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|u3|Mux11~7_combout  & (\DP|registers|r7|read [20])) # (!\DP|registers|u3|Mux11~7_combout  & ((\DP|registers|r6|read [20]))))) # 
// (!\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|u3|Mux11~7_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|registers|r7|read [20]),
	.datac(\DP|registers|r6|read [20]),
	.datad(\DP|registers|u3|Mux11~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux11~8 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux11~9 (
// Equation(s):
// \DP|registers|u3|Mux11~9_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux11~8_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [20])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|r1|read [20]),
	.datac(\DP|registers|u3|Mux11~8_combout ),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux11~9 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux11~10 (
// Equation(s):
// \DP|registers|u3|Mux11~10_combout  = (\DP|registers|u3|Mux11~9_combout  & (((\DP|registers|r3|read [20])) # (!\DP|registers|u3|Mux14~0_combout ))) # (!\DP|registers|u3|Mux11~9_combout  & (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|r2|read 
// [20]))))

	.dataa(\DP|registers|u3|Mux11~9_combout ),
	.datab(\DP|registers|u3|Mux14~0_combout ),
	.datac(\DP|registers|r3|read [20]),
	.datad(\DP|registers|r2|read [20]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux11~10 .lut_mask = 16'hE6A2;
defparam \DP|registers|u3|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
fiftyfivenm_lcell_comb \DP|registers|u3|Mux11~11 (
// Equation(s):
// \DP|registers|u3|Mux11~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux11~6_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// ((\DP|registers|u3|Mux11~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux11~6_combout ),
	.datad(\DP|registers|u3|Mux11~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux11~11 .lut_mask = 16'hD1C0;
defparam \DP|registers|u3|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
fiftyfivenm_lcell_comb \DP|op2Mux|out[19]~59 (
// Equation(s):
// \DP|op2Mux|out[19]~59_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [1] & ((\CU|immSel [0])))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux12~6_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [1]),
	.datac(\DP|registers|u3|Mux12~6_combout ),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|op2Mux|out[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[19]~59 .lut_mask = 16'hD850;
defparam \DP|op2Mux|out[19]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
fiftyfivenm_lcell_comb \DP|logic|Mux12~3 (
// Equation(s):
// \DP|logic|Mux12~3_combout  = (\DP|registers|u2|Mux12~11_combout  & ((\DP|op2Mux|out[19]~59_combout ) # (\DP|logic|Mux19~3_combout ))) # (!\DP|registers|u2|Mux12~11_combout  & (\DP|op2Mux|out[19]~59_combout  & \DP|logic|Mux19~3_combout ))

	.dataa(\DP|registers|u2|Mux12~11_combout ),
	.datab(\DP|op2Mux|out[19]~59_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|logic|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux12~3 .lut_mask = 16'hE8E8;
defparam \DP|logic|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
fiftyfivenm_lcell_comb \DP|logic|Mux12~2 (
// Equation(s):
// \DP|logic|Mux12~2_combout  = (\DP|logic|Mux19~5_combout ) # ((\DP|logic|Mux19~3_combout ) # (\DP|op2Mux|out[19]~59_combout  $ (\DP|registers|u2|Mux12~11_combout )))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|op2Mux|out[19]~59_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|registers|u2|Mux12~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux12~2 .lut_mask = 16'hFBFE;
defparam \DP|logic|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
fiftyfivenm_lcell_comb \DP|logic|Mux12~0 (
// Equation(s):
// \DP|logic|Mux12~0_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux13~12_combout ) # (!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux11~12_combout  & (\DP|logic|Mux19~5_combout )))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux11~12_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|registers|u2|Mux13~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux12~0 .lut_mask = 16'hEA4A;
defparam \DP|logic|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
fiftyfivenm_lcell_comb \DP|logic|Mux12~1 (
// Equation(s):
// \DP|logic|Mux12~1_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~60_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux12~0_combout ))

	.dataa(\DP|logic|Mux12~0_combout ),
	.datab(gnd),
	.datac(\DP|logic|Add0~60_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux12~1 .lut_mask = 16'hF0AA;
defparam \DP|logic|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
fiftyfivenm_lcell_comb \DP|logic|Mux12~4 (
// Equation(s):
// \DP|logic|Mux12~4_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux12~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux12~2_combout  & ((\DP|logic|Mux12~1_combout ))) # (!\DP|logic|Mux12~2_combout  & (!\DP|logic|Mux12~3_combout  & 
// !\DP|logic|Mux12~1_combout ))))

	.dataa(\DP|logic|Mux12~3_combout ),
	.datab(\DP|logic|Mux12~2_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux12~1_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux12~4 .lut_mask = 16'hACA1;
defparam \DP|logic|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
fiftyfivenm_lcell_comb \DP|outMux|out[19]~19 (
// Equation(s):
// \DP|outMux|out[19]~19_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a19 )) # (!\CU|WB~combout  & ((\DP|logic|Mux12~4_combout )))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\DP|logic|Mux12~4_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[19]~19 .lut_mask = 16'hF3C0;
defparam \DP|outMux|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
fiftyfivenm_lcell_comb \DP|registers|r15|read[19]~feeder (
// Equation(s):
// \DP|registers|r15|read[19]~feeder_combout  = \DP|outMux|out[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r15|read[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r15|read[19]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r15|read[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \DP|registers|r15|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r15|read[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N21
dffeas \DP|registers|r13|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
fiftyfivenm_lcell_comb \DP|registers|r14|read[19]~feeder (
// Equation(s):
// \DP|registers|r14|read[19]~feeder_combout  = \DP|outMux|out[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[19]~19_combout ),
	.cin(gnd),
	.combout(\DP|registers|r14|read[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r14|read[19]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r14|read[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N13
dffeas \DP|registers|r14|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r14|read[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N11
dffeas \DP|registers|r12|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~9 (
// Equation(s):
// \DP|registers|u2|Mux12~9_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r14|read [19])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r12|read [19])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r14|read [19]),
	.datac(\DP|registers|r12|read [19]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~9 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~10 (
// Equation(s):
// \DP|registers|u2|Mux12~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux12~9_combout  & (\DP|registers|r15|read [19])) # (!\DP|registers|u2|Mux12~9_combout  & ((\DP|registers|r13|read [19]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux12~9_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r15|read [19]),
	.datac(\DP|registers|r13|read [19]),
	.datad(\DP|registers|u2|Mux12~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~10 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
fiftyfivenm_lcell_comb \DP|registers|r11|read[19]~feeder (
// Equation(s):
// \DP|registers|r11|read[19]~feeder_combout  = \DP|outMux|out[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r11|read[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r11|read[19]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r11|read[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \DP|registers|r11|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r11|read[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N5
dffeas \DP|registers|r10|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N30
fiftyfivenm_lcell_comb \DP|registers|r9|read[19]~feeder (
// Equation(s):
// \DP|registers|r9|read[19]~feeder_combout  = \DP|outMux|out[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[19]~19_combout ),
	.cin(gnd),
	.combout(\DP|registers|r9|read[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[19]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r9|read[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N31
dffeas \DP|registers|r9|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N3
dffeas \DP|registers|r8|read[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[19] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~0 (
// Equation(s):
// \DP|registers|u2|Mux12~0_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r9|read [19]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r8|read [19] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r9|read [19]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r8|read [19]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~0 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~1 (
// Equation(s):
// \DP|registers|u2|Mux12~1_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux12~0_combout  & (\DP|registers|r11|read [19])) # (!\DP|registers|u2|Mux12~0_combout  & ((\DP|registers|r10|read [19]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux12~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r11|read [19]),
	.datac(\DP|registers|r10|read [19]),
	.datad(\DP|registers|u2|Mux12~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~1 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~4 (
// Equation(s):
// \DP|registers|u2|Mux12~4_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|r6|read [19]) # (\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (\DP|registers|r4|read [19] & ((!\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r4|read [19]),
	.datac(\DP|registers|r6|read [19]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~4 .lut_mask = 16'hAAE4;
defparam \DP|registers|u2|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~5 (
// Equation(s):
// \DP|registers|u2|Mux12~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux12~4_combout  & ((\DP|registers|r7|read [19]))) # (!\DP|registers|u2|Mux12~4_combout  & (\DP|registers|r5|read [19])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux12~4_combout ))))

	.dataa(\DP|registers|r5|read [19]),
	.datab(\DP|registers|r7|read [19]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|u2|Mux12~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~5 .lut_mask = 16'hCFA0;
defparam \DP|registers|u2|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~6 (
// Equation(s):
// \DP|registers|u2|Mux12~6_combout  = (\DP|registers|u2|Mux0~5_combout  & ((\DP|registers|u2|Mux12~5_combout ) # ((!\DP|registers|u2|Mux0~4_combout )))) # (!\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|r1|read [19] & \DP|registers|u2|Mux0~4_combout 
// ))))

	.dataa(\DP|registers|u2|Mux12~5_combout ),
	.datab(\DP|registers|r1|read [19]),
	.datac(\DP|registers|u2|Mux0~5_combout ),
	.datad(\DP|registers|u2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~6 .lut_mask = 16'hACF0;
defparam \DP|registers|u2|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~7 (
// Equation(s):
// \DP|registers|u2|Mux12~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux12~6_combout  & ((\DP|registers|r3|read [19]))) # (!\DP|registers|u2|Mux12~6_combout  & (\DP|registers|r2|read [19])))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux12~6_combout ))))

	.dataa(\DP|registers|r2|read [19]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r3|read [19]),
	.datad(\DP|registers|u2|Mux12~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~7 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~2 (
// Equation(s):
// \DP|registers|u2|Mux12~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r31|read [19]))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (\DP|registers|r30|read [19]))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r30|read [19]),
	.datac(\DP|registers|r31|read [19]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~2 .lut_mask = 16'hE400;
defparam \DP|registers|u2|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~3 (
// Equation(s):
// \DP|registers|u2|Mux12~3_combout  = (\DP|registers|u2|Mux12~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux12~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~3 .lut_mask = 16'hEA00;
defparam \DP|registers|u2|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~8 (
// Equation(s):
// \DP|registers|u2|Mux12~8_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux0~2_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout  & 
// ((\DP|registers|u2|Mux12~3_combout ))) # (!\DP|registers|u2|Mux0~2_combout  & (\DP|registers|u2|Mux12~7_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux12~7_combout ),
	.datad(\DP|registers|u2|Mux12~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~8 .lut_mask = 16'hDC98;
defparam \DP|registers|u2|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~11 (
// Equation(s):
// \DP|registers|u2|Mux12~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux12~8_combout  & (\DP|registers|u2|Mux12~10_combout )) # (!\DP|registers|u2|Mux12~8_combout  & ((\DP|registers|u2|Mux12~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux12~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux12~10_combout ),
	.datac(\DP|registers|u2|Mux12~1_combout ),
	.datad(\DP|registers|u2|Mux12~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~11 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N22
fiftyfivenm_lcell_comb \DP|logic|out~20 (
// Equation(s):
// \DP|logic|out~20_combout  = (\DP|registers|u2|Mux13~12_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux13~11_combout ))))

	.dataa(\DP|registers|u2|Mux13~12_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux13~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~20 .lut_mask = 16'hFBEA;
defparam \DP|logic|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
fiftyfivenm_lcell_comb \DP|logic|Mux13~2 (
// Equation(s):
// \DP|logic|Mux13~2_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout  & (\DP|registers|u2|Mux12~11_combout )) # (!\DP|logic|Mux19~5_combout  & ((!\DP|logic|out~20_combout 
// )))))

	.dataa(\DP|registers|u2|Mux12~11_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|out~20_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux13~2 .lut_mask = 16'hE0E3;
defparam \DP|logic|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N14
fiftyfivenm_lcell_comb \DP|logic|Mux13~3 (
// Equation(s):
// \DP|logic|Mux13~3_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux13~2_combout  & ((\DP|registers|u2|Mux14~11_combout ))) # (!\DP|logic|Mux13~2_combout  & (\DP|logic|out~19_combout )))) # (!\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux13~2_combout 
// ))))

	.dataa(\DP|logic|out~19_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux14~11_combout ),
	.datad(\DP|logic|Mux13~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux13~3 .lut_mask = 16'hF388;
defparam \DP|logic|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
fiftyfivenm_lcell_comb \DP|logic|Mux13~4 (
// Equation(s):
// \DP|logic|Mux13~4_combout  = (\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux19~2_combout ) # (\DP|logic|Add0~57_combout )))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux13~3_combout  & (!\DP|logic|Mux19~2_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux13~3_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Add0~57_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux13~4 .lut_mask = 16'hAEA4;
defparam \DP|logic|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N4
fiftyfivenm_lcell_comb \DP|logic|Mux13~5 (
// Equation(s):
// \DP|logic|Mux13~5_combout  = (\DP|op2Mux|out[18]~58_combout  & ((\DP|logic|Mux13~4_combout ) # ((\DP|registers|u2|Mux13~12_combout  & \DP|logic|Mux19~2_combout )))) # (!\DP|op2Mux|out[18]~58_combout  & (\DP|logic|Mux13~4_combout  & 
// ((\DP|registers|u2|Mux13~12_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|op2Mux|out[18]~58_combout ),
	.datab(\DP|registers|u2|Mux13~12_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux13~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux13~5 .lut_mask = 16'hEF80;
defparam \DP|logic|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
fiftyfivenm_lcell_comb \DP|outMux|out[18]~18 (
// Equation(s):
// \DP|outMux|out[18]~18_combout  = (\CU|WB~combout  & ((\DP|memory|memory_rtl_0|auto_generated|ram_block1a18 ))) # (!\CU|WB~combout  & (\DP|logic|Mux13~5_combout ))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|logic|Mux13~5_combout ),
	.datad(\DP|memory|memory_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\DP|outMux|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[18]~18 .lut_mask = 16'hFC30;
defparam \DP|outMux|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N24
fiftyfivenm_lcell_comb \DP|registers|r9|read[18]~feeder (
// Equation(s):
// \DP|registers|r9|read[18]~feeder_combout  = \DP|outMux|out[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[18]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[18]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N25
dffeas \DP|registers|r9|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N31
dffeas \DP|registers|r11|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
fiftyfivenm_lcell_comb \DP|registers|r10|read[18]~feeder (
// Equation(s):
// \DP|registers|r10|read[18]~feeder_combout  = \DP|outMux|out[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[18]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[18]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N3
dffeas \DP|registers|r10|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N25
dffeas \DP|registers|r8|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~3 (
// Equation(s):
// \DP|registers|u2|Mux13~3_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r10|read [18])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r8|read [18])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r10|read [18]),
	.datac(\DP|registers|r8|read [18]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~3 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~4 (
// Equation(s):
// \DP|registers|u2|Mux13~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux13~3_combout  & ((\DP|registers|r11|read [18]))) # (!\DP|registers|u2|Mux13~3_combout  & (\DP|registers|r9|read [18])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux13~3_combout ))))

	.dataa(\DP|registers|r9|read [18]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r11|read [18]),
	.datad(\DP|registers|u2|Mux13~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~4 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~5 (
// Equation(s):
// \DP|registers|u2|Mux13~5_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r5|read [18])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r4|read [18])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r5|read [18]),
	.datac(\DP|registers|r4|read [18]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~5 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~6 (
// Equation(s):
// \DP|registers|u2|Mux13~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux13~5_combout  & ((\DP|registers|r7|read [18]))) # (!\DP|registers|u2|Mux13~5_combout  & (\DP|registers|r6|read [18])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux13~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r6|read [18]),
	.datac(\DP|registers|r7|read [18]),
	.datad(\DP|registers|u2|Mux13~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~6 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~7 (
// Equation(s):
// \DP|registers|u2|Mux13~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux13~6_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read 
// [18])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [18]),
	.datad(\DP|registers|u2|Mux13~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~7 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~8 (
// Equation(s):
// \DP|registers|u2|Mux13~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux13~7_combout  & (\DP|registers|r3|read [18])) # (!\DP|registers|u2|Mux13~7_combout  & ((\DP|registers|r2|read [18]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux13~7_combout ))))

	.dataa(\DP|registers|r3|read [18]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [18]),
	.datad(\DP|registers|u2|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~9 (
// Equation(s):
// \DP|registers|u2|Mux13~9_combout  = (\DP|registers|u2|Mux0~2_combout  & (\DP|instructions|instructionMemory|Equal9~0_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (\DP|registers|u2|Mux13~4_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux13~8_combout )))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux13~4_combout ),
	.datad(\DP|registers|u2|Mux13~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~9 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~0 (
// Equation(s):
// \DP|registers|u2|Mux13~0_combout  = (\DP|registers|r30|read [18] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|r30|read [18]),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~0 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~1 (
// Equation(s):
// \DP|registers|u2|Mux13~1_combout  = (\DP|registers|r31|read [18] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|r31|read [18]),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~1 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~2 (
// Equation(s):
// \DP|registers|u2|Mux13~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux13~1_combout ))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux13~0_combout )))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|u2|Mux13~0_combout ),
	.datac(\DP|registers|u2|Mux13~1_combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~2 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N23
dffeas \DP|registers|r15|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N13
dffeas \DP|registers|r14|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N28
fiftyfivenm_lcell_comb \DP|registers|r13|read[18]~feeder (
// Equation(s):
// \DP|registers|r13|read[18]~feeder_combout  = \DP|outMux|out[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[18]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r13|read[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[18]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r13|read[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N29
dffeas \DP|registers|r13|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N31
dffeas \DP|registers|r12|read[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[18] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~10 (
// Equation(s):
// \DP|registers|u2|Mux13~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r13|read [18]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r12|read [18] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r13|read [18]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r12|read [18]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~10 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~11 (
// Equation(s):
// \DP|registers|u2|Mux13~11_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux13~10_combout  & (\DP|registers|r15|read [18])) # (!\DP|registers|u2|Mux13~10_combout  & ((\DP|registers|r14|read [18]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux13~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r15|read [18]),
	.datac(\DP|registers|r14|read [18]),
	.datad(\DP|registers|u2|Mux13~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~11 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~12 (
// Equation(s):
// \DP|registers|u2|Mux13~12_combout  = (\DP|registers|u2|Mux13~9_combout  & (((\DP|registers|u2|Mux13~11_combout ) # (!\DP|registers|u2|Mux0~2_combout )))) # (!\DP|registers|u2|Mux13~9_combout  & (\DP|registers|u2|Mux13~2_combout  & 
// (\DP|registers|u2|Mux0~2_combout )))

	.dataa(\DP|registers|u2|Mux13~9_combout ),
	.datab(\DP|registers|u2|Mux13~2_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux13~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~12 .lut_mask = 16'hEA4A;
defparam \DP|registers|u2|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
fiftyfivenm_lcell_comb \DP|logic|Mux14~0 (
// Equation(s):
// \DP|logic|Mux14~0_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux15~12_combout ) # ((!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux19~5_combout  & \DP|registers|u2|Mux13~12_combout ))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux15~12_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|registers|u2|Mux13~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux14~0 .lut_mask = 16'hDA8A;
defparam \DP|logic|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N26
fiftyfivenm_lcell_comb \DP|logic|Mux14~1 (
// Equation(s):
// \DP|logic|Mux14~1_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~54_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux14~0_combout ))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux14~0_combout ),
	.datac(gnd),
	.datad(\DP|logic|Add0~54_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux14~1 .lut_mask = 16'hEE44;
defparam \DP|logic|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N26
fiftyfivenm_lcell_comb \DP|logic|Mux14~3 (
// Equation(s):
// \DP|logic|Mux14~3_combout  = (\DP|registers|u2|Mux14~11_combout  & ((\DP|logic|Mux19~3_combout ) # (\DP|op2Mux|out[17]~57_combout ))) # (!\DP|registers|u2|Mux14~11_combout  & (\DP|logic|Mux19~3_combout  & \DP|op2Mux|out[17]~57_combout ))

	.dataa(gnd),
	.datab(\DP|registers|u2|Mux14~11_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|op2Mux|out[17]~57_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux14~3 .lut_mask = 16'hFCC0;
defparam \DP|logic|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
fiftyfivenm_lcell_comb \DP|logic|Mux14~4 (
// Equation(s):
// \DP|logic|Mux14~4_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux14~3_combout )))) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux14~2_combout  & (\DP|logic|Mux14~1_combout )) # (!\DP|logic|Mux14~2_combout  & (!\DP|logic|Mux14~1_combout  & 
// !\DP|logic|Mux14~3_combout ))))

	.dataa(\DP|logic|Mux14~2_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux14~1_combout ),
	.datad(\DP|logic|Mux14~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux14~4 .lut_mask = 16'hEC21;
defparam \DP|logic|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N24
fiftyfivenm_lcell_comb \DP|outMux|out[17]~17 (
// Equation(s):
// \DP|outMux|out[17]~17_combout  = (\CU|WB~combout  & ((\DP|memory|memory_rtl_0|auto_generated|ram_block1a17 ))) # (!\CU|WB~combout  & (\DP|logic|Mux14~4_combout ))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|logic|Mux14~4_combout ),
	.datad(\DP|memory|memory_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\DP|outMux|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[17]~17 .lut_mask = 16'hFC30;
defparam \DP|outMux|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N5
dffeas \DP|registers|r30|read[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[17] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux14~7 (
// Equation(s):
// \DP|registers|u3|Mux14~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [17])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [17]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux14~7 .lut_mask = 16'h80AA;
defparam \DP|registers|u3|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux14~8 (
// Equation(s):
// \DP|registers|u3|Mux14~8_combout  = (\DP|registers|u3|Mux14~7_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [17]))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux14~7_combout ),
	.datad(\DP|registers|r31|read [17]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux14~8 .lut_mask = 16'hE0A0;
defparam \DP|registers|u3|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
fiftyfivenm_lcell_comb \DP|registers|u3|Mux14~3 (
// Equation(s):
// \DP|registers|u3|Mux14~3_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & (\DP|registers|r6|read [17])) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|registers|r4|read [17]))))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r6|read [17]),
	.datac(\DP|registers|r4|read [17]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux14~3 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux14~4 (
// Equation(s):
// \DP|registers|u3|Mux14~4_combout  = (\DP|registers|u3|Mux14~3_combout  & (((\DP|registers|r7|read [17]) # (\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|registers|u3|Mux14~3_combout  & (\DP|registers|r5|read [17] & 
// ((!\DP|instructions|instructionMemory|WideOr2~combout ))))

	.dataa(\DP|registers|r5|read [17]),
	.datab(\DP|registers|r7|read [17]),
	.datac(\DP|registers|u3|Mux14~3_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux14~4 .lut_mask = 16'hF0CA;
defparam \DP|registers|u3|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux14~5 (
// Equation(s):
// \DP|registers|u3|Mux14~5_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux14~4_combout )) # (!\DP|registers|u3|Mux14~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|u3|Mux14~1_combout  & (\DP|registers|r1|read 
// [17])))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|u3|Mux14~1_combout ),
	.datac(\DP|registers|r1|read [17]),
	.datad(\DP|registers|u3|Mux14~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux14~5 .lut_mask = 16'hEA62;
defparam \DP|registers|u3|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux14~6 (
// Equation(s):
// \DP|registers|u3|Mux14~6_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux14~5_combout  & (\DP|registers|r3|read [17])) # (!\DP|registers|u3|Mux14~5_combout  & ((\DP|registers|r2|read [17]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux14~5_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r3|read [17]),
	.datac(\DP|registers|r2|read [17]),
	.datad(\DP|registers|u3|Mux14~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux14~6 .lut_mask = 16'hDDA0;
defparam \DP|registers|u3|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux14~9 (
// Equation(s):
// \DP|registers|u3|Mux14~9_combout  = (\DP|instructions|instructionMemory|Equal6~0_combout  & (\DP|registers|u3|Mux14~8_combout )) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout  & 
// (\DP|registers|u3|Mux14~8_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u3|Mux14~6_combout )))))

	.dataa(\DP|registers|u3|Mux14~8_combout ),
	.datab(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u3|Mux14~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux14~9 .lut_mask = 16'hABA8;
defparam \DP|registers|u3|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
fiftyfivenm_lcell_comb \DP|op2Mux|out[16]~56 (
// Equation(s):
// \DP|op2Mux|out[16]~56_combout  = (\CU|ALUsrc~combout  & (((\CU|immSel [0] & \CU|immSel [1])))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux15~11_combout ))

	.dataa(\DP|registers|u3|Mux15~11_combout ),
	.datab(\CU|immSel [0]),
	.datac(\CU|immSel [1]),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[16]~56_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[16]~56 .lut_mask = 16'hC0AA;
defparam \DP|op2Mux|out[16]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N6
fiftyfivenm_lcell_comb \DP|logic|out~18 (
// Equation(s):
// \DP|logic|out~18_combout  = (\DP|registers|u2|Mux15~12_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux15~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(\DP|registers|u3|Mux15~11_combout ),
	.datad(\DP|registers|u2|Mux15~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~18 .lut_mask = 16'hFFD8;
defparam \DP|logic|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
fiftyfivenm_lcell_comb \DP|logic|Mux15~2 (
// Equation(s):
// \DP|logic|Mux15~2_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout  & (\DP|registers|u2|Mux14~11_combout )) # (!\DP|logic|Mux19~5_combout  & ((!\DP|logic|out~18_combout 
// )))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux14~11_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|out~18_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux15~2 .lut_mask = 16'hE0E5;
defparam \DP|logic|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
fiftyfivenm_lcell_comb \DP|logic|out~17 (
// Equation(s):
// \DP|logic|out~17_combout  = \DP|op2Mux|out[16]~56_combout  $ (\DP|registers|u2|Mux15~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|op2Mux|out[16]~56_combout ),
	.datad(\DP|registers|u2|Mux15~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~17 .lut_mask = 16'h0FF0;
defparam \DP|logic|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N14
fiftyfivenm_lcell_comb \DP|logic|Mux15~3 (
// Equation(s):
// \DP|logic|Mux15~3_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux15~2_combout  & (\DP|registers|u2|Mux16~11_combout )) # (!\DP|logic|Mux15~2_combout  & ((\DP|logic|out~17_combout ))))) # (!\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux15~2_combout 
// ))))

	.dataa(\DP|registers|u2|Mux16~11_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|logic|Mux15~2_combout ),
	.datad(\DP|logic|out~17_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux15~3 .lut_mask = 16'hBCB0;
defparam \DP|logic|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
fiftyfivenm_lcell_comb \DP|logic|Mux15~4 (
// Equation(s):
// \DP|logic|Mux15~4_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux19~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~51_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux15~3_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux15~3_combout ),
	.datad(\DP|logic|Add0~51_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux15~4 .lut_mask = 16'hDC98;
defparam \DP|logic|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
fiftyfivenm_lcell_comb \DP|logic|Mux15~5 (
// Equation(s):
// \DP|logic|Mux15~5_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|registers|u2|Mux15~12_combout  & ((\DP|op2Mux|out[16]~56_combout ) # (\DP|logic|Mux15~4_combout ))) # (!\DP|registers|u2|Mux15~12_combout  & (\DP|op2Mux|out[16]~56_combout  & 
// \DP|logic|Mux15~4_combout )))) # (!\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux15~4_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|registers|u2|Mux15~12_combout ),
	.datac(\DP|op2Mux|out[16]~56_combout ),
	.datad(\DP|logic|Mux15~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux15~5 .lut_mask = 16'hFD80;
defparam \DP|logic|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
fiftyfivenm_lcell_comb \DP|outMux|out[16]~16 (
// Equation(s):
// \DP|outMux|out[16]~16_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a16 )) # (!\CU|WB~combout  & ((\DP|logic|Mux15~5_combout )))

	.dataa(\CU|WB~combout ),
	.datab(gnd),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\DP|logic|Mux15~5_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[16]~16 .lut_mask = 16'hF5A0;
defparam \DP|outMux|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N1
dffeas \DP|registers|r15|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N31
dffeas \DP|registers|r14|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
fiftyfivenm_lcell_comb \DP|registers|r13|read[16]~feeder (
// Equation(s):
// \DP|registers|r13|read[16]~feeder_combout  = \DP|outMux|out[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[16]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r13|read[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[16]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r13|read[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N23
dffeas \DP|registers|r13|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N19
dffeas \DP|registers|r12|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~10 (
// Equation(s):
// \DP|registers|u2|Mux15~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r13|read [16]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r12|read [16] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r13|read [16]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r12|read [16]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~10 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~11 (
// Equation(s):
// \DP|registers|u2|Mux15~11_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux15~10_combout  & (\DP|registers|r15|read [16])) # (!\DP|registers|u2|Mux15~10_combout  & ((\DP|registers|r14|read [16]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux15~10_combout ))))

	.dataa(\DP|registers|r15|read [16]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r14|read [16]),
	.datad(\DP|registers|u2|Mux15~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~11 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~1 (
// Equation(s):
// \DP|registers|u2|Mux15~1_combout  = (\DP|registers|r31|read [16] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [16]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~1 .lut_mask = 16'hE0C0;
defparam \DP|registers|u2|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~0 (
// Equation(s):
// \DP|registers|u2|Mux15~0_combout  = (\DP|registers|r30|read [16] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [16]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~0 .lut_mask = 16'hE0C0;
defparam \DP|registers|u2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~2 (
// Equation(s):
// \DP|registers|u2|Mux15~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux15~1_combout )) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux15~0_combout ))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|registers|u2|Mux15~1_combout ),
	.datab(\DP|registers|u2|Mux15~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~2 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
fiftyfivenm_lcell_comb \DP|registers|r9|read[16]~feeder (
// Equation(s):
// \DP|registers|r9|read[16]~feeder_combout  = \DP|outMux|out[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[16]~16_combout ),
	.cin(gnd),
	.combout(\DP|registers|r9|read[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[16]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r9|read[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N13
dffeas \DP|registers|r9|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N3
dffeas \DP|registers|r11|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
fiftyfivenm_lcell_comb \DP|registers|r10|read[16]~feeder (
// Equation(s):
// \DP|registers|r10|read[16]~feeder_combout  = \DP|outMux|out[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[16]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[16]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N13
dffeas \DP|registers|r10|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N7
dffeas \DP|registers|r8|read[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[16] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~3 (
// Equation(s):
// \DP|registers|u2|Mux15~3_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r10|read [16])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r8|read [16])))))

	.dataa(\DP|registers|r10|read [16]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r8|read [16]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~3 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~4 (
// Equation(s):
// \DP|registers|u2|Mux15~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux15~3_combout  & ((\DP|registers|r11|read [16]))) # (!\DP|registers|u2|Mux15~3_combout  & (\DP|registers|r9|read [16])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux15~3_combout ))))

	.dataa(\DP|registers|r9|read [16]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r11|read [16]),
	.datad(\DP|registers|u2|Mux15~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~4 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~5 (
// Equation(s):
// \DP|registers|u2|Mux15~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|instructions|instructionMemory|WideOr3~combout ) # ((\DP|registers|r5|read [16])))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r4|read [16])))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r4|read [16]),
	.datad(\DP|registers|r5|read [16]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~5 .lut_mask = 16'hBA98;
defparam \DP|registers|u2|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~6 (
// Equation(s):
// \DP|registers|u2|Mux15~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux15~5_combout  & ((\DP|registers|r7|read [16]))) # (!\DP|registers|u2|Mux15~5_combout  & (\DP|registers|r6|read [16])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux15~5_combout ))))

	.dataa(\DP|registers|r6|read [16]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r7|read [16]),
	.datad(\DP|registers|u2|Mux15~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~6 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~7 (
// Equation(s):
// \DP|registers|u2|Mux15~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux15~6_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read 
// [16])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [16]),
	.datad(\DP|registers|u2|Mux15~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~7 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~8 (
// Equation(s):
// \DP|registers|u2|Mux15~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux15~7_combout  & (\DP|registers|r3|read [16])) # (!\DP|registers|u2|Mux15~7_combout  & ((\DP|registers|r2|read [16]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux15~7_combout ))))

	.dataa(\DP|registers|r3|read [16]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [16]),
	.datad(\DP|registers|u2|Mux15~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~9 (
// Equation(s):
// \DP|registers|u2|Mux15~9_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux15~4_combout ) # ((\DP|registers|u2|Mux0~2_combout )))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (((!\DP|registers|u2|Mux0~2_combout  & \DP|registers|u2|Mux15~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux15~4_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux15~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~9 .lut_mask = 16'hADA8;
defparam \DP|registers|u2|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~12 (
// Equation(s):
// \DP|registers|u2|Mux15~12_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux15~9_combout  & (\DP|registers|u2|Mux15~11_combout )) # (!\DP|registers|u2|Mux15~9_combout  & ((\DP|registers|u2|Mux15~2_combout ))))) # 
// (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux15~9_combout ))))

	.dataa(\DP|registers|u2|Mux15~11_combout ),
	.datab(\DP|registers|u2|Mux15~2_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux15~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~12 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
fiftyfivenm_lcell_comb \DP|logic|Mux16~0 (
// Equation(s):
// \DP|logic|Mux16~0_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux17~12_combout ) # ((!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux15~12_combout  & \DP|logic|Mux19~5_combout ))))

	.dataa(\DP|registers|u2|Mux17~12_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux15~12_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux16~0 .lut_mask = 16'hB8CC;
defparam \DP|logic|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
fiftyfivenm_lcell_comb \DP|logic|Mux16~1 (
// Equation(s):
// \DP|logic|Mux16~1_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~48_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux16~0_combout ))

	.dataa(gnd),
	.datab(\DP|logic|Mux16~0_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|logic|Add0~48_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux16~1 .lut_mask = 16'hFC0C;
defparam \DP|logic|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
fiftyfivenm_lcell_comb \DP|logic|Mux16~4 (
// Equation(s):
// \DP|logic|Mux16~4_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux16~3_combout )))) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux16~2_combout  & ((\DP|logic|Mux16~1_combout ))) # (!\DP|logic|Mux16~2_combout  & (!\DP|logic|Mux16~3_combout  & 
// !\DP|logic|Mux16~1_combout ))))

	.dataa(\DP|logic|Mux16~2_combout ),
	.datab(\DP|logic|Mux16~3_combout ),
	.datac(\DP|logic|Mux16~1_combout ),
	.datad(\DP|logic|Mux19~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux16~4 .lut_mask = 16'hCCA1;
defparam \DP|logic|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
fiftyfivenm_lcell_comb \DP|outMux|out[15]~15 (
// Equation(s):
// \DP|outMux|out[15]~15_combout  = (\CU|WB~combout  & ((\DP|memory|memory_rtl_0|auto_generated|ram_block1a15 ))) # (!\CU|WB~combout  & (\DP|logic|Mux16~4_combout ))

	.dataa(\CU|WB~combout ),
	.datab(gnd),
	.datac(\DP|logic|Mux16~4_combout ),
	.datad(\DP|memory|memory_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\DP|outMux|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[15]~15 .lut_mask = 16'hFA50;
defparam \DP|outMux|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N25
dffeas \DP|registers|r31|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~2 (
// Equation(s):
// \DP|registers|u2|Mux16~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r31|read [15])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|registers|r30|read [15])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r31|read [15]),
	.datac(\DP|registers|r30|read [15]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~2 .lut_mask = 16'hD800;
defparam \DP|registers|u2|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~3 (
// Equation(s):
// \DP|registers|u2|Mux16~3_combout  = (\DP|registers|u2|Mux16~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux16~2_combout ),
	.datac(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~3 .lut_mask = 16'hCC80;
defparam \DP|registers|u2|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~4 (
// Equation(s):
// \DP|registers|u2|Mux16~4_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|r6|read [15]) # (\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (\DP|registers|r4|read [15] & ((!\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r4|read [15]),
	.datac(\DP|registers|r6|read [15]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~4 .lut_mask = 16'hAAE4;
defparam \DP|registers|u2|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~5 (
// Equation(s):
// \DP|registers|u2|Mux16~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux16~4_combout  & (\DP|registers|r7|read [15])) # (!\DP|registers|u2|Mux16~4_combout  & ((\DP|registers|r5|read [15]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux16~4_combout ))))

	.dataa(\DP|registers|r7|read [15]),
	.datab(\DP|registers|r5|read [15]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|u2|Mux16~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~5 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~6 (
// Equation(s):
// \DP|registers|u2|Mux16~6_combout  = (\DP|registers|u2|Mux0~4_combout  & ((\DP|registers|u2|Mux0~5_combout  & ((\DP|registers|u2|Mux16~5_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|r1|read [15])))) # (!\DP|registers|u2|Mux0~4_combout  
// & (((\DP|registers|u2|Mux0~5_combout ))))

	.dataa(\DP|registers|u2|Mux0~4_combout ),
	.datab(\DP|registers|r1|read [15]),
	.datac(\DP|registers|u2|Mux16~5_combout ),
	.datad(\DP|registers|u2|Mux0~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~6 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~7 (
// Equation(s):
// \DP|registers|u2|Mux16~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux16~6_combout  & ((\DP|registers|r3|read [15]))) # (!\DP|registers|u2|Mux16~6_combout  & (\DP|registers|r2|read [15])))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux16~6_combout ))))

	.dataa(\DP|registers|u2|Mux0~3_combout ),
	.datab(\DP|registers|r2|read [15]),
	.datac(\DP|registers|r3|read [15]),
	.datad(\DP|registers|u2|Mux16~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~7 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~8 (
// Equation(s):
// \DP|registers|u2|Mux16~8_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux16~3_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout )))) # (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux16~7_combout  & 
// !\DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|registers|u2|Mux16~3_combout ),
	.datac(\DP|registers|u2|Mux16~7_combout ),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~8 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N5
dffeas \DP|registers|r15|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N9
dffeas \DP|registers|r13|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
fiftyfivenm_lcell_comb \DP|registers|r14|read[15]~feeder (
// Equation(s):
// \DP|registers|r14|read[15]~feeder_combout  = \DP|outMux|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[15]~15_combout ),
	.cin(gnd),
	.combout(\DP|registers|r14|read[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r14|read[15]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r14|read[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N29
dffeas \DP|registers|r14|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r14|read[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N13
dffeas \DP|registers|r12|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~9 (
// Equation(s):
// \DP|registers|u2|Mux16~9_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r14|read [15])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r12|read [15])))))

	.dataa(\DP|registers|r14|read [15]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r12|read [15]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~9 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~10 (
// Equation(s):
// \DP|registers|u2|Mux16~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux16~9_combout  & (\DP|registers|r15|read [15])) # (!\DP|registers|u2|Mux16~9_combout  & ((\DP|registers|r13|read [15]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux16~9_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r15|read [15]),
	.datac(\DP|registers|r13|read [15]),
	.datad(\DP|registers|u2|Mux16~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~10 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
fiftyfivenm_lcell_comb \DP|registers|r9|read[15]~feeder (
// Equation(s):
// \DP|registers|r9|read[15]~feeder_combout  = \DP|outMux|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[15]~15_combout ),
	.cin(gnd),
	.combout(\DP|registers|r9|read[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[15]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r9|read[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N7
dffeas \DP|registers|r9|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N31
dffeas \DP|registers|r8|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~0 (
// Equation(s):
// \DP|registers|u2|Mux16~0_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r9|read [15])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r8|read [15])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r9|read [15]),
	.datac(\DP|registers|r8|read [15]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~0 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N12
fiftyfivenm_lcell_comb \DP|registers|r11|read[15]~feeder (
// Equation(s):
// \DP|registers|r11|read[15]~feeder_combout  = \DP|outMux|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[15]~15_combout ),
	.cin(gnd),
	.combout(\DP|registers|r11|read[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r11|read[15]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r11|read[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N13
dffeas \DP|registers|r11|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r11|read[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y18_N1
dffeas \DP|registers|r10|read[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[15] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~1 (
// Equation(s):
// \DP|registers|u2|Mux16~1_combout  = (\DP|registers|u2|Mux16~0_combout  & ((\DP|registers|r11|read [15]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux16~0_combout  & (((\DP|registers|r10|read [15] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|u2|Mux16~0_combout ),
	.datab(\DP|registers|r11|read [15]),
	.datac(\DP|registers|r10|read [15]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~1 .lut_mask = 16'hD8AA;
defparam \DP|registers|u2|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~11 (
// Equation(s):
// \DP|registers|u2|Mux16~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux16~8_combout  & (\DP|registers|u2|Mux16~10_combout )) # (!\DP|registers|u2|Mux16~8_combout  & ((\DP|registers|u2|Mux16~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux16~8_combout ))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux16~8_combout ),
	.datac(\DP|registers|u2|Mux16~10_combout ),
	.datad(\DP|registers|u2|Mux16~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~11 .lut_mask = 16'hE6C4;
defparam \DP|registers|u2|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N2
fiftyfivenm_lcell_comb \DP|logic|out~16 (
// Equation(s):
// \DP|logic|out~16_combout  = (\DP|registers|u2|Mux17~12_combout ) # ((\CU|ALUsrc~combout  & ((\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux17~11_combout )))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u3|Mux17~11_combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u2|Mux17~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~16 .lut_mask = 16'hFFE4;
defparam \DP|logic|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N12
fiftyfivenm_lcell_comb \DP|logic|Mux17~2 (
// Equation(s):
// \DP|logic|Mux17~2_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout  & (\DP|registers|u2|Mux16~11_combout )) # (!\DP|logic|Mux19~5_combout  & ((!\DP|logic|out~16_combout 
// )))))

	.dataa(\DP|registers|u2|Mux16~11_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|out~16_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux17~2 .lut_mask = 16'hE0E3;
defparam \DP|logic|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N24
fiftyfivenm_lcell_comb \DP|logic|out~15 (
// Equation(s):
// \DP|logic|out~15_combout  = \DP|op2Mux|out[14]~54_combout  $ (\DP|registers|u2|Mux17~12_combout )

	.dataa(\DP|op2Mux|out[14]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux17~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~15 .lut_mask = 16'h55AA;
defparam \DP|logic|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N30
fiftyfivenm_lcell_comb \DP|logic|Mux17~3 (
// Equation(s):
// \DP|logic|Mux17~3_combout  = (\DP|logic|Mux17~2_combout  & (((\DP|registers|u2|Mux18~11_combout )) # (!\DP|logic|Mux19~4_combout ))) # (!\DP|logic|Mux17~2_combout  & (\DP|logic|Mux19~4_combout  & ((\DP|logic|out~15_combout ))))

	.dataa(\DP|logic|Mux17~2_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux18~11_combout ),
	.datad(\DP|logic|out~15_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux17~3 .lut_mask = 16'hE6A2;
defparam \DP|logic|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N16
fiftyfivenm_lcell_comb \DP|logic|Mux17~4 (
// Equation(s):
// \DP|logic|Mux17~4_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux19~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~45_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux17~3_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux17~3_combout ),
	.datad(\DP|logic|Add0~45_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux17~4 .lut_mask = 16'hDC98;
defparam \DP|logic|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N18
fiftyfivenm_lcell_comb \DP|logic|Mux17~5 (
// Equation(s):
// \DP|logic|Mux17~5_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|registers|u2|Mux17~12_combout  & ((\DP|op2Mux|out[14]~54_combout ) # (\DP|logic|Mux17~4_combout ))) # (!\DP|registers|u2|Mux17~12_combout  & (\DP|op2Mux|out[14]~54_combout  & 
// \DP|logic|Mux17~4_combout )))) # (!\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux17~4_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|registers|u2|Mux17~12_combout ),
	.datac(\DP|op2Mux|out[14]~54_combout ),
	.datad(\DP|logic|Mux17~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux17~5 .lut_mask = 16'hFD80;
defparam \DP|logic|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
fiftyfivenm_lcell_comb \DP|outMux|out[14]~14 (
// Equation(s):
// \DP|outMux|out[14]~14_combout  = (\CU|WB~combout  & ((\DP|memory|memory_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (!\CU|WB~combout  & (\DP|logic|Mux17~5_combout ))

	.dataa(\CU|WB~combout ),
	.datab(gnd),
	.datac(\DP|logic|Mux17~5_combout ),
	.datad(\DP|memory|memory_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\DP|outMux|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[14]~14 .lut_mask = 16'hFA50;
defparam \DP|outMux|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N19
dffeas \DP|registers|r31|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~1 (
// Equation(s):
// \DP|registers|u2|Mux17~1_combout  = (\DP|registers|r31|read [14] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|r31|read [14]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~1 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~0 (
// Equation(s):
// \DP|registers|u2|Mux17~0_combout  = (\DP|registers|r30|read [14] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|r30|read [14]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~0 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~2 (
// Equation(s):
// \DP|registers|u2|Mux17~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux17~1_combout )) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux17~0_combout ))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|u2|Mux17~1_combout ),
	.datac(\DP|registers|u2|Mux17~0_combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~2 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
fiftyfivenm_lcell_comb \DP|registers|r9|read[14]~feeder (
// Equation(s):
// \DP|registers|r9|read[14]~feeder_combout  = \DP|outMux|out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[14]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[14]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N21
dffeas \DP|registers|r9|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N15
dffeas \DP|registers|r11|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
fiftyfivenm_lcell_comb \DP|registers|r10|read[14]~feeder (
// Equation(s):
// \DP|registers|r10|read[14]~feeder_combout  = \DP|outMux|out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[14]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[14]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N27
dffeas \DP|registers|r10|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N17
dffeas \DP|registers|r8|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~3 (
// Equation(s):
// \DP|registers|u2|Mux17~3_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r10|read [14])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r8|read [14])))))

	.dataa(\DP|registers|r10|read [14]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r8|read [14]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~3 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~4 (
// Equation(s):
// \DP|registers|u2|Mux17~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux17~3_combout  & ((\DP|registers|r11|read [14]))) # (!\DP|registers|u2|Mux17~3_combout  & (\DP|registers|r9|read [14])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux17~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [14]),
	.datac(\DP|registers|r11|read [14]),
	.datad(\DP|registers|u2|Mux17~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~4 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~5 (
// Equation(s):
// \DP|registers|u2|Mux17~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|instructions|instructionMemory|WideOr3~combout ) # ((\DP|registers|r5|read [14])))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r4|read [14])))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r4|read [14]),
	.datad(\DP|registers|r5|read [14]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~5 .lut_mask = 16'hBA98;
defparam \DP|registers|u2|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~6 (
// Equation(s):
// \DP|registers|u2|Mux17~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux17~5_combout  & ((\DP|registers|r7|read [14]))) # (!\DP|registers|u2|Mux17~5_combout  & (\DP|registers|r6|read [14])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux17~5_combout ))))

	.dataa(\DP|registers|r6|read [14]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r7|read [14]),
	.datad(\DP|registers|u2|Mux17~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~6 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~7 (
// Equation(s):
// \DP|registers|u2|Mux17~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux17~6_combout ) # (!\DP|registers|u2|Mux0~4_combout )))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|r1|read [14] & ((\DP|registers|u2|Mux0~4_combout 
// ))))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|r1|read [14]),
	.datac(\DP|registers|u2|Mux17~6_combout ),
	.datad(\DP|registers|u2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~7 .lut_mask = 16'hE4AA;
defparam \DP|registers|u2|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~8 (
// Equation(s):
// \DP|registers|u2|Mux17~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux17~7_combout  & (\DP|registers|r3|read [14])) # (!\DP|registers|u2|Mux17~7_combout  & ((\DP|registers|r2|read [14]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux17~7_combout ))))

	.dataa(\DP|registers|r3|read [14]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [14]),
	.datad(\DP|registers|u2|Mux17~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~9 (
// Equation(s):
// \DP|registers|u2|Mux17~9_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux17~4_combout ) # ((\DP|registers|u2|Mux0~2_combout )))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (((!\DP|registers|u2|Mux0~2_combout  & \DP|registers|u2|Mux17~8_combout ))))

	.dataa(\DP|registers|u2|Mux17~4_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux17~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~9 .lut_mask = 16'hCBC8;
defparam \DP|registers|u2|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
fiftyfivenm_lcell_comb \DP|registers|r13|read[14]~feeder (
// Equation(s):
// \DP|registers|r13|read[14]~feeder_combout  = \DP|outMux|out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[14]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r13|read[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[14]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r13|read[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N1
dffeas \DP|registers|r13|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N27
dffeas \DP|registers|r12|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~10 (
// Equation(s):
// \DP|registers|u2|Mux17~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r13|read [14]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r12|read [14] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r13|read [14]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r12|read [14]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~10 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N31
dffeas \DP|registers|r15|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N25
dffeas \DP|registers|r14|read[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[14] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~11 (
// Equation(s):
// \DP|registers|u2|Mux17~11_combout  = (\DP|registers|u2|Mux17~10_combout  & ((\DP|registers|r15|read [14]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux17~10_combout  & (((\DP|registers|r14|read [14] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|u2|Mux17~10_combout ),
	.datab(\DP|registers|r15|read [14]),
	.datac(\DP|registers|r14|read [14]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~11 .lut_mask = 16'hD8AA;
defparam \DP|registers|u2|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~12 (
// Equation(s):
// \DP|registers|u2|Mux17~12_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux17~9_combout  & ((\DP|registers|u2|Mux17~11_combout ))) # (!\DP|registers|u2|Mux17~9_combout  & (\DP|registers|u2|Mux17~2_combout )))) # 
// (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux17~9_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|registers|u2|Mux17~2_combout ),
	.datac(\DP|registers|u2|Mux17~9_combout ),
	.datad(\DP|registers|u2|Mux17~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~12 .lut_mask = 16'hF858;
defparam \DP|registers|u2|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
fiftyfivenm_lcell_comb \DP|logic|Mux18~0 (
// Equation(s):
// \DP|logic|Mux18~0_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux19~12_combout )) # (!\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux17~12_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux19~4_combout ))))

	.dataa(\DP|registers|u2|Mux19~12_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux17~12_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux18~0 .lut_mask = 16'hBBC0;
defparam \DP|logic|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
fiftyfivenm_lcell_comb \DP|logic|Mux18~1 (
// Equation(s):
// \DP|logic|Mux18~1_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~42_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux18~0_combout ))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(gnd),
	.datac(\DP|logic|Mux18~0_combout ),
	.datad(\DP|logic|Add0~42_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux18~1 .lut_mask = 16'hFA50;
defparam \DP|logic|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
fiftyfivenm_lcell_comb \DP|logic|Mux18~4 (
// Equation(s):
// \DP|logic|Mux18~4_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux18~3_combout )))) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux18~2_combout  & ((\DP|logic|Mux18~1_combout ))) # (!\DP|logic|Mux18~2_combout  & (!\DP|logic|Mux18~3_combout  & 
// !\DP|logic|Mux18~1_combout ))))

	.dataa(\DP|logic|Mux18~2_combout ),
	.datab(\DP|logic|Mux18~3_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux18~1_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux18~4 .lut_mask = 16'hCAC1;
defparam \DP|logic|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N10
fiftyfivenm_lcell_comb \DP|outMux|out[13]~13 (
// Equation(s):
// \DP|outMux|out[13]~13_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a13 )) # (!\CU|WB~combout  & ((\DP|logic|Mux18~4_combout )))

	.dataa(\DP|memory|memory_rtl_0|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(\CU|WB~combout ),
	.datad(\DP|logic|Mux18~4_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[13]~13 .lut_mask = 16'hAFA0;
defparam \DP|outMux|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N11
dffeas \DP|registers|r15|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N21
dffeas \DP|registers|r13|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y18_N21
dffeas \DP|registers|r12|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N13
dffeas \DP|registers|r14|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~9 (
// Equation(s):
// \DP|registers|u2|Mux18~9_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|instructions|instructionMemory|WideOr3~combout )) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r14|read [13]))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r12|read [13]))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r12|read [13]),
	.datad(\DP|registers|r14|read [13]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~9 .lut_mask = 16'hDC98;
defparam \DP|registers|u2|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~10 (
// Equation(s):
// \DP|registers|u2|Mux18~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux18~9_combout  & (\DP|registers|r15|read [13])) # (!\DP|registers|u2|Mux18~9_combout  & ((\DP|registers|r13|read [13]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux18~9_combout ))))

	.dataa(\DP|registers|r15|read [13]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r13|read [13]),
	.datad(\DP|registers|u2|Mux18~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~10 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N20
fiftyfivenm_lcell_comb \DP|registers|r9|read[13]~feeder (
// Equation(s):
// \DP|registers|r9|read[13]~feeder_combout  = \DP|outMux|out[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[13]~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|r9|read[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[13]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r9|read[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N21
dffeas \DP|registers|r9|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N31
dffeas \DP|registers|r8|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~0 (
// Equation(s):
// \DP|registers|u2|Mux18~0_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r9|read [13]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r8|read [13] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r9|read [13]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r8|read [13]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~0 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N2
fiftyfivenm_lcell_comb \DP|registers|r11|read[13]~feeder (
// Equation(s):
// \DP|registers|r11|read[13]~feeder_combout  = \DP|outMux|out[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[13]~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|r11|read[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r11|read[13]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r11|read[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N3
dffeas \DP|registers|r11|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r11|read[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N5
dffeas \DP|registers|r10|read[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[13] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~1 (
// Equation(s):
// \DP|registers|u2|Mux18~1_combout  = (\DP|registers|u2|Mux18~0_combout  & ((\DP|registers|r11|read [13]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux18~0_combout  & (((\DP|registers|r10|read [13] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|u2|Mux18~0_combout ),
	.datab(\DP|registers|r11|read [13]),
	.datac(\DP|registers|r10|read [13]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~1 .lut_mask = 16'hD8AA;
defparam \DP|registers|u2|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~2 (
// Equation(s):
// \DP|registers|u2|Mux18~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r31|read [13])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|registers|r30|read [13])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r31|read [13]),
	.datac(\DP|registers|r30|read [13]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~2 .lut_mask = 16'hD800;
defparam \DP|registers|u2|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~3 (
// Equation(s):
// \DP|registers|u2|Mux18~3_combout  = (\DP|registers|u2|Mux18~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u2|Mux18~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~3 .lut_mask = 16'hF800;
defparam \DP|registers|u2|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~4 (
// Equation(s):
// \DP|registers|u2|Mux18~4_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r6|read [13]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r4|read [13] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r6|read [13]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r4|read [13]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~4 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~5 (
// Equation(s):
// \DP|registers|u2|Mux18~5_combout  = (\DP|registers|u2|Mux18~4_combout  & (((\DP|registers|r7|read [13]) # (!\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|registers|u2|Mux18~4_combout  & (\DP|registers|r5|read [13] & 
// ((\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r5|read [13]),
	.datab(\DP|registers|r7|read [13]),
	.datac(\DP|registers|u2|Mux18~4_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~5 .lut_mask = 16'hCAF0;
defparam \DP|registers|u2|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~6 (
// Equation(s):
// \DP|registers|u2|Mux18~6_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux18~5_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read 
// [13])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [13]),
	.datad(\DP|registers|u2|Mux18~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~6 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~7 (
// Equation(s):
// \DP|registers|u2|Mux18~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux18~6_combout  & (\DP|registers|r3|read [13])) # (!\DP|registers|u2|Mux18~6_combout  & ((\DP|registers|r2|read [13]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux18~6_combout ))))

	.dataa(\DP|registers|r3|read [13]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [13]),
	.datad(\DP|registers|u2|Mux18~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~7 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~8 (
// Equation(s):
// \DP|registers|u2|Mux18~8_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux0~2_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout  & 
// (\DP|registers|u2|Mux18~3_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux18~7_combout )))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux18~3_combout ),
	.datad(\DP|registers|u2|Mux18~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~8 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~11 (
// Equation(s):
// \DP|registers|u2|Mux18~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux18~8_combout  & (\DP|registers|u2|Mux18~10_combout )) # (!\DP|registers|u2|Mux18~8_combout  & ((\DP|registers|u2|Mux18~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux18~8_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux18~10_combout ),
	.datac(\DP|registers|u2|Mux18~1_combout ),
	.datad(\DP|registers|u2|Mux18~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~11 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
fiftyfivenm_lcell_comb \DP|logic|out~14 (
// Equation(s):
// \DP|logic|out~14_combout  = (\DP|registers|u2|Mux19~12_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux19~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(\DP|registers|u3|Mux19~11_combout ),
	.datad(\DP|registers|u2|Mux19~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~14 .lut_mask = 16'hFFD8;
defparam \DP|logic|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
fiftyfivenm_lcell_comb \DP|logic|Mux19~6 (
// Equation(s):
// \DP|logic|Mux19~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout ) # ((\DP|registers|u2|Mux18~11_combout )))) # (!\DP|logic|Mux19~5_combout  & (!\DP|logic|Mux19~4_combout  & ((!\DP|logic|out~14_combout ))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux18~11_combout ),
	.datad(\DP|logic|out~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~6 .lut_mask = 16'hA8B9;
defparam \DP|logic|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
fiftyfivenm_lcell_comb \DP|logic|out~13 (
// Equation(s):
// \DP|logic|out~13_combout  = \DP|op2Mux|out[12]~52_combout  $ (\DP|registers|u2|Mux19~12_combout )

	.dataa(\DP|op2Mux|out[12]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux19~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~13 .lut_mask = 16'h55AA;
defparam \DP|logic|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
fiftyfivenm_lcell_comb \DP|logic|Mux19~7 (
// Equation(s):
// \DP|logic|Mux19~7_combout  = (\DP|logic|Mux19~6_combout  & (((\DP|registers|u2|Mux20~11_combout )) # (!\DP|logic|Mux19~4_combout ))) # (!\DP|logic|Mux19~6_combout  & (\DP|logic|Mux19~4_combout  & ((\DP|logic|out~13_combout ))))

	.dataa(\DP|logic|Mux19~6_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux20~11_combout ),
	.datad(\DP|logic|out~13_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~7 .lut_mask = 16'hE6A2;
defparam \DP|logic|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
fiftyfivenm_lcell_comb \DP|logic|Mux19~8 (
// Equation(s):
// \DP|logic|Mux19~8_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~39_combout )))) # (!\DP|logic|Mux19~3_combout  & (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux19~7_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux19~7_combout ),
	.datad(\DP|logic|Add0~39_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~8 .lut_mask = 16'hBA98;
defparam \DP|logic|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
fiftyfivenm_lcell_comb \DP|logic|Mux19~9 (
// Equation(s):
// \DP|logic|Mux19~9_combout  = (\DP|registers|u2|Mux19~12_combout  & ((\DP|logic|Mux19~8_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|op2Mux|out[12]~52_combout )))) # (!\DP|registers|u2|Mux19~12_combout  & (\DP|logic|Mux19~8_combout  & 
// ((\DP|op2Mux|out[12]~52_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|registers|u2|Mux19~12_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|op2Mux|out[12]~52_combout ),
	.datad(\DP|logic|Mux19~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~9 .lut_mask = 16'hFB80;
defparam \DP|logic|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
fiftyfivenm_lcell_comb \DP|outMux|out[12]~12 (
// Equation(s):
// \DP|outMux|out[12]~12_combout  = (\CU|WB~combout  & ((\DP|memory|memory_rtl_0|auto_generated|ram_block1a12 ))) # (!\CU|WB~combout  & (\DP|logic|Mux19~9_combout ))

	.dataa(\CU|WB~combout ),
	.datab(gnd),
	.datac(\DP|logic|Mux19~9_combout ),
	.datad(\DP|memory|memory_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\DP|outMux|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[12]~12 .lut_mask = 16'hFA50;
defparam \DP|outMux|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N17
dffeas \DP|registers|r2|read[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[12] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
fiftyfivenm_lcell_comb \DP|registers|u3|Mux19~7 (
// Equation(s):
// \DP|registers|u3|Mux19~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((!\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [12])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r5|read [12])))))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|registers|r4|read [12]),
	.datac(\DP|registers|r5|read [12]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux19~7 .lut_mask = 16'h44FA;
defparam \DP|registers|u3|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux19~8 (
// Equation(s):
// \DP|registers|u3|Mux19~8_combout  = (\DP|registers|u3|Mux19~7_combout  & ((\DP|registers|r7|read [12]) # ((!\DP|instructions|instructionMemory|WideOr1~combout )))) # (!\DP|registers|u3|Mux19~7_combout  & (((\DP|registers|r6|read [12] & 
// \DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|u3|Mux19~7_combout ),
	.datab(\DP|registers|r7|read [12]),
	.datac(\DP|registers|r6|read [12]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux19~8 .lut_mask = 16'hD8AA;
defparam \DP|registers|u3|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux19~9 (
// Equation(s):
// \DP|registers|u3|Mux19~9_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux19~8_combout ) # (!\DP|registers|u3|Mux14~1_combout )))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [12] & 
// ((\DP|registers|u3|Mux14~1_combout ))))

	.dataa(\DP|registers|r1|read [12]),
	.datab(\DP|registers|u3|Mux19~8_combout ),
	.datac(\DP|registers|u3|Mux14~2_combout ),
	.datad(\DP|registers|u3|Mux14~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux19~9 .lut_mask = 16'hCAF0;
defparam \DP|registers|u3|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux19~10 (
// Equation(s):
// \DP|registers|u3|Mux19~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux19~9_combout  & ((\DP|registers|r3|read [12]))) # (!\DP|registers|u3|Mux19~9_combout  & (\DP|registers|r2|read [12])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux19~9_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r2|read [12]),
	.datac(\DP|registers|r3|read [12]),
	.datad(\DP|registers|u3|Mux19~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux19~10 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux19~6 (
// Equation(s):
// \DP|registers|u3|Mux19~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r30|read [12]))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r31|read [12]))

	.dataa(\DP|registers|r31|read [12]),
	.datab(\DP|registers|r30|read [12]),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux19~6 .lut_mask = 16'hCCAA;
defparam \DP|registers|u3|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux19~11 (
// Equation(s):
// \DP|registers|u3|Mux19~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux19~6_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// (\DP|registers|u3|Mux19~10_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux19~10_combout ),
	.datad(\DP|registers|u3|Mux19~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux19~11 .lut_mask = 16'hDC10;
defparam \DP|registers|u3|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
fiftyfivenm_lcell_comb \DP|op2Mux|out[11]~51 (
// Equation(s):
// \DP|op2Mux|out[11]~51_combout  = (\CU|ALUsrc~combout  & ((\DP|imm|immOut[11]~41_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux20~6_combout ))

	.dataa(gnd),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux20~6_combout ),
	.datad(\DP|imm|immOut[11]~41_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[11]~51_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[11]~51 .lut_mask = 16'hFC30;
defparam \DP|op2Mux|out[11]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
fiftyfivenm_lcell_comb \DP|logic|Mux20~3 (
// Equation(s):
// \DP|logic|Mux20~3_combout  = (\DP|registers|u2|Mux20~11_combout  & ((\DP|logic|Mux19~3_combout ) # (\DP|op2Mux|out[11]~51_combout ))) # (!\DP|registers|u2|Mux20~11_combout  & (\DP|logic|Mux19~3_combout  & \DP|op2Mux|out[11]~51_combout ))

	.dataa(gnd),
	.datab(\DP|registers|u2|Mux20~11_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|op2Mux|out[11]~51_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux20~3 .lut_mask = 16'hFCC0;
defparam \DP|logic|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
fiftyfivenm_lcell_comb \DP|logic|Mux20~2 (
// Equation(s):
// \DP|logic|Mux20~2_combout  = (\DP|logic|Mux19~3_combout ) # ((\DP|logic|Mux19~5_combout ) # (\DP|registers|u2|Mux20~11_combout  $ (\DP|op2Mux|out[11]~51_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|registers|u2|Mux20~11_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|op2Mux|out[11]~51_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux20~2 .lut_mask = 16'hFBFE;
defparam \DP|logic|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
fiftyfivenm_lcell_comb \DP|logic|Mux20~0 (
// Equation(s):
// \DP|logic|Mux20~0_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux21~12_combout ) # ((!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux19~5_combout  & \DP|registers|u2|Mux19~12_combout ))))

	.dataa(\DP|registers|u2|Mux21~12_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|registers|u2|Mux19~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux20~0 .lut_mask = 16'hBC8C;
defparam \DP|logic|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
fiftyfivenm_lcell_comb \DP|logic|Mux20~1 (
// Equation(s):
// \DP|logic|Mux20~1_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~36_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux20~0_combout ))

	.dataa(gnd),
	.datab(\DP|logic|Mux20~0_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|logic|Add0~36_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux20~1 .lut_mask = 16'hFC0C;
defparam \DP|logic|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
fiftyfivenm_lcell_comb \DP|logic|Mux20~4 (
// Equation(s):
// \DP|logic|Mux20~4_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux20~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux20~2_combout  & ((\DP|logic|Mux20~1_combout ))) # (!\DP|logic|Mux20~2_combout  & (!\DP|logic|Mux20~3_combout  & 
// !\DP|logic|Mux20~1_combout ))))

	.dataa(\DP|logic|Mux20~3_combout ),
	.datab(\DP|logic|Mux20~2_combout ),
	.datac(\DP|logic|Mux20~1_combout ),
	.datad(\DP|logic|Mux19~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux20~4 .lut_mask = 16'hAAC1;
defparam \DP|logic|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
fiftyfivenm_lcell_comb \DP|outMux|out[11]~11 (
// Equation(s):
// \DP|outMux|out[11]~11_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a11 )) # (!\CU|WB~combout  & ((\DP|logic|Mux20~4_combout )))

	.dataa(\CU|WB~combout ),
	.datab(\DP|memory|memory_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\DP|logic|Mux20~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|outMux|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[11]~11 .lut_mask = 16'hD8D8;
defparam \DP|outMux|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N3
dffeas \DP|registers|r1|read[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r1|read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r1|read[11] .is_wysiwyg = "true";
defparam \DP|registers|r1|read[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux20~0 (
// Equation(s):
// \DP|registers|u3|Mux20~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|r6|read [11]))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// (\DP|registers|r4|read [11])))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r4|read [11]),
	.datac(\DP|registers|r6|read [11]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux20~0 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux20~1 (
// Equation(s):
// \DP|registers|u3|Mux20~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux20~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux20~0_combout  & (\DP|registers|r7|read 
// [11])) # (!\DP|registers|u3|Mux20~0_combout  & ((\DP|registers|r5|read [11])))))

	.dataa(\DP|registers|r7|read [11]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r5|read [11]),
	.datad(\DP|registers|u3|Mux20~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux20~1 .lut_mask = 16'hEE30;
defparam \DP|registers|u3|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux20~2 (
// Equation(s):
// \DP|registers|u3|Mux20~2_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux20~1_combout ) # (!\DP|registers|u3|Mux14~1_combout )))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [11] & 
// (\DP|registers|u3|Mux14~1_combout )))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|r1|read [11]),
	.datac(\DP|registers|u3|Mux14~1_combout ),
	.datad(\DP|registers|u3|Mux20~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux20~2 .lut_mask = 16'hEA4A;
defparam \DP|registers|u3|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux20~3 (
// Equation(s):
// \DP|registers|u3|Mux20~3_combout  = (\DP|registers|u3|Mux20~2_combout  & (((\DP|registers|r3|read [11]) # (!\DP|registers|u3|Mux14~0_combout )))) # (!\DP|registers|u3|Mux20~2_combout  & (\DP|registers|r2|read [11] & ((\DP|registers|u3|Mux14~0_combout ))))

	.dataa(\DP|registers|u3|Mux20~2_combout ),
	.datab(\DP|registers|r2|read [11]),
	.datac(\DP|registers|r3|read [11]),
	.datad(\DP|registers|u3|Mux14~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux20~3 .lut_mask = 16'hE4AA;
defparam \DP|registers|u3|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux20~4 (
// Equation(s):
// \DP|registers|u3|Mux20~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [11])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [11]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux20~4 .lut_mask = 16'hD500;
defparam \DP|registers|u3|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
fiftyfivenm_lcell_comb \DP|registers|u3|Mux20~5 (
// Equation(s):
// \DP|registers|u3|Mux20~5_combout  = (\DP|registers|u3|Mux20~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [11]))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [11]),
	.datad(\DP|registers|u3|Mux20~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux20~5 .lut_mask = 16'hEA00;
defparam \DP|registers|u3|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux20~6 (
// Equation(s):
// \DP|registers|u3|Mux20~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux20~5_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal6~0_combout  & 
// ((\DP|registers|u3|Mux20~5_combout ))) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & (\DP|registers|u3|Mux20~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datac(\DP|registers|u3|Mux20~3_combout ),
	.datad(\DP|registers|u3|Mux20~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux20~6 .lut_mask = 16'hFE10;
defparam \DP|registers|u3|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
fiftyfivenm_lcell_comb \DP|op2Mux|out[10]~50 (
// Equation(s):
// \DP|op2Mux|out[10]~50_combout  = (\CU|ALUsrc~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout ) # (\DP|imm|Mux8~0_combout )))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux21~11_combout ))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u3|Mux21~11_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|imm|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[10]~50 .lut_mask = 16'hEEE4;
defparam \DP|op2Mux|out[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
fiftyfivenm_lcell_comb \DP|logic|out~12 (
// Equation(s):
// \DP|logic|out~12_combout  = (\DP|registers|u2|Mux21~12_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux21~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u2|Mux21~12_combout ),
	.datac(\DP|imm|immOut[6]~8_combout ),
	.datad(\DP|registers|u3|Mux21~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~12 .lut_mask = 16'hFDEC;
defparam \DP|logic|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
fiftyfivenm_lcell_comb \DP|logic|Mux21~0 (
// Equation(s):
// \DP|logic|Mux21~0_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|registers|u2|Mux20~11_combout ) # ((\DP|logic|Mux19~4_combout )))) # (!\DP|logic|Mux19~5_combout  & (((!\DP|logic|out~12_combout  & !\DP|logic|Mux19~4_combout ))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|registers|u2|Mux20~11_combout ),
	.datac(\DP|logic|out~12_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux21~0 .lut_mask = 16'hAA8D;
defparam \DP|logic|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
fiftyfivenm_lcell_comb \DP|logic|out~11 (
// Equation(s):
// \DP|logic|out~11_combout  = \DP|registers|u2|Mux21~12_combout  $ (\DP|op2Mux|out[10]~50_combout )

	.dataa(gnd),
	.datab(\DP|registers|u2|Mux21~12_combout ),
	.datac(gnd),
	.datad(\DP|op2Mux|out[10]~50_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~11 .lut_mask = 16'h33CC;
defparam \DP|logic|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
fiftyfivenm_lcell_comb \DP|logic|Mux21~1 (
// Equation(s):
// \DP|logic|Mux21~1_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux21~0_combout  & (\DP|registers|u2|Mux22~11_combout )) # (!\DP|logic|Mux21~0_combout  & ((\DP|logic|out~11_combout ))))) # (!\DP|logic|Mux19~4_combout  & (\DP|logic|Mux21~0_combout 
// ))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|logic|Mux21~0_combout ),
	.datac(\DP|registers|u2|Mux22~11_combout ),
	.datad(\DP|logic|out~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux21~1 .lut_mask = 16'hE6C4;
defparam \DP|logic|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
fiftyfivenm_lcell_comb \DP|logic|Mux21~2 (
// Equation(s):
// \DP|logic|Mux21~2_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~33_combout )))) # (!\DP|logic|Mux19~3_combout  & (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux21~1_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux21~1_combout ),
	.datad(\DP|logic|Add0~33_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux21~2 .lut_mask = 16'hBA98;
defparam \DP|logic|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
fiftyfivenm_lcell_comb \DP|logic|Mux21~3 (
// Equation(s):
// \DP|logic|Mux21~3_combout  = (\DP|op2Mux|out[10]~50_combout  & ((\DP|logic|Mux21~2_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|registers|u2|Mux21~12_combout )))) # (!\DP|op2Mux|out[10]~50_combout  & (\DP|logic|Mux21~2_combout  & 
// ((\DP|registers|u2|Mux21~12_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|op2Mux|out[10]~50_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux21~2_combout ),
	.datad(\DP|registers|u2|Mux21~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux21~3 .lut_mask = 16'hF8B0;
defparam \DP|logic|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
fiftyfivenm_lcell_comb \DP|outMux|out[10]~10 (
// Equation(s):
// \DP|outMux|out[10]~10_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a10 )) # (!\CU|WB~combout  & ((\DP|logic|Mux21~3_combout )))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\DP|logic|Mux21~3_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[10]~10 .lut_mask = 16'hF3C0;
defparam \DP|outMux|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N31
dffeas \DP|registers|r31|read[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[10] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
fiftyfivenm_lcell_comb \DP|registers|u3|Mux21~6 (
// Equation(s):
// \DP|registers|u3|Mux21~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r30|read [10]))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r31|read [10]))

	.dataa(\DP|registers|r31|read [10]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(gnd),
	.datad(\DP|registers|r30|read [10]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux21~6 .lut_mask = 16'hEE22;
defparam \DP|registers|u3|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux21~7 (
// Equation(s):
// \DP|registers|u3|Mux21~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((!\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [10])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r5|read [10])))))

	.dataa(\DP|registers|r4|read [10]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r5|read [10]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux21~7 .lut_mask = 16'h22FC;
defparam \DP|registers|u3|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux21~8 (
// Equation(s):
// \DP|registers|u3|Mux21~8_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|u3|Mux21~7_combout  & (\DP|registers|r7|read [10])) # (!\DP|registers|u3|Mux21~7_combout  & ((\DP|registers|r6|read [10]))))) # 
// (!\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|u3|Mux21~7_combout ))))

	.dataa(\DP|registers|r7|read [10]),
	.datab(\DP|registers|r6|read [10]),
	.datac(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datad(\DP|registers|u3|Mux21~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux21~8 .lut_mask = 16'hAFC0;
defparam \DP|registers|u3|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux21~9 (
// Equation(s):
// \DP|registers|u3|Mux21~9_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux21~8_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [10])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (\DP|registers|u3|Mux14~2_combout ))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|u3|Mux14~2_combout ),
	.datac(\DP|registers|r1|read [10]),
	.datad(\DP|registers|u3|Mux21~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux21~9 .lut_mask = 16'hEC64;
defparam \DP|registers|u3|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux21~10 (
// Equation(s):
// \DP|registers|u3|Mux21~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux21~9_combout  & ((\DP|registers|r3|read [10]))) # (!\DP|registers|u3|Mux21~9_combout  & (\DP|registers|r2|read [10])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux21~9_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r2|read [10]),
	.datac(\DP|registers|r3|read [10]),
	.datad(\DP|registers|u3|Mux21~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux21~10 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux21~11 (
// Equation(s):
// \DP|registers|u3|Mux21~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux21~6_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// ((\DP|registers|u3|Mux21~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datab(\DP|registers|u3|Mux21~6_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u3|Mux21~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux21~11 .lut_mask = 16'hC5C0;
defparam \DP|registers|u3|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
fiftyfivenm_lcell_comb \DP|op2Mux|out[9]~49 (
// Equation(s):
// \DP|op2Mux|out[9]~49_combout  = (\CU|ALUsrc~combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|imm|Mux8~0_combout )))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux22~6_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux22~6_combout ),
	.datad(\DP|imm|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[9]~49 .lut_mask = 16'hFAD8;
defparam \DP|op2Mux|out[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
fiftyfivenm_lcell_comb \DP|logic|Mux22~3 (
// Equation(s):
// \DP|logic|Mux22~3_combout  = (\DP|op2Mux|out[9]~49_combout  & ((\DP|registers|u2|Mux22~11_combout ) # (\DP|logic|Mux19~3_combout ))) # (!\DP|op2Mux|out[9]~49_combout  & (\DP|registers|u2|Mux22~11_combout  & \DP|logic|Mux19~3_combout ))

	.dataa(\DP|op2Mux|out[9]~49_combout ),
	.datab(\DP|registers|u2|Mux22~11_combout ),
	.datac(gnd),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux22~3 .lut_mask = 16'hEE88;
defparam \DP|logic|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
fiftyfivenm_lcell_comb \DP|logic|Mux22~2 (
// Equation(s):
// \DP|logic|Mux22~2_combout  = (\DP|logic|Mux19~5_combout ) # ((\DP|logic|Mux19~3_combout ) # (\DP|op2Mux|out[9]~49_combout  $ (\DP|registers|u2|Mux22~11_combout )))

	.dataa(\DP|op2Mux|out[9]~49_combout ),
	.datab(\DP|registers|u2|Mux22~11_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux22~2 .lut_mask = 16'hFFF6;
defparam \DP|logic|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
fiftyfivenm_lcell_comb \DP|logic|Mux22~0 (
// Equation(s):
// \DP|logic|Mux22~0_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux23~12_combout ))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux21~12_combout )))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux19~4_combout ))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|registers|u2|Mux21~12_combout ),
	.datac(\DP|registers|u2|Mux23~12_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux22~0 .lut_mask = 16'hF588;
defparam \DP|logic|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
fiftyfivenm_lcell_comb \DP|logic|Mux22~1 (
// Equation(s):
// \DP|logic|Mux22~1_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~30_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux22~0_combout ))

	.dataa(\DP|logic|Mux22~0_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(gnd),
	.datad(\DP|logic|Add0~30_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux22~1 .lut_mask = 16'hEE22;
defparam \DP|logic|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
fiftyfivenm_lcell_comb \DP|logic|Mux22~4 (
// Equation(s):
// \DP|logic|Mux22~4_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux22~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux22~2_combout  & ((\DP|logic|Mux22~1_combout ))) # (!\DP|logic|Mux22~2_combout  & (!\DP|logic|Mux22~3_combout  & 
// !\DP|logic|Mux22~1_combout ))))

	.dataa(\DP|logic|Mux22~3_combout ),
	.datab(\DP|logic|Mux22~2_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux22~1_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux22~4 .lut_mask = 16'hACA1;
defparam \DP|logic|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
fiftyfivenm_lcell_comb \DP|outMux|out[9]~9 (
// Equation(s):
// \DP|outMux|out[9]~9_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a9 )) # (!\CU|WB~combout  & ((\DP|logic|Mux22~4_combout )))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\DP|logic|Mux22~4_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[9]~9 .lut_mask = 16'hF3C0;
defparam \DP|outMux|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N5
dffeas \DP|registers|r2|read[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[9] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux22~0 (
// Equation(s):
// \DP|registers|u3|Mux22~0_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|r6|read [9]))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// (\DP|registers|r4|read [9])))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r4|read [9]),
	.datac(\DP|registers|r6|read [9]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux22~0 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
fiftyfivenm_lcell_comb \DP|registers|u3|Mux22~1 (
// Equation(s):
// \DP|registers|u3|Mux22~1_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (((\DP|registers|u3|Mux22~0_combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|u3|Mux22~0_combout  & (\DP|registers|r7|read 
// [9])) # (!\DP|registers|u3|Mux22~0_combout  & ((\DP|registers|r5|read [9])))))

	.dataa(\DP|registers|r7|read [9]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r5|read [9]),
	.datad(\DP|registers|u3|Mux22~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux22~1 .lut_mask = 16'hEE30;
defparam \DP|registers|u3|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
fiftyfivenm_lcell_comb \DP|registers|u3|Mux22~2 (
// Equation(s):
// \DP|registers|u3|Mux22~2_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux22~1_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [9])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~1_combout ),
	.datab(\DP|registers|r1|read [9]),
	.datac(\DP|registers|u3|Mux22~1_combout ),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux22~2 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
fiftyfivenm_lcell_comb \DP|registers|u3|Mux22~3 (
// Equation(s):
// \DP|registers|u3|Mux22~3_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux22~2_combout  & ((\DP|registers|r3|read [9]))) # (!\DP|registers|u3|Mux22~2_combout  & (\DP|registers|r2|read [9])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux22~2_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r2|read [9]),
	.datac(\DP|registers|r3|read [9]),
	.datad(\DP|registers|u3|Mux22~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux22~3 .lut_mask = 16'hF588;
defparam \DP|registers|u3|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux22~4 (
// Equation(s):
// \DP|registers|u3|Mux22~4_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r30|read [9])) # (!\DP|instructions|instructionMemory|WideOr2~combout )))

	.dataa(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [9]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux22~4 .lut_mask = 16'h80AA;
defparam \DP|registers|u3|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux22~5 (
// Equation(s):
// \DP|registers|u3|Mux22~5_combout  = (\DP|registers|u3|Mux22~4_combout  & ((\DP|instructions|instructionMemory|WideOr2~combout ) # ((\DP|instructions|instructionMemory|WideNor0~2_combout  & \DP|registers|r31|read [9]))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [9]),
	.datad(\DP|registers|u3|Mux22~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux22~5 .lut_mask = 16'hEA00;
defparam \DP|registers|u3|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
fiftyfivenm_lcell_comb \DP|registers|u3|Mux22~6 (
// Equation(s):
// \DP|registers|u3|Mux22~6_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux22~5_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal6~0_combout  & 
// ((\DP|registers|u3|Mux22~5_combout ))) # (!\DP|instructions|instructionMemory|Equal6~0_combout  & (\DP|registers|u3|Mux22~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|registers|u3|Mux22~3_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux22~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux22~6 .lut_mask = 16'hFE04;
defparam \DP|registers|u3|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
fiftyfivenm_lcell_comb \DP|op2Mux|out[8]~48 (
// Equation(s):
// \DP|op2Mux|out[8]~48_combout  = (\CU|ALUsrc~combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|imm|Mux8~0_combout )))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux23~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux23~11_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[8]~48 .lut_mask = 16'hFDA8;
defparam \DP|op2Mux|out[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
fiftyfivenm_lcell_comb \DP|logic|out~9 (
// Equation(s):
// \DP|logic|out~9_combout  = \DP|op2Mux|out[8]~48_combout  $ (\DP|registers|u2|Mux23~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|op2Mux|out[8]~48_combout ),
	.datad(\DP|registers|u2|Mux23~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~9 .lut_mask = 16'h0FF0;
defparam \DP|logic|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
fiftyfivenm_lcell_comb \DP|logic|out~10 (
// Equation(s):
// \DP|logic|out~10_combout  = (\DP|registers|u2|Mux23~12_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux23~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(\DP|registers|u2|Mux23~12_combout ),
	.datad(\DP|registers|u3|Mux23~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~10 .lut_mask = 16'hFDF8;
defparam \DP|logic|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
fiftyfivenm_lcell_comb \DP|logic|Mux23~0 (
// Equation(s):
// \DP|logic|Mux23~0_combout  = (\DP|logic|Mux19~4_combout  & (\DP|logic|Mux19~5_combout )) # (!\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout  & ((\DP|registers|u2|Mux22~11_combout ))) # (!\DP|logic|Mux19~5_combout  & (!\DP|logic|out~10_combout 
// ))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|logic|out~10_combout ),
	.datad(\DP|registers|u2|Mux22~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux23~0 .lut_mask = 16'hCD89;
defparam \DP|logic|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
fiftyfivenm_lcell_comb \DP|logic|Mux23~1 (
// Equation(s):
// \DP|logic|Mux23~1_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux23~0_combout  & (\DP|registers|u2|Mux24~11_combout )) # (!\DP|logic|Mux23~0_combout  & ((\DP|logic|out~9_combout ))))) # (!\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux23~0_combout 
// ))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux24~11_combout ),
	.datac(\DP|logic|out~9_combout ),
	.datad(\DP|logic|Mux23~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux23~1 .lut_mask = 16'hDDA0;
defparam \DP|logic|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
fiftyfivenm_lcell_comb \DP|logic|Mux23~2 (
// Equation(s):
// \DP|logic|Mux23~2_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~27_combout )))) # (!\DP|logic|Mux19~3_combout  & (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux23~1_combout ))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Add0~27_combout ),
	.datad(\DP|logic|Mux23~1_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux23~2 .lut_mask = 16'hB9A8;
defparam \DP|logic|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
fiftyfivenm_lcell_comb \DP|logic|Mux23~3 (
// Equation(s):
// \DP|logic|Mux23~3_combout  = (\DP|registers|u2|Mux23~12_combout  & ((\DP|logic|Mux23~2_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|op2Mux|out[8]~48_combout )))) # (!\DP|registers|u2|Mux23~12_combout  & (\DP|logic|Mux23~2_combout  & 
// ((\DP|op2Mux|out[8]~48_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|registers|u2|Mux23~12_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|op2Mux|out[8]~48_combout ),
	.datad(\DP|logic|Mux23~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux23~3 .lut_mask = 16'hFB80;
defparam \DP|logic|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
fiftyfivenm_lcell_comb \DP|outMux|out[8]~8 (
// Equation(s):
// \DP|outMux|out[8]~8_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a8 )) # (!\CU|WB~combout  & ((\DP|logic|Mux23~3_combout )))

	.dataa(\DP|memory|memory_rtl_0|auto_generated|ram_block1a8 ),
	.datab(gnd),
	.datac(\DP|logic|Mux23~3_combout ),
	.datad(\CU|WB~combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[8]~8 .lut_mask = 16'hAAF0;
defparam \DP|outMux|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
fiftyfivenm_lcell_comb \DP|registers|r3|read[8]~feeder (
// Equation(s):
// \DP|registers|r3|read[8]~feeder_combout  = \DP|outMux|out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[8]~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|r3|read[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r3|read[8]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r3|read[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N5
dffeas \DP|registers|r3|read[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r3|read[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r3|read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r3|read[8] .is_wysiwyg = "true";
defparam \DP|registers|r3|read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux23~7 (
// Equation(s):
// \DP|registers|u3|Mux23~7_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & (((!\DP|instructions|instructionMemory|WideOr2~combout )))) # (!\DP|instructions|instructionMemory|WideOr1~combout  & 
// ((\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [8])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r5|read [8])))))

	.dataa(\DP|registers|r4|read [8]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r5|read [8]),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux23~7 .lut_mask = 16'h22FC;
defparam \DP|registers|u3|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
fiftyfivenm_lcell_comb \DP|registers|u3|Mux23~8 (
// Equation(s):
// \DP|registers|u3|Mux23~8_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|u3|Mux23~7_combout  & (\DP|registers|r7|read [8])) # (!\DP|registers|u3|Mux23~7_combout  & ((\DP|registers|r6|read [8]))))) # 
// (!\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|u3|Mux23~7_combout ))))

	.dataa(\DP|registers|r7|read [8]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r6|read [8]),
	.datad(\DP|registers|u3|Mux23~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux23~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u3|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
fiftyfivenm_lcell_comb \DP|registers|u3|Mux23~9 (
// Equation(s):
// \DP|registers|u3|Mux23~9_combout  = (\DP|registers|u3|Mux14~1_combout  & ((\DP|registers|u3|Mux14~2_combout  & ((\DP|registers|u3|Mux23~8_combout ))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [8])))) # 
// (!\DP|registers|u3|Mux14~1_combout  & (((\DP|registers|u3|Mux14~2_combout ))))

	.dataa(\DP|registers|r1|read [8]),
	.datab(\DP|registers|u3|Mux14~1_combout ),
	.datac(\DP|registers|u3|Mux23~8_combout ),
	.datad(\DP|registers|u3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux23~9 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
fiftyfivenm_lcell_comb \DP|registers|u3|Mux23~10 (
// Equation(s):
// \DP|registers|u3|Mux23~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux23~9_combout  & (\DP|registers|r3|read [8])) # (!\DP|registers|u3|Mux23~9_combout  & ((\DP|registers|r2|read [8]))))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux23~9_combout ))))

	.dataa(\DP|registers|u3|Mux14~0_combout ),
	.datab(\DP|registers|r3|read [8]),
	.datac(\DP|registers|u3|Mux23~9_combout ),
	.datad(\DP|registers|r2|read [8]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux23~10 .lut_mask = 16'hDAD0;
defparam \DP|registers|u3|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
fiftyfivenm_lcell_comb \DP|registers|u3|Mux23~6 (
// Equation(s):
// \DP|registers|u3|Mux23~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r30|read [8])) # (!\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r31|read [8])))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|registers|r30|read [8]),
	.datac(gnd),
	.datad(\DP|registers|r31|read [8]),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux23~6 .lut_mask = 16'hDD88;
defparam \DP|registers|u3|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
fiftyfivenm_lcell_comb \DP|registers|u3|Mux23~11 (
// Equation(s):
// \DP|registers|u3|Mux23~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux23~6_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (!\DP|instructions|instructionMemory|Equal6~0_combout  & 
// (\DP|registers|u3|Mux23~10_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u3|Mux23~10_combout ),
	.datad(\DP|registers|u3|Mux23~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux23~11 .lut_mask = 16'hDC10;
defparam \DP|registers|u3|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
fiftyfivenm_lcell_comb \DP|op2Mux|out[7]~47 (
// Equation(s):
// \DP|op2Mux|out[7]~47_combout  = (\CU|ALUsrc~combout  & (((\DP|instructions|instructionMemory|WideNor0~2_combout ) # (\DP|imm|Mux8~0_combout )))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux24~6_combout ))

	.dataa(\DP|registers|u3|Mux24~6_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|imm|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[7]~47 .lut_mask = 16'hEEE2;
defparam \DP|op2Mux|out[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
fiftyfivenm_lcell_comb \DP|logic|Mux24~2 (
// Equation(s):
// \DP|logic|Mux24~2_combout  = (\DP|logic|Mux19~3_combout ) # ((\DP|logic|Mux19~5_combout ) # (\DP|registers|u2|Mux24~11_combout  $ (\DP|op2Mux|out[7]~47_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|registers|u2|Mux24~11_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|op2Mux|out[7]~47_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux24~2 .lut_mask = 16'hFBFE;
defparam \DP|logic|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
fiftyfivenm_lcell_comb \DP|logic|Mux24~0 (
// Equation(s):
// \DP|logic|Mux24~0_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux25~12_combout )) # (!\DP|logic|Mux19~5_combout ))) # (!\DP|logic|Mux19~4_combout  & (\DP|logic|Mux19~5_combout  & ((\DP|registers|u2|Mux23~12_combout ))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux25~12_combout ),
	.datad(\DP|registers|u2|Mux23~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux24~0 .lut_mask = 16'hE6A2;
defparam \DP|logic|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
fiftyfivenm_lcell_comb \DP|logic|Mux24~1 (
// Equation(s):
// \DP|logic|Mux24~1_combout  = (\DP|logic|Mux19~3_combout  & (\DP|logic|Add0~24_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux24~0_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(gnd),
	.datac(\DP|logic|Add0~24_combout ),
	.datad(\DP|logic|Mux24~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux24~1 .lut_mask = 16'hF5A0;
defparam \DP|logic|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
fiftyfivenm_lcell_comb \DP|logic|Mux24~3 (
// Equation(s):
// \DP|logic|Mux24~3_combout  = (\DP|op2Mux|out[7]~47_combout  & ((\DP|registers|u2|Mux24~11_combout ) # (\DP|logic|Mux19~3_combout ))) # (!\DP|op2Mux|out[7]~47_combout  & (\DP|registers|u2|Mux24~11_combout  & \DP|logic|Mux19~3_combout ))

	.dataa(\DP|op2Mux|out[7]~47_combout ),
	.datab(\DP|registers|u2|Mux24~11_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|logic|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux24~3 .lut_mask = 16'hE8E8;
defparam \DP|logic|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
fiftyfivenm_lcell_comb \DP|logic|Mux24~4 (
// Equation(s):
// \DP|logic|Mux24~4_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux24~3_combout )))) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux24~2_combout  & (\DP|logic|Mux24~1_combout )) # (!\DP|logic|Mux24~2_combout  & (!\DP|logic|Mux24~1_combout  & 
// !\DP|logic|Mux24~3_combout ))))

	.dataa(\DP|logic|Mux24~2_combout ),
	.datab(\DP|logic|Mux24~1_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux24~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux24~4 .lut_mask = 16'hF809;
defparam \DP|logic|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
fiftyfivenm_lcell_comb \DP|outMux|out[7]~7 (
// Equation(s):
// \DP|outMux|out[7]~7_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a7 )) # (!\CU|WB~combout  & ((\DP|logic|Mux24~4_combout )))

	.dataa(\DP|memory|memory_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\CU|WB~combout ),
	.datac(gnd),
	.datad(\DP|logic|Mux24~4_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[7]~7 .lut_mask = 16'hBB88;
defparam \DP|outMux|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
fiftyfivenm_lcell_comb \DP|registers|r15|read[7]~feeder (
// Equation(s):
// \DP|registers|r15|read[7]~feeder_combout  = \DP|outMux|out[7]~7_combout 

	.dataa(gnd),
	.datab(\DP|outMux|out[7]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r15|read[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r15|read[7]~feeder .lut_mask = 16'hCCCC;
defparam \DP|registers|r15|read[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \DP|registers|r15|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r15|read[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N7
dffeas \DP|registers|r13|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \DP|registers|r14|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N1
dffeas \DP|registers|r12|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~9 (
// Equation(s):
// \DP|registers|u2|Mux24~9_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r14|read [7]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r12|read [7] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r14|read [7]),
	.datac(\DP|registers|r12|read [7]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~9 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~10 (
// Equation(s):
// \DP|registers|u2|Mux24~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux24~9_combout  & (\DP|registers|r15|read [7])) # (!\DP|registers|u2|Mux24~9_combout  & ((\DP|registers|r13|read [7]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux24~9_combout ))))

	.dataa(\DP|registers|r15|read [7]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r13|read [7]),
	.datad(\DP|registers|u2|Mux24~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~10 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
fiftyfivenm_lcell_comb \DP|registers|r11|read[7]~feeder (
// Equation(s):
// \DP|registers|r11|read[7]~feeder_combout  = \DP|outMux|out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[7]~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|r11|read[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r11|read[7]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r11|read[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N15
dffeas \DP|registers|r11|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r11|read[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y21_N21
dffeas \DP|registers|r10|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N2
fiftyfivenm_lcell_comb \DP|registers|r9|read[7]~feeder (
// Equation(s):
// \DP|registers|r9|read[7]~feeder_combout  = \DP|outMux|out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[7]~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|r9|read[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[7]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r9|read[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N3
dffeas \DP|registers|r9|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N29
dffeas \DP|registers|r8|read[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[7] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~0 (
// Equation(s):
// \DP|registers|u2|Mux24~0_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r9|read [7])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r8|read [7])))))

	.dataa(\DP|registers|r9|read [7]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r8|read [7]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~0 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~1 (
// Equation(s):
// \DP|registers|u2|Mux24~1_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux24~0_combout  & (\DP|registers|r11|read [7])) # (!\DP|registers|u2|Mux24~0_combout  & ((\DP|registers|r10|read [7]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux24~0_combout ))))

	.dataa(\DP|registers|r11|read [7]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r10|read [7]),
	.datad(\DP|registers|u2|Mux24~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~1 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~2 (
// Equation(s):
// \DP|registers|u2|Mux24~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r31|read [7])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|registers|r30|read [7])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r31|read [7]),
	.datac(\DP|registers|r30|read [7]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~2 .lut_mask = 16'h88A0;
defparam \DP|registers|u2|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~3 (
// Equation(s):
// \DP|registers|u2|Mux24~3_combout  = (\DP|registers|u2|Mux24~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux24~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~3 .lut_mask = 16'hF080;
defparam \DP|registers|u2|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~4 (
// Equation(s):
// \DP|registers|u2|Mux24~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r6|read [7])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r4|read [7])))))

	.dataa(\DP|registers|r6|read [7]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r4|read [7]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~4 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~5 (
// Equation(s):
// \DP|registers|u2|Mux24~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux24~4_combout  & ((\DP|registers|r7|read [7]))) # (!\DP|registers|u2|Mux24~4_combout  & (\DP|registers|r5|read [7])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux24~4_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r5|read [7]),
	.datac(\DP|registers|r7|read [7]),
	.datad(\DP|registers|u2|Mux24~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~5 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~6 (
// Equation(s):
// \DP|registers|u2|Mux24~6_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux24~5_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [7])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [7]),
	.datad(\DP|registers|u2|Mux24~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~6 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~7 (
// Equation(s):
// \DP|registers|u2|Mux24~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux24~6_combout  & (\DP|registers|r3|read [7])) # (!\DP|registers|u2|Mux24~6_combout  & ((\DP|registers|r2|read [7]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux24~6_combout ))))

	.dataa(\DP|registers|r3|read [7]),
	.datab(\DP|registers|u2|Mux0~3_combout ),
	.datac(\DP|registers|r2|read [7]),
	.datad(\DP|registers|u2|Mux24~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~7 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~8 (
// Equation(s):
// \DP|registers|u2|Mux24~8_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux0~2_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout  & 
// (\DP|registers|u2|Mux24~3_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux24~7_combout )))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux0~2_combout ),
	.datac(\DP|registers|u2|Mux24~3_combout ),
	.datad(\DP|registers|u2|Mux24~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~8 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~11 (
// Equation(s):
// \DP|registers|u2|Mux24~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux24~8_combout  & (\DP|registers|u2|Mux24~10_combout )) # (!\DP|registers|u2|Mux24~8_combout  & ((\DP|registers|u2|Mux24~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux24~8_combout ))))

	.dataa(\DP|registers|u2|Mux24~10_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux24~1_combout ),
	.datad(\DP|registers|u2|Mux24~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~11 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
fiftyfivenm_lcell_comb \DP|logic|out~8 (
// Equation(s):
// \DP|logic|out~8_combout  = (\DP|registers|u2|Mux25~12_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux25~11_combout ))))

	.dataa(\DP|imm|immOut[6]~8_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u2|Mux25~12_combout ),
	.datad(\DP|registers|u3|Mux25~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~8 .lut_mask = 16'hFBF8;
defparam \DP|logic|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
fiftyfivenm_lcell_comb \DP|logic|Mux25~0 (
// Equation(s):
// \DP|logic|Mux25~0_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout  & (\DP|registers|u2|Mux24~11_combout )) # (!\DP|logic|Mux19~5_combout  & ((!\DP|logic|out~8_combout 
// )))))

	.dataa(\DP|registers|u2|Mux24~11_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|out~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux25~0 .lut_mask = 16'hE0E3;
defparam \DP|logic|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
fiftyfivenm_lcell_comb \DP|logic|Mux25~1 (
// Equation(s):
// \DP|logic|Mux25~1_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux25~0_combout  & (\DP|registers|u2|Mux26~11_combout )) # (!\DP|logic|Mux25~0_combout  & ((\DP|logic|out~7_combout ))))) # (!\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux25~0_combout 
// ))))

	.dataa(\DP|registers|u2|Mux26~11_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|logic|out~7_combout ),
	.datad(\DP|logic|Mux25~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux25~1 .lut_mask = 16'hBBC0;
defparam \DP|logic|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
fiftyfivenm_lcell_comb \DP|logic|Mux25~2 (
// Equation(s):
// \DP|logic|Mux25~2_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux19~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & (\DP|logic|Add0~21_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux25~1_combout )))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Add0~21_combout ),
	.datad(\DP|logic|Mux25~1_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux25~2 .lut_mask = 16'hD9C8;
defparam \DP|logic|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
fiftyfivenm_lcell_comb \DP|logic|Mux25~3 (
// Equation(s):
// \DP|logic|Mux25~3_combout  = (\DP|registers|u2|Mux25~12_combout  & ((\DP|logic|Mux25~2_combout ) # ((\DP|op2Mux|out[6]~46_combout  & \DP|logic|Mux19~2_combout )))) # (!\DP|registers|u2|Mux25~12_combout  & (\DP|logic|Mux25~2_combout  & 
// ((\DP|op2Mux|out[6]~46_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|registers|u2|Mux25~12_combout ),
	.datab(\DP|op2Mux|out[6]~46_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux25~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux25~3 .lut_mask = 16'hEF80;
defparam \DP|logic|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
fiftyfivenm_lcell_comb \DP|outMux|out[6]~6 (
// Equation(s):
// \DP|outMux|out[6]~6_combout  = (\CU|WB~combout  & ((\DP|memory|memory_rtl_0|auto_generated|ram_block1a6 ))) # (!\CU|WB~combout  & (\DP|logic|Mux25~3_combout ))

	.dataa(\DP|logic|Mux25~3_combout ),
	.datab(\CU|WB~combout ),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|outMux|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[6]~6 .lut_mask = 16'hE2E2;
defparam \DP|outMux|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N9
dffeas \DP|registers|r2|read[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r2|read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r2|read[6] .is_wysiwyg = "true";
defparam \DP|registers|r2|read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
fiftyfivenm_lcell_comb \DP|registers|u3|Mux25~7 (
// Equation(s):
// \DP|registers|u3|Mux25~7_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r4|read [6] & ((!\DP|instructions|instructionMemory|WideOr1~combout )))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & 
// (((\DP|registers|r5|read [6]) # (\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\DP|registers|r4|read [6]),
	.datab(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datac(\DP|registers|r5|read [6]),
	.datad(\DP|instructions|instructionMemory|WideOr1~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux25~7 .lut_mask = 16'h33B8;
defparam \DP|registers|u3|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
fiftyfivenm_lcell_comb \DP|registers|u3|Mux25~8 (
// Equation(s):
// \DP|registers|u3|Mux25~8_combout  = (\DP|instructions|instructionMemory|WideOr1~combout  & ((\DP|registers|u3|Mux25~7_combout  & (\DP|registers|r7|read [6])) # (!\DP|registers|u3|Mux25~7_combout  & ((\DP|registers|r6|read [6]))))) # 
// (!\DP|instructions|instructionMemory|WideOr1~combout  & (((\DP|registers|u3|Mux25~7_combout ))))

	.dataa(\DP|registers|r7|read [6]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|registers|r6|read [6]),
	.datad(\DP|registers|u3|Mux25~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux25~8 .lut_mask = 16'hBBC0;
defparam \DP|registers|u3|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
fiftyfivenm_lcell_comb \DP|registers|u3|Mux25~9 (
// Equation(s):
// \DP|registers|u3|Mux25~9_combout  = (\DP|registers|u3|Mux14~2_combout  & (((\DP|registers|u3|Mux25~8_combout ) # (!\DP|registers|u3|Mux14~1_combout )))) # (!\DP|registers|u3|Mux14~2_combout  & (\DP|registers|r1|read [6] & (\DP|registers|u3|Mux14~1_combout 
// )))

	.dataa(\DP|registers|u3|Mux14~2_combout ),
	.datab(\DP|registers|r1|read [6]),
	.datac(\DP|registers|u3|Mux14~1_combout ),
	.datad(\DP|registers|u3|Mux25~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux25~9 .lut_mask = 16'hEA4A;
defparam \DP|registers|u3|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux25~10 (
// Equation(s):
// \DP|registers|u3|Mux25~10_combout  = (\DP|registers|u3|Mux14~0_combout  & ((\DP|registers|u3|Mux25~9_combout  & ((\DP|registers|r3|read [6]))) # (!\DP|registers|u3|Mux25~9_combout  & (\DP|registers|r2|read [6])))) # (!\DP|registers|u3|Mux14~0_combout  & 
// (((\DP|registers|u3|Mux25~9_combout ))))

	.dataa(\DP|registers|r2|read [6]),
	.datab(\DP|registers|u3|Mux14~0_combout ),
	.datac(\DP|registers|r3|read [6]),
	.datad(\DP|registers|u3|Mux25~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux25~10 .lut_mask = 16'hF388;
defparam \DP|registers|u3|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
fiftyfivenm_lcell_comb \DP|registers|u3|Mux25~6 (
// Equation(s):
// \DP|registers|u3|Mux25~6_combout  = (\DP|instructions|instructionMemory|WideOr2~combout  & ((\DP|registers|r30|read [6]))) # (!\DP|instructions|instructionMemory|WideOr2~combout  & (\DP|registers|r31|read [6]))

	.dataa(\DP|registers|r31|read [6]),
	.datab(\DP|registers|r30|read [6]),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux25~6 .lut_mask = 16'hCCAA;
defparam \DP|registers|u3|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
fiftyfivenm_lcell_comb \DP|registers|u3|Mux25~11 (
// Equation(s):
// \DP|registers|u3|Mux25~11_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u3|Mux25~6_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u3|Mux25~10_combout  & 
// (!\DP|instructions|instructionMemory|Equal6~0_combout )))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|registers|u3|Mux25~10_combout ),
	.datac(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.datad(\DP|registers|u3|Mux25~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u3|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u3|Mux25~11 .lut_mask = 16'hAE04;
defparam \DP|registers|u3|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
fiftyfivenm_lcell_comb \DP|op2Mux|out[5]~45 (
// Equation(s):
// \DP|op2Mux|out[5]~45_combout  = (\CU|ALUsrc~combout  & ((\DP|imm|immOut[5]~7_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux26~6_combout ))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u3|Mux26~6_combout ),
	.datac(gnd),
	.datad(\DP|imm|immOut[5]~7_combout ),
	.cin(gnd),
	.combout(\DP|op2Mux|out[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \DP|op2Mux|out[5]~45 .lut_mask = 16'hEE44;
defparam \DP|op2Mux|out[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
fiftyfivenm_lcell_comb \DP|logic|Mux26~3 (
// Equation(s):
// \DP|logic|Mux26~3_combout  = (\DP|registers|u2|Mux26~11_combout  & ((\DP|logic|Mux19~3_combout ) # (\DP|op2Mux|out[5]~45_combout ))) # (!\DP|registers|u2|Mux26~11_combout  & (\DP|logic|Mux19~3_combout  & \DP|op2Mux|out[5]~45_combout ))

	.dataa(gnd),
	.datab(\DP|registers|u2|Mux26~11_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|op2Mux|out[5]~45_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux26~3 .lut_mask = 16'hFCC0;
defparam \DP|logic|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
fiftyfivenm_lcell_comb \DP|logic|Mux26~2 (
// Equation(s):
// \DP|logic|Mux26~2_combout  = (\DP|logic|Mux19~3_combout ) # ((\DP|logic|Mux19~5_combout ) # (\DP|registers|u2|Mux26~11_combout  $ (\DP|op2Mux|out[5]~45_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|registers|u2|Mux26~11_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|op2Mux|out[5]~45_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux26~2 .lut_mask = 16'hFBFE;
defparam \DP|logic|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
fiftyfivenm_lcell_comb \DP|logic|Mux26~0 (
// Equation(s):
// \DP|logic|Mux26~0_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux27~12_combout )) # (!\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux25~12_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux19~4_combout ))))

	.dataa(\DP|registers|u2|Mux27~12_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|logic|Mux19~4_combout ),
	.datad(\DP|registers|u2|Mux25~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux26~0 .lut_mask = 16'hBCB0;
defparam \DP|logic|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
fiftyfivenm_lcell_comb \DP|logic|Mux26~1 (
// Equation(s):
// \DP|logic|Mux26~1_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~18_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux26~0_combout ))

	.dataa(\DP|logic|Mux26~0_combout ),
	.datab(gnd),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|logic|Add0~18_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux26~1 .lut_mask = 16'hFA0A;
defparam \DP|logic|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
fiftyfivenm_lcell_comb \DP|logic|Mux26~4 (
// Equation(s):
// \DP|logic|Mux26~4_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux26~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux26~2_combout  & ((\DP|logic|Mux26~1_combout ))) # (!\DP|logic|Mux26~2_combout  & (!\DP|logic|Mux26~3_combout  & 
// !\DP|logic|Mux26~1_combout ))))

	.dataa(\DP|logic|Mux26~3_combout ),
	.datab(\DP|logic|Mux26~2_combout ),
	.datac(\DP|logic|Mux26~1_combout ),
	.datad(\DP|logic|Mux19~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux26~4 .lut_mask = 16'hAAC1;
defparam \DP|logic|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
fiftyfivenm_lcell_comb \DP|outMux|out[5]~5 (
// Equation(s):
// \DP|outMux|out[5]~5_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a5 )) # (!\CU|WB~combout  & ((\DP|logic|Mux26~4_combout )))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\DP|logic|Mux26~4_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[5]~5 .lut_mask = 16'hF3C0;
defparam \DP|outMux|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N7
dffeas \DP|registers|r31|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~2 (
// Equation(s):
// \DP|registers|u2|Mux26~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r31|read [5])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|registers|r30|read [5])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r31|read [5]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|r30|read [5]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~2 .lut_mask = 16'h8A80;
defparam \DP|registers|u2|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~3 (
// Equation(s):
// \DP|registers|u2|Mux26~3_combout  = (\DP|registers|u2|Mux26~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux26~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~3 .lut_mask = 16'hEC00;
defparam \DP|registers|u2|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~4 (
// Equation(s):
// \DP|registers|u2|Mux26~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r6|read [5])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r4|read [5])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r6|read [5]),
	.datac(\DP|registers|r4|read [5]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~4 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~5 (
// Equation(s):
// \DP|registers|u2|Mux26~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux26~4_combout  & ((\DP|registers|r7|read [5]))) # (!\DP|registers|u2|Mux26~4_combout  & (\DP|registers|r5|read [5])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux26~4_combout ))))

	.dataa(\DP|registers|r5|read [5]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r7|read [5]),
	.datad(\DP|registers|u2|Mux26~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~5 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~6 (
// Equation(s):
// \DP|registers|u2|Mux26~6_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux26~5_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [5])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [5]),
	.datad(\DP|registers|u2|Mux26~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~6 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~7 (
// Equation(s):
// \DP|registers|u2|Mux26~7_combout  = (\DP|registers|u2|Mux26~6_combout  & ((\DP|registers|r3|read [5]) # ((!\DP|registers|u2|Mux0~3_combout )))) # (!\DP|registers|u2|Mux26~6_combout  & (((\DP|registers|r2|read [5] & \DP|registers|u2|Mux0~3_combout ))))

	.dataa(\DP|registers|u2|Mux26~6_combout ),
	.datab(\DP|registers|r3|read [5]),
	.datac(\DP|registers|r2|read [5]),
	.datad(\DP|registers|u2|Mux0~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~7 .lut_mask = 16'hD8AA;
defparam \DP|registers|u2|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~8 (
// Equation(s):
// \DP|registers|u2|Mux26~8_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux26~3_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout )))) # (!\DP|registers|u2|Mux0~2_combout  & 
// (((!\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|registers|u2|Mux26~7_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|registers|u2|Mux26~3_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux26~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~8 .lut_mask = 16'hADA8;
defparam \DP|registers|u2|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
fiftyfivenm_lcell_comb \DP|registers|r14|read[5]~feeder (
// Equation(s):
// \DP|registers|r14|read[5]~feeder_combout  = \DP|outMux|out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r14|read[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r14|read[5]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r14|read[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N5
dffeas \DP|registers|r14|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r14|read[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N31
dffeas \DP|registers|r12|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~9 (
// Equation(s):
// \DP|registers|u2|Mux26~9_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r14|read [5]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r12|read [5] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r14|read [5]),
	.datac(\DP|registers|r12|read [5]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~9 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N19
dffeas \DP|registers|r13|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N1
dffeas \DP|registers|r15|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~10 (
// Equation(s):
// \DP|registers|u2|Mux26~10_combout  = (\DP|registers|u2|Mux26~9_combout  & (((\DP|registers|r15|read [5])) # (!\DP|instructions|instructionMemory|WideOr4~combout ))) # (!\DP|registers|u2|Mux26~9_combout  & 
// (\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r13|read [5])))

	.dataa(\DP|registers|u2|Mux26~9_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r13|read [5]),
	.datad(\DP|registers|r15|read [5]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~10 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
fiftyfivenm_lcell_comb \DP|registers|r11|read[5]~feeder (
// Equation(s):
// \DP|registers|r11|read[5]~feeder_combout  = \DP|outMux|out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r11|read[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r11|read[5]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r11|read[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N9
dffeas \DP|registers|r11|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r11|read[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N13
dffeas \DP|registers|r10|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N14
fiftyfivenm_lcell_comb \DP|registers|r9|read[5]~feeder (
// Equation(s):
// \DP|registers|r9|read[5]~feeder_combout  = \DP|outMux|out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[5]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N15
dffeas \DP|registers|r9|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N1
dffeas \DP|registers|r8|read[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[5] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~0 (
// Equation(s):
// \DP|registers|u2|Mux26~0_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r9|read [5])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r8|read [5])))))

	.dataa(\DP|registers|r9|read [5]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r8|read [5]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~0 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~1 (
// Equation(s):
// \DP|registers|u2|Mux26~1_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux26~0_combout  & (\DP|registers|r11|read [5])) # (!\DP|registers|u2|Mux26~0_combout  & ((\DP|registers|r10|read [5]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux26~0_combout ))))

	.dataa(\DP|registers|r11|read [5]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r10|read [5]),
	.datad(\DP|registers|u2|Mux26~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~1 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~11 (
// Equation(s):
// \DP|registers|u2|Mux26~11_combout  = (\DP|registers|u2|Mux26~8_combout  & (((\DP|registers|u2|Mux26~10_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout ))) # (!\DP|registers|u2|Mux26~8_combout  & 
// (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux26~1_combout ))))

	.dataa(\DP|registers|u2|Mux26~8_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux26~10_combout ),
	.datad(\DP|registers|u2|Mux26~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~11 .lut_mask = 16'hE6A2;
defparam \DP|registers|u2|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
fiftyfivenm_lcell_comb \DP|logic|out~6 (
// Equation(s):
// \DP|logic|out~6_combout  = (\DP|registers|u2|Mux27~12_combout ) # ((\CU|ALUsrc~combout  & ((\DP|imm|immOut[4]~6_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux27~11_combout )))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u2|Mux27~12_combout ),
	.datac(\DP|registers|u3|Mux27~11_combout ),
	.datad(\DP|imm|immOut[4]~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~6 .lut_mask = 16'hFEDC;
defparam \DP|logic|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
fiftyfivenm_lcell_comb \DP|logic|Mux27~0 (
// Equation(s):
// \DP|logic|Mux27~0_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|registers|u2|Mux26~11_combout ) # ((\DP|logic|Mux19~4_combout )))) # (!\DP|logic|Mux19~5_combout  & (((!\DP|logic|out~6_combout  & !\DP|logic|Mux19~4_combout ))))

	.dataa(\DP|registers|u2|Mux26~11_combout ),
	.datab(\DP|logic|out~6_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux27~0 .lut_mask = 16'hF0A3;
defparam \DP|logic|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
fiftyfivenm_lcell_comb \DP|logic|out~55 (
// Equation(s):
// \DP|logic|out~55_combout  = \DP|registers|u2|Mux27~12_combout  $ (((\CU|ALUsrc~combout  & (\DP|imm|immOut[4]~6_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux27~11_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|immOut[4]~6_combout ),
	.datac(\DP|registers|u3|Mux27~11_combout ),
	.datad(\DP|registers|u2|Mux27~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~55_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~55 .lut_mask = 16'h27D8;
defparam \DP|logic|out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
fiftyfivenm_lcell_comb \DP|logic|Mux27~1 (
// Equation(s):
// \DP|logic|Mux27~1_combout  = (\DP|logic|Mux27~0_combout  & (((\DP|registers|u2|Mux28~11_combout )) # (!\DP|logic|Mux19~4_combout ))) # (!\DP|logic|Mux27~0_combout  & (\DP|logic|Mux19~4_combout  & ((\DP|logic|out~55_combout ))))

	.dataa(\DP|logic|Mux27~0_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux28~11_combout ),
	.datad(\DP|logic|out~55_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux27~1 .lut_mask = 16'hE6A2;
defparam \DP|logic|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
fiftyfivenm_lcell_comb \DP|logic|Mux27~2 (
// Equation(s):
// \DP|logic|Mux27~2_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux19~3_combout )))) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & (\DP|logic|Add0~15_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux27~1_combout )))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Add0~15_combout ),
	.datac(\DP|logic|Mux27~1_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux27~2 .lut_mask = 16'hEE50;
defparam \DP|logic|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
fiftyfivenm_lcell_comb \DP|logic|Mux27~3 (
// Equation(s):
// \DP|logic|Mux27~3_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|op2Mux|out[4]~44_combout  & ((\DP|registers|u2|Mux27~12_combout ) # (\DP|logic|Mux27~2_combout ))) # (!\DP|op2Mux|out[4]~44_combout  & (\DP|registers|u2|Mux27~12_combout  & 
// \DP|logic|Mux27~2_combout )))) # (!\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux27~2_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|op2Mux|out[4]~44_combout ),
	.datac(\DP|registers|u2|Mux27~12_combout ),
	.datad(\DP|logic|Mux27~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux27~3 .lut_mask = 16'hFD80;
defparam \DP|logic|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
fiftyfivenm_lcell_comb \DP|outMux|out[4]~4 (
// Equation(s):
// \DP|outMux|out[4]~4_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a4 )) # (!\CU|WB~combout  & ((\DP|logic|Mux27~3_combout )))

	.dataa(\DP|memory|memory_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\CU|WB~combout ),
	.datac(gnd),
	.datad(\DP|logic|Mux27~3_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[4]~4 .lut_mask = 16'hBB88;
defparam \DP|outMux|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
fiftyfivenm_lcell_comb \DP|registers|r15|read[4]~feeder (
// Equation(s):
// \DP|registers|r15|read[4]~feeder_combout  = \DP|outMux|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r15|read[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r15|read[4]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r15|read[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \DP|registers|r15|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r15|read[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N9
dffeas \DP|registers|r14|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y23_N29
dffeas \DP|registers|r13|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N19
dffeas \DP|registers|r12|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~10 (
// Equation(s):
// \DP|registers|u2|Mux27~10_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r13|read [4])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r12|read [4])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r13|read [4]),
	.datac(\DP|registers|r12|read [4]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~10 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~11 (
// Equation(s):
// \DP|registers|u2|Mux27~11_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux27~10_combout  & (\DP|registers|r15|read [4])) # (!\DP|registers|u2|Mux27~10_combout  & ((\DP|registers|r14|read [4]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux27~10_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r15|read [4]),
	.datac(\DP|registers|r14|read [4]),
	.datad(\DP|registers|u2|Mux27~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~11 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~1 (
// Equation(s):
// \DP|registers|u2|Mux27~1_combout  = (\DP|registers|r31|read [4] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|instructions|instructionMemory|Equal5~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r31|read [4]),
	.datad(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~1 .lut_mask = 16'hE0C0;
defparam \DP|registers|u2|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~0 (
// Equation(s):
// \DP|registers|u2|Mux27~0_combout  = (\DP|registers|r30|read [4] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|r30|read [4]),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~0 .lut_mask = 16'hE0C0;
defparam \DP|registers|u2|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~2 (
// Equation(s):
// \DP|registers|u2|Mux27~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux27~1_combout )) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux27~0_combout ))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|u2|Mux27~1_combout ),
	.datac(\DP|registers|u2|Mux27~0_combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~2 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N12
fiftyfivenm_lcell_comb \DP|registers|r9|read[4]~feeder (
// Equation(s):
// \DP|registers|r9|read[4]~feeder_combout  = \DP|outMux|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[4]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N13
dffeas \DP|registers|r9|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N19
dffeas \DP|registers|r11|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N12
fiftyfivenm_lcell_comb \DP|registers|r10|read[4]~feeder (
// Equation(s):
// \DP|registers|r10|read[4]~feeder_combout  = \DP|outMux|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[4]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N13
dffeas \DP|registers|r10|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N7
dffeas \DP|registers|r8|read[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[4] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~3 (
// Equation(s):
// \DP|registers|u2|Mux27~3_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r10|read [4]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r8|read [4] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|registers|r10|read [4]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r8|read [4]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~3 .lut_mask = 16'hCCB8;
defparam \DP|registers|u2|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~4 (
// Equation(s):
// \DP|registers|u2|Mux27~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux27~3_combout  & ((\DP|registers|r11|read [4]))) # (!\DP|registers|u2|Mux27~3_combout  & (\DP|registers|r9|read [4])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux27~3_combout ))))

	.dataa(\DP|registers|r9|read [4]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r11|read [4]),
	.datad(\DP|registers|u2|Mux27~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~4 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~5 (
// Equation(s):
// \DP|registers|u2|Mux27~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|instructions|instructionMemory|WideOr3~combout ) # ((\DP|registers|r5|read [4])))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r4|read [4])))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r4|read [4]),
	.datad(\DP|registers|r5|read [4]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~5 .lut_mask = 16'hBA98;
defparam \DP|registers|u2|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~6 (
// Equation(s):
// \DP|registers|u2|Mux27~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux27~5_combout  & ((\DP|registers|r7|read [4]))) # (!\DP|registers|u2|Mux27~5_combout  & (\DP|registers|r6|read [4])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux27~5_combout ))))

	.dataa(\DP|registers|r6|read [4]),
	.datab(\DP|registers|r7|read [4]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux27~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~6 .lut_mask = 16'hCFA0;
defparam \DP|registers|u2|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~7 (
// Equation(s):
// \DP|registers|u2|Mux27~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux27~6_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [4])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [4]),
	.datad(\DP|registers|u2|Mux27~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~7 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~8 (
// Equation(s):
// \DP|registers|u2|Mux27~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux27~7_combout  & (\DP|registers|r3|read [4])) # (!\DP|registers|u2|Mux27~7_combout  & ((\DP|registers|r2|read [4]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux27~7_combout ))))

	.dataa(\DP|registers|u2|Mux0~3_combout ),
	.datab(\DP|registers|r3|read [4]),
	.datac(\DP|registers|r2|read [4]),
	.datad(\DP|registers|u2|Mux27~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~8 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~9 (
// Equation(s):
// \DP|registers|u2|Mux27~9_combout  = (\DP|registers|u2|Mux0~2_combout  & (\DP|instructions|instructionMemory|Equal9~0_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (\DP|registers|u2|Mux27~4_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux27~8_combout )))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux27~4_combout ),
	.datad(\DP|registers|u2|Mux27~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~9 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~12 (
// Equation(s):
// \DP|registers|u2|Mux27~12_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux27~9_combout  & (\DP|registers|u2|Mux27~11_combout )) # (!\DP|registers|u2|Mux27~9_combout  & ((\DP|registers|u2|Mux27~2_combout ))))) # 
// (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux27~9_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|registers|u2|Mux27~11_combout ),
	.datac(\DP|registers|u2|Mux27~2_combout ),
	.datad(\DP|registers|u2|Mux27~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~12 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
fiftyfivenm_lcell_comb \DP|logic|Mux28~0 (
// Equation(s):
// \DP|logic|Mux28~0_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux29~12_combout )) # (!\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux27~12_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux19~4_combout ))))

	.dataa(\DP|registers|u2|Mux29~12_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux27~12_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux28~0 .lut_mask = 16'hBBC0;
defparam \DP|logic|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
fiftyfivenm_lcell_comb \DP|logic|Mux28~1 (
// Equation(s):
// \DP|logic|Mux28~1_combout  = (\DP|logic|Mux19~3_combout  & (\DP|logic|Add0~12_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux28~0_combout )))

	.dataa(gnd),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Add0~12_combout ),
	.datad(\DP|logic|Mux28~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux28~1 .lut_mask = 16'hF3C0;
defparam \DP|logic|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
fiftyfivenm_lcell_comb \DP|logic|Mux28~4 (
// Equation(s):
// \DP|logic|Mux28~4_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux28~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux28~2_combout  & ((\DP|logic|Mux28~1_combout ))) # (!\DP|logic|Mux28~2_combout  & (!\DP|logic|Mux28~3_combout  & 
// !\DP|logic|Mux28~1_combout ))))

	.dataa(\DP|logic|Mux28~3_combout ),
	.datab(\DP|logic|Mux28~2_combout ),
	.datac(\DP|logic|Mux28~1_combout ),
	.datad(\DP|logic|Mux19~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux28~4 .lut_mask = 16'hAAC1;
defparam \DP|logic|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
fiftyfivenm_lcell_comb \DP|outMux|out[3]~3 (
// Equation(s):
// \DP|outMux|out[3]~3_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a3 )) # (!\CU|WB~combout  & ((\DP|logic|Mux28~4_combout )))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\DP|logic|Mux28~4_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[3]~3 .lut_mask = 16'hF3C0;
defparam \DP|outMux|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \DP|registers|r15|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N1
dffeas \DP|registers|r13|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
fiftyfivenm_lcell_comb \DP|registers|r14|read[3]~feeder (
// Equation(s):
// \DP|registers|r14|read[3]~feeder_combout  = \DP|outMux|out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r14|read[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r14|read[3]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r14|read[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N17
dffeas \DP|registers|r14|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r14|read[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N27
dffeas \DP|registers|r12|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~9 (
// Equation(s):
// \DP|registers|u2|Mux28~9_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r14|read [3]) # ((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// (((\DP|registers|r12|read [3] & !\DP|instructions|instructionMemory|WideOr4~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r14|read [3]),
	.datac(\DP|registers|r12|read [3]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~9 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~10 (
// Equation(s):
// \DP|registers|u2|Mux28~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux28~9_combout  & (\DP|registers|r15|read [3])) # (!\DP|registers|u2|Mux28~9_combout  & ((\DP|registers|r13|read [3]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux28~9_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r15|read [3]),
	.datac(\DP|registers|r13|read [3]),
	.datad(\DP|registers|u2|Mux28~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~10 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
fiftyfivenm_lcell_comb \DP|registers|r11|read[3]~feeder (
// Equation(s):
// \DP|registers|r11|read[3]~feeder_combout  = \DP|outMux|out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r11|read[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r11|read[3]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r11|read[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N7
dffeas \DP|registers|r11|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r11|read[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N4
fiftyfivenm_lcell_comb \DP|registers|r9|read[3]~feeder (
// Equation(s):
// \DP|registers|r9|read[3]~feeder_combout  = \DP|outMux|out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r9|read[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[3]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r9|read[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N5
dffeas \DP|registers|r9|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N7
dffeas \DP|registers|r8|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~0 (
// Equation(s):
// \DP|registers|u2|Mux28~0_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r9|read [3])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r8|read [3])))))

	.dataa(\DP|registers|r9|read [3]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r8|read [3]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~0 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N1
dffeas \DP|registers|r10|read[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[3] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~1 (
// Equation(s):
// \DP|registers|u2|Mux28~1_combout  = (\DP|registers|u2|Mux28~0_combout  & ((\DP|registers|r11|read [3]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux28~0_combout  & (((\DP|registers|r10|read [3] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r11|read [3]),
	.datab(\DP|registers|u2|Mux28~0_combout ),
	.datac(\DP|registers|r10|read [3]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~1 .lut_mask = 16'hB8CC;
defparam \DP|registers|u2|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~2 (
// Equation(s):
// \DP|registers|u2|Mux28~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r31|read [3])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|registers|r30|read [3])))))

	.dataa(\DP|registers|r31|read [3]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r30|read [3]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~2 .lut_mask = 16'hB800;
defparam \DP|registers|u2|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~3 (
// Equation(s):
// \DP|registers|u2|Mux28~3_combout  = (\DP|registers|u2|Mux28~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux28~2_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~3 .lut_mask = 16'hF080;
defparam \DP|registers|u2|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~4 (
// Equation(s):
// \DP|registers|u2|Mux28~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r6|read [3])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r4|read [3])))))

	.dataa(\DP|registers|r6|read [3]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r4|read [3]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~4 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~5 (
// Equation(s):
// \DP|registers|u2|Mux28~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux28~4_combout  & (\DP|registers|r7|read [3])) # (!\DP|registers|u2|Mux28~4_combout  & ((\DP|registers|r5|read [3]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux28~4_combout ))))

	.dataa(\DP|registers|r7|read [3]),
	.datab(\DP|registers|r5|read [3]),
	.datac(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datad(\DP|registers|u2|Mux28~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~5 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~6 (
// Equation(s):
// \DP|registers|u2|Mux28~6_combout  = (\DP|registers|u2|Mux0~4_combout  & ((\DP|registers|u2|Mux0~5_combout  & ((\DP|registers|u2|Mux28~5_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|r1|read [3])))) # (!\DP|registers|u2|Mux0~4_combout  
// & (((\DP|registers|u2|Mux0~5_combout ))))

	.dataa(\DP|registers|r1|read [3]),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|u2|Mux28~5_combout ),
	.datad(\DP|registers|u2|Mux0~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~6 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~7 (
// Equation(s):
// \DP|registers|u2|Mux28~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux28~6_combout  & (\DP|registers|r3|read [3])) # (!\DP|registers|u2|Mux28~6_combout  & ((\DP|registers|r2|read [3]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux28~6_combout ))))

	.dataa(\DP|registers|r3|read [3]),
	.datab(\DP|registers|r2|read [3]),
	.datac(\DP|registers|u2|Mux0~3_combout ),
	.datad(\DP|registers|u2|Mux28~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~7 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~8 (
// Equation(s):
// \DP|registers|u2|Mux28~8_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux0~2_combout )))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~2_combout  & 
// (\DP|registers|u2|Mux28~3_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux28~7_combout )))))

	.dataa(\DP|registers|u2|Mux28~3_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux28~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~8 .lut_mask = 16'hE3E0;
defparam \DP|registers|u2|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~11 (
// Equation(s):
// \DP|registers|u2|Mux28~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux28~8_combout  & (\DP|registers|u2|Mux28~10_combout )) # (!\DP|registers|u2|Mux28~8_combout  & ((\DP|registers|u2|Mux28~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux28~8_combout ))))

	.dataa(\DP|registers|u2|Mux28~10_combout ),
	.datab(\DP|registers|u2|Mux28~1_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux28~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~11 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
fiftyfivenm_lcell_comb \DP|logic|Mux29~0 (
// Equation(s):
// \DP|logic|Mux29~0_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout  & ((\DP|registers|u2|Mux28~11_combout ))) # (!\DP|logic|Mux19~5_combout  & (!\DP|logic|out~5_combout 
// ))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|logic|out~5_combout ),
	.datac(\DP|registers|u2|Mux28~11_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux29~0 .lut_mask = 16'hFA11;
defparam \DP|logic|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
fiftyfivenm_lcell_comb \DP|logic|out~54 (
// Equation(s):
// \DP|logic|out~54_combout  = \DP|registers|u2|Mux29~12_combout  $ (((\CU|ALUsrc~combout  & ((\DP|imm|immOut[2]~4_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux29~11_combout ))))

	.dataa(\DP|registers|u3|Mux29~11_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|imm|immOut[2]~4_combout ),
	.datad(\DP|registers|u2|Mux29~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~54_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~54 .lut_mask = 16'h1DE2;
defparam \DP|logic|out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
fiftyfivenm_lcell_comb \DP|logic|Mux29~1 (
// Equation(s):
// \DP|logic|Mux29~1_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux29~0_combout  & ((\DP|registers|u2|Mux30~11_combout ))) # (!\DP|logic|Mux29~0_combout  & (\DP|logic|out~54_combout )))) # (!\DP|logic|Mux19~4_combout  & (\DP|logic|Mux29~0_combout 
// ))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|logic|Mux29~0_combout ),
	.datac(\DP|logic|out~54_combout ),
	.datad(\DP|registers|u2|Mux30~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux29~1 .lut_mask = 16'hEC64;
defparam \DP|logic|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
fiftyfivenm_lcell_comb \DP|logic|Mux29~2 (
// Equation(s):
// \DP|logic|Mux29~2_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux19~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~9_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux29~1_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux29~1_combout ),
	.datad(\DP|logic|Add0~9_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux29~2 .lut_mask = 16'hDC98;
defparam \DP|logic|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
fiftyfivenm_lcell_comb \DP|logic|Mux29~3 (
// Equation(s):
// \DP|logic|Mux29~3_combout  = (\DP|registers|u2|Mux29~12_combout  & ((\DP|logic|Mux29~2_combout ) # ((\DP|op2Mux|out[2]~42_combout  & \DP|logic|Mux19~2_combout )))) # (!\DP|registers|u2|Mux29~12_combout  & (\DP|logic|Mux29~2_combout  & 
// ((\DP|op2Mux|out[2]~42_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|registers|u2|Mux29~12_combout ),
	.datab(\DP|op2Mux|out[2]~42_combout ),
	.datac(\DP|logic|Mux29~2_combout ),
	.datad(\DP|logic|Mux19~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux29~3 .lut_mask = 16'hE8F0;
defparam \DP|logic|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
fiftyfivenm_lcell_comb \DP|outMux|out[2]~2 (
// Equation(s):
// \DP|outMux|out[2]~2_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a2 )) # (!\CU|WB~combout  & ((\DP|logic|Mux29~3_combout )))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\DP|logic|Mux29~3_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[2]~2 .lut_mask = 16'hF3C0;
defparam \DP|outMux|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N29
dffeas \DP|registers|r31|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [31]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r31|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r31|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r31|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~1 (
// Equation(s):
// \DP|registers|u2|Mux29~1_combout  = (\DP|registers|r31|read [2] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|r31|read [2]),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~1 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~0 (
// Equation(s):
// \DP|registers|u2|Mux29~0_combout  = (\DP|registers|r30|read [2] & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datac(\DP|registers|r30|read [2]),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~0 .lut_mask = 16'hE0A0;
defparam \DP|registers|u2|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~2 (
// Equation(s):
// \DP|registers|u2|Mux29~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|u2|Mux29~1_combout )) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|u2|Mux29~0_combout ))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|u2|Mux29~1_combout ),
	.datac(\DP|registers|u2|Mux29~0_combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~2 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
fiftyfivenm_lcell_comb \DP|registers|r13|read[2]~feeder (
// Equation(s):
// \DP|registers|r13|read[2]~feeder_combout  = \DP|outMux|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r13|read[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r13|read[2]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r13|read[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N1
dffeas \DP|registers|r13|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r13|read[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N11
dffeas \DP|registers|r12|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~10 (
// Equation(s):
// \DP|registers|u2|Mux29~10_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|instructions|instructionMemory|WideOr4~combout )))) # (!\DP|instructions|instructionMemory|WideOr3~combout  & 
// ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r13|read [2])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r12|read [2])))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r13|read [2]),
	.datac(\DP|registers|r12|read [2]),
	.datad(\DP|instructions|instructionMemory|WideOr4~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~10 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N21
dffeas \DP|registers|r14|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \DP|registers|r15|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~11 (
// Equation(s):
// \DP|registers|u2|Mux29~11_combout  = (\DP|registers|u2|Mux29~10_combout  & (((\DP|registers|r15|read [2])) # (!\DP|instructions|instructionMemory|WideOr3~combout ))) # (!\DP|registers|u2|Mux29~10_combout  & 
// (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r14|read [2])))

	.dataa(\DP|registers|u2|Mux29~10_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r14|read [2]),
	.datad(\DP|registers|r15|read [2]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~11 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N5
dffeas \DP|registers|r9|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N15
dffeas \DP|registers|r11|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
fiftyfivenm_lcell_comb \DP|registers|r10|read[2]~feeder (
// Equation(s):
// \DP|registers|r10|read[2]~feeder_combout  = \DP|outMux|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|outMux|out[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|r10|read[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r10|read[2]~feeder .lut_mask = 16'hF0F0;
defparam \DP|registers|r10|read[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N1
dffeas \DP|registers|r10|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r10|read[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N31
dffeas \DP|registers|r8|read[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[2] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~3 (
// Equation(s):
// \DP|registers|u2|Mux29~3_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r10|read [2])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r8|read [2])))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r10|read [2]),
	.datac(\DP|registers|r8|read [2]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~3 .lut_mask = 16'hEE50;
defparam \DP|registers|u2|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~4 (
// Equation(s):
// \DP|registers|u2|Mux29~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux29~3_combout  & ((\DP|registers|r11|read [2]))) # (!\DP|registers|u2|Mux29~3_combout  & (\DP|registers|r9|read [2])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux29~3_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [2]),
	.datac(\DP|registers|r11|read [2]),
	.datad(\DP|registers|u2|Mux29~3_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~4 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~5 (
// Equation(s):
// \DP|registers|u2|Mux29~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r5|read [2]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r4|read [2] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r5|read [2]),
	.datac(\DP|registers|r4|read [2]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~5 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~6 (
// Equation(s):
// \DP|registers|u2|Mux29~6_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux29~5_combout  & ((\DP|registers|r7|read [2]))) # (!\DP|registers|u2|Mux29~5_combout  & (\DP|registers|r6|read [2])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux29~5_combout ))))

	.dataa(\DP|registers|r6|read [2]),
	.datab(\DP|registers|r7|read [2]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux29~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~6 .lut_mask = 16'hCFA0;
defparam \DP|registers|u2|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~7 (
// Equation(s):
// \DP|registers|u2|Mux29~7_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux29~6_combout )) # (!\DP|registers|u2|Mux0~4_combout ))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|u2|Mux0~4_combout  & (\DP|registers|r1|read [2])))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|u2|Mux0~4_combout ),
	.datac(\DP|registers|r1|read [2]),
	.datad(\DP|registers|u2|Mux29~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~7 .lut_mask = 16'hEA62;
defparam \DP|registers|u2|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~8 (
// Equation(s):
// \DP|registers|u2|Mux29~8_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux29~7_combout  & (\DP|registers|r3|read [2])) # (!\DP|registers|u2|Mux29~7_combout  & ((\DP|registers|r2|read [2]))))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux29~7_combout ))))

	.dataa(\DP|registers|u2|Mux0~3_combout ),
	.datab(\DP|registers|r3|read [2]),
	.datac(\DP|registers|r2|read [2]),
	.datad(\DP|registers|u2|Mux29~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~8 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~9 (
// Equation(s):
// \DP|registers|u2|Mux29~9_combout  = (\DP|registers|u2|Mux0~2_combout  & (\DP|instructions|instructionMemory|Equal9~0_combout )) # (!\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout  & 
// (\DP|registers|u2|Mux29~4_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux29~8_combout )))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux29~4_combout ),
	.datad(\DP|registers|u2|Mux29~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~9 .lut_mask = 16'hD9C8;
defparam \DP|registers|u2|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~12 (
// Equation(s):
// \DP|registers|u2|Mux29~12_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|registers|u2|Mux29~9_combout  & ((\DP|registers|u2|Mux29~11_combout ))) # (!\DP|registers|u2|Mux29~9_combout  & (\DP|registers|u2|Mux29~2_combout )))) # 
// (!\DP|registers|u2|Mux0~2_combout  & (((\DP|registers|u2|Mux29~9_combout ))))

	.dataa(\DP|registers|u2|Mux29~2_combout ),
	.datab(\DP|registers|u2|Mux29~11_combout ),
	.datac(\DP|registers|u2|Mux0~2_combout ),
	.datad(\DP|registers|u2|Mux29~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~12 .lut_mask = 16'hCFA0;
defparam \DP|registers|u2|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
fiftyfivenm_lcell_comb \DP|logic|Mux30~0 (
// Equation(s):
// \DP|logic|Mux30~0_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux31~13_combout )) # (!\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux29~12_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux19~4_combout ))))

	.dataa(\DP|registers|u2|Mux31~13_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux29~12_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux30~0 .lut_mask = 16'hBBC0;
defparam \DP|logic|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
fiftyfivenm_lcell_comb \DP|logic|Mux30~1 (
// Equation(s):
// \DP|logic|Mux30~1_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~6_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux30~0_combout ))

	.dataa(\DP|logic|Mux30~0_combout ),
	.datab(gnd),
	.datac(\DP|logic|Add0~6_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux30~1 .lut_mask = 16'hF0AA;
defparam \DP|logic|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
fiftyfivenm_lcell_comb \DP|logic|Mux30~4 (
// Equation(s):
// \DP|logic|Mux30~4_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux30~3_combout )))) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux30~2_combout  & ((\DP|logic|Mux30~1_combout ))) # (!\DP|logic|Mux30~2_combout  & (!\DP|logic|Mux30~3_combout  & 
// !\DP|logic|Mux30~1_combout ))))

	.dataa(\DP|logic|Mux30~2_combout ),
	.datab(\DP|logic|Mux30~3_combout ),
	.datac(\DP|logic|Mux30~1_combout ),
	.datad(\DP|logic|Mux19~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux30~4 .lut_mask = 16'hCCA1;
defparam \DP|logic|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
fiftyfivenm_lcell_comb \DP|outMux|out[1]~1 (
// Equation(s):
// \DP|outMux|out[1]~1_combout  = (\CU|WB~combout  & (\DP|memory|memory_rtl_0|auto_generated|ram_block1a1 )) # (!\CU|WB~combout  & ((\DP|logic|Mux30~4_combout )))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|memory|memory_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\DP|logic|Mux30~4_combout ),
	.cin(gnd),
	.combout(\DP|outMux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[1]~1 .lut_mask = 16'hF3C0;
defparam \DP|outMux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \DP|registers|r15|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|outMux|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[15]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r15|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r15|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r15|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N13
dffeas \DP|registers|r13|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[13]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r13|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r13|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r13|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \DP|registers|r14|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[14]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r14|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r14|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r14|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N11
dffeas \DP|registers|r12|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r12|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r12|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r12|read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~9 (
// Equation(s):
// \DP|registers|u2|Mux30~9_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r14|read [1])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r12|read [1])))))

	.dataa(\DP|registers|r14|read [1]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r12|read [1]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~9 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~10 (
// Equation(s):
// \DP|registers|u2|Mux30~10_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux30~9_combout  & (\DP|registers|r15|read [1])) # (!\DP|registers|u2|Mux30~9_combout  & ((\DP|registers|r13|read [1]))))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux30~9_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r15|read [1]),
	.datac(\DP|registers|r13|read [1]),
	.datad(\DP|registers|u2|Mux30~9_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~10 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
fiftyfivenm_lcell_comb \DP|registers|r11|read[1]~feeder (
// Equation(s):
// \DP|registers|r11|read[1]~feeder_combout  = \DP|outMux|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|r11|read[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r11|read[1]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r11|read[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N7
dffeas \DP|registers|r11|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r11|read[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r11|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r11|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r11|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N5
dffeas \DP|registers|r10|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r10|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r10|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r10|read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
fiftyfivenm_lcell_comb \DP|registers|r9|read[1]~feeder (
// Equation(s):
// \DP|registers|r9|read[1]~feeder_combout  = \DP|outMux|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|outMux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|r9|read[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|r9|read[1]~feeder .lut_mask = 16'hFF00;
defparam \DP|registers|r9|read[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N13
dffeas \DP|registers|r9|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DP|registers|r9|read[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|registers|u1|out[9]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r9|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r9|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r9|read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N11
dffeas \DP|registers|r8|read[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r8|read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r8|read[1] .is_wysiwyg = "true";
defparam \DP|registers|r8|read[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~0 (
// Equation(s):
// \DP|registers|u2|Mux30~0_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|r9|read [1]) # ((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// (((\DP|registers|r8|read [1] & !\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r9|read [1]),
	.datac(\DP|registers|r8|read [1]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~0 .lut_mask = 16'hAAD8;
defparam \DP|registers|u2|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~1 (
// Equation(s):
// \DP|registers|u2|Mux30~1_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux30~0_combout  & (\DP|registers|r11|read [1])) # (!\DP|registers|u2|Mux30~0_combout  & ((\DP|registers|r10|read [1]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux30~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r11|read [1]),
	.datac(\DP|registers|r10|read [1]),
	.datad(\DP|registers|u2|Mux30~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~1 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~2 (
// Equation(s):
// \DP|registers|u2|Mux30~2_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|instructions|instructionMemory|WideOr4~combout  & (\DP|registers|r31|read [1])) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|registers|r30|read [1])))))

	.dataa(\DP|registers|r31|read [1]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r30|read [1]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~2 .lut_mask = 16'hB800;
defparam \DP|registers|u2|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~3 (
// Equation(s):
// \DP|registers|u2|Mux30~3_combout  = (\DP|registers|u2|Mux30~2_combout  & ((\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((\DP|instructions|instructionMemory|Equal5~1_combout  & \DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u2|Mux30~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~3 .lut_mask = 16'hF800;
defparam \DP|registers|u2|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~4 (
// Equation(s):
// \DP|registers|u2|Mux30~4_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|instructions|instructionMemory|WideOr4~combout  & 
// ((\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r6|read [1])) # (!\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|r4|read [1])))))

	.dataa(\DP|registers|r6|read [1]),
	.datab(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datac(\DP|registers|r4|read [1]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~4 .lut_mask = 16'hEE30;
defparam \DP|registers|u2|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~5 (
// Equation(s):
// \DP|registers|u2|Mux30~5_combout  = (\DP|instructions|instructionMemory|WideOr4~combout  & ((\DP|registers|u2|Mux30~4_combout  & ((\DP|registers|r7|read [1]))) # (!\DP|registers|u2|Mux30~4_combout  & (\DP|registers|r5|read [1])))) # 
// (!\DP|instructions|instructionMemory|WideOr4~combout  & (((\DP|registers|u2|Mux30~4_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr4~combout ),
	.datab(\DP|registers|r5|read [1]),
	.datac(\DP|registers|r7|read [1]),
	.datad(\DP|registers|u2|Mux30~4_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~5 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~6 (
// Equation(s):
// \DP|registers|u2|Mux30~6_combout  = (\DP|registers|u2|Mux0~5_combout  & (((\DP|registers|u2|Mux30~5_combout ) # (!\DP|registers|u2|Mux0~4_combout )))) # (!\DP|registers|u2|Mux0~5_combout  & (\DP|registers|r1|read [1] & (\DP|registers|u2|Mux0~4_combout )))

	.dataa(\DP|registers|u2|Mux0~5_combout ),
	.datab(\DP|registers|r1|read [1]),
	.datac(\DP|registers|u2|Mux0~4_combout ),
	.datad(\DP|registers|u2|Mux30~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~6 .lut_mask = 16'hEA4A;
defparam \DP|registers|u2|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~7 (
// Equation(s):
// \DP|registers|u2|Mux30~7_combout  = (\DP|registers|u2|Mux0~3_combout  & ((\DP|registers|u2|Mux30~6_combout  & ((\DP|registers|r3|read [1]))) # (!\DP|registers|u2|Mux30~6_combout  & (\DP|registers|r2|read [1])))) # (!\DP|registers|u2|Mux0~3_combout  & 
// (((\DP|registers|u2|Mux30~6_combout ))))

	.dataa(\DP|registers|r2|read [1]),
	.datab(\DP|registers|r3|read [1]),
	.datac(\DP|registers|u2|Mux0~3_combout ),
	.datad(\DP|registers|u2|Mux30~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~7 .lut_mask = 16'hCFA0;
defparam \DP|registers|u2|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~8 (
// Equation(s):
// \DP|registers|u2|Mux30~8_combout  = (\DP|registers|u2|Mux0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # ((\DP|registers|u2|Mux30~3_combout )))) # (!\DP|registers|u2|Mux0~2_combout  & 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux30~7_combout ))))

	.dataa(\DP|registers|u2|Mux0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux30~3_combout ),
	.datad(\DP|registers|u2|Mux30~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~8 .lut_mask = 16'hB9A8;
defparam \DP|registers|u2|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~11 (
// Equation(s):
// \DP|registers|u2|Mux30~11_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux30~8_combout  & (\DP|registers|u2|Mux30~10_combout )) # (!\DP|registers|u2|Mux30~8_combout  & ((\DP|registers|u2|Mux30~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux30~8_combout ))))

	.dataa(\DP|registers|u2|Mux30~10_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux30~1_combout ),
	.datad(\DP|registers|u2|Mux30~8_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~11 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
fiftyfivenm_lcell_comb \DP|logic|Mux31~0 (
// Equation(s):
// \DP|logic|Mux31~0_combout  = (\CU|ALUop [0] & (((\DP|registers|u2|Mux30~11_combout )))) # (!\CU|ALUop [0] & (!\DP|registers|u2|Mux31~13_combout  & ((!\DP|op2Mux|out[0]~40_combout ))))

	.dataa(\DP|registers|u2|Mux31~13_combout ),
	.datab(\DP|registers|u2|Mux30~11_combout ),
	.datac(\DP|op2Mux|out[0]~40_combout ),
	.datad(\CU|ALUop [0]),
	.cin(gnd),
	.combout(\DP|logic|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux31~0 .lut_mask = 16'hCC05;
defparam \DP|logic|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
fiftyfivenm_lcell_comb \DP|logic|Mux31~1 (
// Equation(s):
// \DP|logic|Mux31~1_combout  = (\CU|ALUop [1] & (\CU|ALUop [0] & ((\DP|logic|Add0~3_combout )))) # (!\CU|ALUop [1] & (((\DP|logic|Mux31~0_combout ))))

	.dataa(\CU|ALUop [1]),
	.datab(\CU|ALUop [0]),
	.datac(\DP|logic|Mux31~0_combout ),
	.datad(\DP|logic|Add0~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux31~1 .lut_mask = 16'hD850;
defparam \DP|logic|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
fiftyfivenm_lcell_comb \DP|logic|Mux31~4 (
// Equation(s):
// \DP|logic|Mux31~4_combout  = (\CU|ALUop [2] & ((\DP|logic|Mux31~1_combout ))) # (!\CU|ALUop [2] & (\DP|logic|Mux31~3_combout ))

	.dataa(\CU|ALUop [2]),
	.datab(\DP|logic|Mux31~3_combout ),
	.datac(gnd),
	.datad(\DP|logic|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux31~4 .lut_mask = 16'hEE44;
defparam \DP|logic|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
fiftyfivenm_lcell_comb \DP|outMux|out[0]~0 (
// Equation(s):
// \DP|outMux|out[0]~0_combout  = (\CU|WB~combout  & ((\DP|memory|memory_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\CU|WB~combout  & (\DP|logic|Mux31~4_combout ))

	.dataa(gnd),
	.datab(\CU|WB~combout ),
	.datac(\DP|logic|Mux31~4_combout ),
	.datad(\DP|memory|memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\DP|outMux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|outMux|out[0]~0 .lut_mask = 16'hFC30;
defparam \DP|outMux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N9
dffeas \DP|registers|r30|read[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|outMux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|registers|u1|out [30]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|registers|r30|read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|registers|r30|read[0] .is_wysiwyg = "true";
defparam \DP|registers|r30|read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~14 (
// Equation(s):
// \DP|registers|u2|Mux31~14_combout  = (\DP|registers|u2|Mux31~1_combout  & (((\DP|registers|r31|read [0]) # (!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r30|read [0] & 
// (\DP|instructions|instructionMemory|WideOr3~combout )))

	.dataa(\DP|registers|r30|read [0]),
	.datab(\DP|registers|u2|Mux31~1_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|r31|read [0]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~14 .lut_mask = 16'hEC2C;
defparam \DP|registers|u2|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~15 (
// Equation(s):
// \DP|registers|u2|Mux31~15_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux31~12_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux31~7_combout )))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux31~12_combout ),
	.datad(\DP|registers|u2|Mux31~7_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~15 .lut_mask = 16'hF3C0;
defparam \DP|registers|u2|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux31~16 (
// Equation(s):
// \DP|registers|u2|Mux31~16_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux31~14_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux31~15_combout )))

	.dataa(gnd),
	.datab(\DP|registers|u2|Mux31~14_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u2|Mux31~15_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux31~16 .lut_mask = 16'hCFC0;
defparam \DP|registers|u2|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
fiftyfivenm_lcell_comb \CU|PCsrc~7 (
// Equation(s):
// \CU|PCsrc~7_combout  = (!\CU|ALUop [0] & ((\DP|registers|u2|Mux31~16_combout ) # ((\DP|op2Mux|out[0]~40_combout ) # (\CU|ALUop [1]))))

	.dataa(\DP|registers|u2|Mux31~16_combout ),
	.datab(\CU|ALUop [0]),
	.datac(\DP|op2Mux|out[0]~40_combout ),
	.datad(\CU|ALUop [1]),
	.cin(gnd),
	.combout(\CU|PCsrc~7_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~7 .lut_mask = 16'h3332;
defparam \CU|PCsrc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~12 (
// Equation(s):
// \DP|registers|u2|Mux30~12_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r31|read [1] & !\DP|instructions|instructionMemory|out~5_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(gnd),
	.datac(\DP|registers|r31|read [1]),
	.datad(\DP|instructions|instructionMemory|out~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~12 .lut_mask = 16'h00A0;
defparam \DP|registers|u2|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~13 (
// Equation(s):
// \DP|registers|u2|Mux30~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux30~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux30~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u2|Mux30~12_combout ),
	.datad(\DP|registers|u2|Mux30~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~13 .lut_mask = 16'hF3E2;
defparam \DP|registers|u2|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux30~14 (
// Equation(s):
// \DP|registers|u2|Mux30~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux30~13_combout  & ((\DP|registers|u2|Mux30~10_combout ))) # (!\DP|registers|u2|Mux30~13_combout  & (\DP|registers|u2|Mux30~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux30~13_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux30~1_combout ),
	.datac(\DP|registers|u2|Mux30~10_combout ),
	.datad(\DP|registers|u2|Mux30~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux30~14 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
fiftyfivenm_lcell_comb \CU|PCsrc~8 (
// Equation(s):
// \CU|PCsrc~8_combout  = (\CU|ALUop [1] & (((!\DP|logic|Add0~3_combout )))) # (!\CU|ALUop [1] & (\CU|ALUop [0] & ((!\DP|registers|u2|Mux30~14_combout ))))

	.dataa(\CU|ALUop [1]),
	.datab(\CU|ALUop [0]),
	.datac(\DP|logic|Add0~3_combout ),
	.datad(\DP|registers|u2|Mux30~14_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~8_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~8 .lut_mask = 16'h0A4E;
defparam \CU|PCsrc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
fiftyfivenm_lcell_comb \DP|logic|out~25 (
// Equation(s):
// \DP|logic|out~25_combout  = \DP|registers|u2|Mux31~16_combout  $ (((\CU|ALUsrc~combout  & ((\DP|imm|immOut[0]~2_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux31~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u3|Mux31~11_combout ),
	.datac(\DP|imm|immOut[0]~2_combout ),
	.datad(\DP|registers|u2|Mux31~16_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~25 .lut_mask = 16'h1BE4;
defparam \DP|logic|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
fiftyfivenm_lcell_comb \DP|logic|Mux31~5 (
// Equation(s):
// \DP|logic|Mux31~5_combout  = (\CU|ALUop [1] & (\CU|ALUop [0])) # (!\CU|ALUop [1] & ((\CU|ALUop [0] & ((\DP|logic|out~25_combout ))) # (!\CU|ALUop [0] & (\DP|logic|Add0~3_combout ))))

	.dataa(\CU|ALUop [1]),
	.datab(\CU|ALUop [0]),
	.datac(\DP|logic|Add0~3_combout ),
	.datad(\DP|logic|out~25_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux31~5 .lut_mask = 16'hDC98;
defparam \DP|logic|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
fiftyfivenm_lcell_comb \DP|logic|Mux31~6 (
// Equation(s):
// \DP|logic|Mux31~6_combout  = (\DP|registers|u2|Mux31~16_combout  & ((\DP|logic|Mux31~5_combout ) # ((\CU|ALUop [1] & \DP|op2Mux|out[0]~40_combout )))) # (!\DP|registers|u2|Mux31~16_combout  & (\DP|logic|Mux31~5_combout  & ((\DP|op2Mux|out[0]~40_combout ) 
// # (!\CU|ALUop [1]))))

	.dataa(\DP|registers|u2|Mux31~16_combout ),
	.datab(\CU|ALUop [1]),
	.datac(\DP|op2Mux|out[0]~40_combout ),
	.datad(\DP|logic|Mux31~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux31~6 .lut_mask = 16'hFB80;
defparam \DP|logic|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
fiftyfivenm_lcell_comb \CU|PCsrc~9 (
// Equation(s):
// \CU|PCsrc~9_combout  = (\CU|ALUop [2] & ((\CU|PCsrc~7_combout ) # ((\CU|PCsrc~8_combout )))) # (!\CU|ALUop [2] & (((!\DP|logic|Mux31~6_combout ))))

	.dataa(\CU|PCsrc~7_combout ),
	.datab(\CU|ALUop [2]),
	.datac(\CU|PCsrc~8_combout ),
	.datad(\DP|logic|Mux31~6_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~9_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~9 .lut_mask = 16'hC8FB;
defparam \CU|PCsrc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~13 (
// Equation(s):
// \DP|registers|u2|Mux1~13_combout  = (\DP|registers|u2|Mux31~1_combout  & (((\DP|registers|r31|read [30]) # (!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r30|read [30] & 
// ((\DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|u2|Mux31~1_combout ),
	.datab(\DP|registers|r30|read [30]),
	.datac(\DP|registers|r31|read [30]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~13 .lut_mask = 16'hE4AA;
defparam \DP|registers|u2|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~14 (
// Equation(s):
// \DP|registers|u2|Mux1~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux1~11_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux1~6_combout )))

	.dataa(\DP|registers|u2|Mux1~11_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux1~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~14 .lut_mask = 16'hBB88;
defparam \DP|registers|u2|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux1~15 (
// Equation(s):
// \DP|registers|u2|Mux1~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux1~13_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux1~14_combout )))

	.dataa(\DP|registers|u2|Mux1~13_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux1~14_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux1~15 .lut_mask = 16'hBB88;
defparam \DP|registers|u2|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
fiftyfivenm_lcell_comb \CU|PCsrc~5 (
// Equation(s):
// \CU|PCsrc~5_combout  = (\CU|ALUop [2] & ((\CU|ALUop [0]) # (!\DP|registers|u2|Mux1~15_combout )))

	.dataa(\CU|ALUop [2]),
	.datab(\CU|ALUop [0]),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux1~15_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~5_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~5 .lut_mask = 16'h88AA;
defparam \CU|PCsrc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~18 (
// Equation(s):
// \DP|registers|u2|Mux0~18_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r31|read [31] & !\DP|instructions|instructionMemory|out~5_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r31|read [31]),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|out~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~18 .lut_mask = 16'h0088;
defparam \DP|registers|u2|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~19 (
// Equation(s):
// \DP|registers|u2|Mux0~19_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux0~18_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux0~11_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux0~18_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u2|Mux0~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~19 .lut_mask = 16'hCFCA;
defparam \DP|registers|u2|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux0~20 (
// Equation(s):
// \DP|registers|u2|Mux0~20_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux0~19_combout  & (\DP|registers|u2|Mux0~16_combout )) # (!\DP|registers|u2|Mux0~19_combout  & ((\DP|registers|u2|Mux0~7_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux0~19_combout ))))

	.dataa(\DP|registers|u2|Mux0~16_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux0~7_combout ),
	.datad(\DP|registers|u2|Mux0~19_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux0~20 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
fiftyfivenm_lcell_comb \CU|PCsrc~1 (
// Equation(s):
// \CU|PCsrc~1_combout  = (\CU|ALUop [2] & ((\DP|op2Mux|out[31]~71_combout ) # ((\CU|ALUop [0]) # (\DP|registers|u2|Mux0~20_combout )))) # (!\CU|ALUop [2] & ((\DP|op2Mux|out[31]~71_combout  $ (!\DP|registers|u2|Mux0~20_combout )) # (!\CU|ALUop [0])))

	.dataa(\DP|op2Mux|out[31]~71_combout ),
	.datab(\CU|ALUop [2]),
	.datac(\CU|ALUop [0]),
	.datad(\DP|registers|u2|Mux0~20_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~1 .lut_mask = 16'hEFDB;
defparam \CU|PCsrc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
fiftyfivenm_lcell_comb \CU|PCsrc~2 (
// Equation(s):
// \CU|PCsrc~2_combout  = (\CU|ALUop [2] & (((\CU|ALUop [0]) # (!\DP|registers|u2|Mux1~15_combout )))) # (!\CU|ALUop [2] & (((!\CU|ALUop [0])) # (!\DP|registers|u2|Mux0~20_combout )))

	.dataa(\DP|registers|u2|Mux0~20_combout ),
	.datab(\CU|ALUop [2]),
	.datac(\CU|ALUop [0]),
	.datad(\DP|registers|u2|Mux1~15_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~2 .lut_mask = 16'hD3DF;
defparam \CU|PCsrc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
fiftyfivenm_lcell_comb \CU|PCsrc~0 (
// Equation(s):
// \CU|PCsrc~0_combout  = ((\CU|ALUsrc~combout  & ((!\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (!\DP|registers|u3|Mux0~6_combout ))) # (!\DP|registers|u2|Mux0~20_combout )

	.dataa(\DP|registers|u3|Mux0~6_combout ),
	.datab(\DP|registers|u2|Mux0~20_combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~0 .lut_mask = 16'h3F77;
defparam \CU|PCsrc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
fiftyfivenm_lcell_comb \CU|PCsrc~3 (
// Equation(s):
// \CU|PCsrc~3_combout  = (\CU|PCsrc~1_combout  & (((\CU|PCsrc~2_combout  & \CU|PCsrc~0_combout )) # (!\CU|ALUop [1])))

	.dataa(\CU|PCsrc~1_combout ),
	.datab(\CU|PCsrc~2_combout ),
	.datac(\CU|PCsrc~0_combout ),
	.datad(\CU|ALUop [1]),
	.cin(gnd),
	.combout(\CU|PCsrc~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~3 .lut_mask = 16'h80AA;
defparam \CU|PCsrc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
fiftyfivenm_lcell_comb \CU|PCsrc~4 (
// Equation(s):
// \CU|PCsrc~4_combout  = ((\CU|ALUop [2] & (!\CU|ALUop [0])) # (!\CU|ALUop [2] & ((\CU|ALUop [0]) # (\CU|ALUop [1])))) # (!\DP|logic|Add0~96_combout )

	.dataa(\CU|ALUop [2]),
	.datab(\CU|ALUop [0]),
	.datac(\DP|logic|Add0~96_combout ),
	.datad(\CU|ALUop [1]),
	.cin(gnd),
	.combout(\CU|PCsrc~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~4 .lut_mask = 16'h7F6F;
defparam \CU|PCsrc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
fiftyfivenm_lcell_comb \CU|PCsrc~6 (
// Equation(s):
// \CU|PCsrc~6_combout  = (\CU|PCsrc~5_combout  & ((\CU|ALUop [1] & ((\CU|PCsrc~4_combout ))) # (!\CU|ALUop [1] & (\CU|PCsrc~3_combout )))) # (!\CU|PCsrc~5_combout  & (((\CU|PCsrc~3_combout  & \CU|PCsrc~4_combout ))))

	.dataa(\CU|PCsrc~5_combout ),
	.datab(\CU|ALUop [1]),
	.datac(\CU|PCsrc~3_combout ),
	.datad(\CU|PCsrc~4_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~6_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~6 .lut_mask = 16'hF820;
defparam \CU|PCsrc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~12 (
// Equation(s):
// \DP|registers|u2|Mux4~12_combout  = (!\DP|instructions|instructionMemory|out~5_combout  & (\DP|registers|r31|read [27] & \DP|instructions|instructionMemory|WideOr3~combout ))

	.dataa(\DP|instructions|instructionMemory|out~5_combout ),
	.datab(gnd),
	.datac(\DP|registers|r31|read [27]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~12 .lut_mask = 16'h5000;
defparam \DP|registers|u2|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~13 (
// Equation(s):
// \DP|registers|u2|Mux4~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux4~12_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux4~5_combout ) # 
// (\DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|registers|u2|Mux4~12_combout ),
	.datac(\DP|registers|u2|Mux4~5_combout ),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~13 .lut_mask = 16'hDDD8;
defparam \DP|registers|u2|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux4~14 (
// Equation(s):
// \DP|registers|u2|Mux4~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux4~13_combout  & ((\DP|registers|u2|Mux4~10_combout ))) # (!\DP|registers|u2|Mux4~13_combout  & (\DP|registers|u2|Mux4~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux4~13_combout ))))

	.dataa(\DP|registers|u2|Mux4~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux4~10_combout ),
	.datad(\DP|registers|u2|Mux4~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux4~14 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
fiftyfivenm_lcell_comb \DP|logic|Mux4~9 (
// Equation(s):
// \DP|logic|Mux4~9_combout  = (\DP|op2Mux|out[27]~67_combout  & ((\DP|logic|Mux19~3_combout ) # ((\DP|registers|u2|Mux4~14_combout  & \DP|logic|Mux19~2_combout )))) # (!\DP|op2Mux|out[27]~67_combout  & (\DP|logic|Mux19~3_combout  & 
// ((\DP|registers|u2|Mux4~14_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|op2Mux|out[27]~67_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|registers|u2|Mux4~14_combout ),
	.datad(\DP|logic|Mux19~2_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux4~9 .lut_mask = 16'hE8CC;
defparam \DP|logic|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
fiftyfivenm_lcell_comb \DP|logic|Mux4~7 (
// Equation(s):
// \DP|logic|Mux4~7_combout  = (\DP|logic|Mux19~4_combout  & (!\DP|logic|Mux19~5_combout  & (\DP|op2Mux|out[27]~67_combout  $ (\DP|registers|u2|Mux4~14_combout )))) # (!\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # 
// ((!\DP|op2Mux|out[27]~67_combout  & !\DP|registers|u2|Mux4~14_combout ))))

	.dataa(\DP|op2Mux|out[27]~67_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux4~14_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux4~7 .lut_mask = 16'h3349;
defparam \DP|logic|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~13 (
// Equation(s):
// \DP|registers|u2|Mux3~13_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r31|read [28])) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r30|read [28]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|registers|r31|read [28]),
	.datab(\DP|registers|r30|read [28]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~13 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~14 (
// Equation(s):
// \DP|registers|u2|Mux3~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux3~11_combout ))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux3~6_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux3~6_combout ),
	.datad(\DP|registers|u2|Mux3~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~14 .lut_mask = 16'hFC30;
defparam \DP|registers|u2|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux3~15 (
// Equation(s):
// \DP|registers|u2|Mux3~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux3~13_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux3~14_combout )))

	.dataa(\DP|registers|u2|Mux3~13_combout ),
	.datab(\DP|registers|u2|Mux3~14_combout ),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux3~15 .lut_mask = 16'hAACC;
defparam \DP|registers|u2|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~14 (
// Equation(s):
// \DP|registers|u2|Mux5~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux5~11_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux5~6_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux5~11_combout ),
	.datad(\DP|registers|u2|Mux5~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~14 .lut_mask = 16'hF5A0;
defparam \DP|registers|u2|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~13 (
// Equation(s):
// \DP|registers|u2|Mux5~13_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r31|read [26]))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r30|read [26])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|registers|r30|read [26]),
	.datab(\DP|registers|r31|read [26]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~13 .lut_mask = 16'hCFA0;
defparam \DP|registers|u2|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux5~15 (
// Equation(s):
// \DP|registers|u2|Mux5~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux5~13_combout ))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux5~14_combout ))

	.dataa(gnd),
	.datab(\DP|registers|u2|Mux5~14_combout ),
	.datac(\DP|registers|u2|Mux5~13_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux5~15 .lut_mask = 16'hF0CC;
defparam \DP|registers|u2|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
fiftyfivenm_lcell_comb \DP|logic|Mux4~8 (
// Equation(s):
// \DP|logic|Mux4~8_combout  = (\DP|logic|Mux4~7_combout  & ((\DP|registers|u2|Mux3~15_combout ) # ((!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux4~7_combout  & (((\DP|logic|Mux19~5_combout  & \DP|registers|u2|Mux5~15_combout ))))

	.dataa(\DP|logic|Mux4~7_combout ),
	.datab(\DP|registers|u2|Mux3~15_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|registers|u2|Mux5~15_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux4~8 .lut_mask = 16'hDA8A;
defparam \DP|logic|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
fiftyfivenm_lcell_comb \DP|logic|Mux4~10 (
// Equation(s):
// \DP|logic|Mux4~10_combout  = (\DP|logic|Mux4~9_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~84_combout )))) # (!\DP|logic|Mux4~9_combout  & (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux4~8_combout )))

	.dataa(\DP|logic|Mux4~9_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux4~8_combout ),
	.datad(\DP|logic|Add0~84_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux4~10 .lut_mask = 16'hBA98;
defparam \DP|logic|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
fiftyfivenm_lcell_comb \DP|logic|Mux5~8 (
// Equation(s):
// \DP|logic|Mux5~8_combout  = (\DP|registers|u2|Mux5~15_combout  & ((\DP|logic|Mux19~3_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|op2Mux|out[26]~66_combout )))) # (!\DP|registers|u2|Mux5~15_combout  & (((\DP|logic|Mux19~3_combout  & 
// \DP|op2Mux|out[26]~66_combout )) # (!\DP|logic|Mux19~2_combout )))

	.dataa(\DP|registers|u2|Mux5~15_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|op2Mux|out[26]~66_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux5~8 .lut_mask = 16'hED8D;
defparam \DP|logic|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~12 (
// Equation(s):
// \DP|registers|u2|Mux6~12_combout  = (\DP|registers|r31|read [25] & (!\DP|instructions|instructionMemory|out~5_combout  & \DP|instructions|instructionMemory|WideOr3~combout ))

	.dataa(\DP|registers|r31|read [25]),
	.datab(\DP|instructions|instructionMemory|out~5_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~12 .lut_mask = 16'h2020;
defparam \DP|registers|u2|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~13 (
// Equation(s):
// \DP|registers|u2|Mux6~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux6~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux6~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux6~12_combout ),
	.datad(\DP|registers|u2|Mux6~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~13 .lut_mask = 16'hF5E4;
defparam \DP|registers|u2|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux6~14 (
// Equation(s):
// \DP|registers|u2|Mux6~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux6~13_combout  & ((\DP|registers|u2|Mux6~10_combout ))) # (!\DP|registers|u2|Mux6~13_combout  & (\DP|registers|u2|Mux6~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux6~13_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux6~1_combout ),
	.datac(\DP|registers|u2|Mux6~13_combout ),
	.datad(\DP|registers|u2|Mux6~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux6~14 .lut_mask = 16'hF858;
defparam \DP|registers|u2|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
fiftyfivenm_lcell_comb \DP|logic|Mux5~9 (
// Equation(s):
// \DP|logic|Mux5~9_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux6~14_combout )) # (!\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux4~14_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (\DP|logic|Mux19~4_combout ))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux6~14_combout ),
	.datad(\DP|registers|u2|Mux4~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux5~9 .lut_mask = 16'hE6C4;
defparam \DP|logic|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
fiftyfivenm_lcell_comb \DP|logic|Mux5~10 (
// Equation(s):
// \DP|logic|Mux5~10_combout  = (\DP|logic|Mux19~5_combout  & (\DP|logic|Mux5~9_combout  $ (((\DP|logic|Mux5~8_combout ))))) # (!\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux5~9_combout  & (!\DP|logic|Mux5~13_combout )) # (!\DP|logic|Mux5~9_combout  & 
// (\DP|logic|Mux5~13_combout  & \DP|logic|Mux5~8_combout ))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|logic|Mux5~9_combout ),
	.datac(\DP|logic|Mux5~13_combout ),
	.datad(\DP|logic|Mux5~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux5~10 .lut_mask = 16'h368C;
defparam \DP|logic|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
fiftyfivenm_lcell_comb \DP|logic|Mux5~11 (
// Equation(s):
// \DP|logic|Mux5~11_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux5~8_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout ) # (\DP|logic|Mux5~8_combout  $ (\DP|logic|Mux5~10_combout ))))

	.dataa(\DP|logic|Mux5~8_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux5~10_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux5~11 .lut_mask = 16'hADAE;
defparam \DP|logic|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
fiftyfivenm_lcell_comb \DP|logic|Mux5~12 (
// Equation(s):
// \DP|logic|Mux5~12_combout  = (\DP|logic|Mux5~11_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~81_combout ) # (!\DP|logic|Mux19~3_combout ))))

	.dataa(\DP|logic|Mux5~11_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|logic|Add0~81_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux5~12 .lut_mask = 16'hAA8A;
defparam \DP|logic|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~12 (
// Equation(s):
// \DP|registers|u2|Mux10~12_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r31|read [21] & !\DP|instructions|instructionMemory|out~5_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r31|read [21]),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|out~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~12 .lut_mask = 16'h0088;
defparam \DP|registers|u2|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~13 (
// Equation(s):
// \DP|registers|u2|Mux10~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux10~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux10~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u2|Mux10~5_combout ),
	.datad(\DP|registers|u2|Mux10~12_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~13 .lut_mask = 16'hFE32;
defparam \DP|registers|u2|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux10~14 (
// Equation(s):
// \DP|registers|u2|Mux10~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux10~13_combout  & (\DP|registers|u2|Mux10~10_combout )) # (!\DP|registers|u2|Mux10~13_combout  & ((\DP|registers|u2|Mux10~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux10~13_combout ))))

	.dataa(\DP|registers|u2|Mux10~10_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux10~13_combout ),
	.datad(\DP|registers|u2|Mux10~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux10~14 .lut_mask = 16'hBCB0;
defparam \DP|registers|u2|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
fiftyfivenm_lcell_comb \DP|logic|out~50 (
// Equation(s):
// \DP|logic|out~50_combout  = (\DP|registers|u2|Mux10~14_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux10~6_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u2|Mux10~14_combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux10~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~50_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~50 .lut_mask = 16'hFDEC;
defparam \DP|logic|out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~14 (
// Equation(s):
// \DP|registers|u2|Mux9~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux9~11_combout ))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux9~6_combout ))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux9~6_combout ),
	.datad(\DP|registers|u2|Mux9~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~14 .lut_mask = 16'hFA50;
defparam \DP|registers|u2|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~13 (
// Equation(s):
// \DP|registers|u2|Mux9~13_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r31|read [22])) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r30|read [22]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|u2|Mux31~1_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|u2|Mux31~1_combout ),
	.datac(\DP|registers|r31|read [22]),
	.datad(\DP|registers|r30|read [22]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~13 .lut_mask = 16'hE6C4;
defparam \DP|registers|u2|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux9~15 (
// Equation(s):
// \DP|registers|u2|Mux9~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux9~13_combout ))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux9~14_combout ))

	.dataa(\DP|registers|u2|Mux9~14_combout ),
	.datab(\DP|registers|u2|Mux9~13_combout ),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux9~15 .lut_mask = 16'hCCAA;
defparam \DP|registers|u2|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
fiftyfivenm_lcell_comb \DP|logic|out~51 (
// Equation(s):
// \DP|logic|out~51_combout  = (\DP|registers|u2|Mux10~14_combout  & ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux10~6_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u2|Mux10~14_combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux10~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~51_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~51 .lut_mask = 16'hC480;
defparam \DP|logic|out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
fiftyfivenm_lcell_comb \CU|PCsrc~21 (
// Equation(s):
// \CU|PCsrc~21_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|registers|u2|Mux9~15_combout ) # ((\DP|op2Mux|out[22]~62_combout )))) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|out~51_combout ) # ((\DP|registers|u2|Mux9~15_combout  & 
// \DP|op2Mux|out[22]~62_combout ))))

	.dataa(\DP|registers|u2|Mux9~15_combout ),
	.datab(\DP|op2Mux|out[22]~62_combout ),
	.datac(\DP|logic|out~51_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~21_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~21 .lut_mask = 16'hEEF8;
defparam \CU|PCsrc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
fiftyfivenm_lcell_comb \CU|PCsrc~22 (
// Equation(s):
// \CU|PCsrc~22_combout  = (\DP|logic|Mux19~2_combout  & ((\CU|PCsrc~21_combout ) # ((\DP|logic|Mux19~3_combout  & \DP|logic|out~50_combout )))) # (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux19~3_combout ))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|out~50_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\CU|PCsrc~21_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~22_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~22 .lut_mask = 16'hFA8A;
defparam \CU|PCsrc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
fiftyfivenm_lcell_comb \DP|logic|Mux9~8 (
// Equation(s):
// \DP|logic|Mux9~8_combout  = (\CU|ALUsrc~combout  & (((\CU|immSel [1] & \CU|immSel [0])))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux9~11_combout ))

	.dataa(\DP|registers|u3|Mux9~11_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|immSel [1]),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|logic|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux9~8 .lut_mask = 16'hE222;
defparam \DP|logic|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~12 (
// Equation(s):
// \DP|registers|u2|Mux8~12_combout  = (!\DP|instructions|instructionMemory|out~5_combout  & (\DP|registers|r31|read [23] & \DP|instructions|instructionMemory|WideOr3~combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|out~5_combout ),
	.datac(\DP|registers|r31|read [23]),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~12 .lut_mask = 16'h3000;
defparam \DP|registers|u2|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~13 (
// Equation(s):
// \DP|registers|u2|Mux8~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux8~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux8~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux8~12_combout ),
	.datac(\DP|registers|u2|Mux8~5_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~13 .lut_mask = 16'hCCFA;
defparam \DP|registers|u2|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux8~14 (
// Equation(s):
// \DP|registers|u2|Mux8~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux8~13_combout  & ((\DP|registers|u2|Mux8~10_combout ))) # (!\DP|registers|u2|Mux8~13_combout  & (\DP|registers|u2|Mux8~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux8~13_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux8~1_combout ),
	.datac(\DP|registers|u2|Mux8~10_combout ),
	.datad(\DP|registers|u2|Mux8~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux8~14 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
fiftyfivenm_lcell_comb \DP|logic|Mux9~6 (
// Equation(s):
// \DP|logic|Mux9~6_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux10~14_combout ) # ((!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux8~14_combout  & \DP|logic|Mux19~5_combout ))))

	.dataa(\DP|registers|u2|Mux10~14_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux8~14_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux9~6 .lut_mask = 16'hB8CC;
defparam \DP|logic|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
fiftyfivenm_lcell_comb \DP|logic|Mux9~7 (
// Equation(s):
// \DP|logic|Mux9~7_combout  = (\DP|logic|Mux19~5_combout  & (((\DP|logic|Mux9~6_combout )))) # (!\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux9~8_combout  & (!\DP|registers|u2|Mux9~15_combout  & \DP|logic|Mux9~6_combout )) # (!\DP|logic|Mux9~8_combout  & 
// (\DP|registers|u2|Mux9~15_combout  $ (!\DP|logic|Mux9~6_combout )))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|logic|Mux9~8_combout ),
	.datac(\DP|registers|u2|Mux9~15_combout ),
	.datad(\DP|logic|Mux9~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux9~7 .lut_mask = 16'hBE01;
defparam \DP|logic|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
fiftyfivenm_lcell_comb \DP|logic|Mux10~5 (
// Equation(s):
// \DP|logic|Mux10~5_combout  = (\DP|logic|Mux19~5_combout  & (((\DP|logic|Mux19~4_combout )))) # (!\DP|logic|Mux19~5_combout  & ((\DP|registers|u2|Mux10~14_combout  & (\DP|logic|Mux19~4_combout  & !\DP|op2Mux|out[21]~61_combout )) # 
// (!\DP|registers|u2|Mux10~14_combout  & (\DP|logic|Mux19~4_combout  $ (!\DP|op2Mux|out[21]~61_combout )))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|registers|u2|Mux10~14_combout ),
	.datac(\DP|logic|Mux19~4_combout ),
	.datad(\DP|op2Mux|out[21]~61_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux10~5 .lut_mask = 16'hB0E1;
defparam \DP|logic|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~13 (
// Equation(s):
// \DP|registers|u2|Mux11~13_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r31|read [20])) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r30|read [20]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|registers|r31|read [20]),
	.datab(\DP|registers|r30|read [20]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~13 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~14 (
// Equation(s):
// \DP|registers|u2|Mux11~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux11~11_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux11~6_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux11~11_combout ),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux11~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~14 .lut_mask = 16'hDD88;
defparam \DP|registers|u2|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux11~15 (
// Equation(s):
// \DP|registers|u2|Mux11~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux11~13_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux11~14_combout )))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u2|Mux11~13_combout ),
	.datad(\DP|registers|u2|Mux11~14_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux11~15 .lut_mask = 16'hF3C0;
defparam \DP|registers|u2|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
fiftyfivenm_lcell_comb \DP|logic|Mux10~6 (
// Equation(s):
// \DP|logic|Mux10~6_combout  = (\DP|logic|Mux10~5_combout  & (((\DP|registers|u2|Mux11~15_combout ) # (!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux10~5_combout  & (\DP|registers|u2|Mux9~15_combout  & ((\DP|logic|Mux19~5_combout ))))

	.dataa(\DP|registers|u2|Mux9~15_combout ),
	.datab(\DP|logic|Mux10~5_combout ),
	.datac(\DP|registers|u2|Mux11~15_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux10~6 .lut_mask = 16'hE2CC;
defparam \DP|logic|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
fiftyfivenm_lcell_comb \CU|PCsrc~23 (
// Equation(s):
// \CU|PCsrc~23_combout  = (\CU|PCsrc~22_combout  & (\DP|logic|Mux19~2_combout )) # (!\CU|PCsrc~22_combout  & (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux9~7_combout ) # (\DP|logic|Mux10~6_combout ))))

	.dataa(\CU|PCsrc~22_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux9~7_combout ),
	.datad(\DP|logic|Mux10~6_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~23_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~23 .lut_mask = 16'h9998;
defparam \CU|PCsrc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
fiftyfivenm_lcell_comb \CU|PCsrc~24 (
// Equation(s):
// \CU|PCsrc~24_combout  = (!\CU|PCsrc~23_combout  & (((!\DP|logic|Add0~69_combout  & !\DP|logic|Add0~66_combout )) # (!\CU|PCsrc~22_combout )))

	.dataa(\CU|PCsrc~23_combout ),
	.datab(\DP|logic|Add0~69_combout ),
	.datac(\CU|PCsrc~22_combout ),
	.datad(\DP|logic|Add0~66_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~24_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~24 .lut_mask = 16'h0515;
defparam \CU|PCsrc~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~14 (
// Equation(s):
// \DP|registers|u2|Mux7~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux7~11_combout ))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux7~6_combout ))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux7~6_combout ),
	.datad(\DP|registers|u2|Mux7~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~14 .lut_mask = 16'hFA50;
defparam \DP|registers|u2|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~13 (
// Equation(s):
// \DP|registers|u2|Mux7~13_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r31|read [24])) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r30|read [24]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|registers|r31|read [24]),
	.datab(\DP|registers|r30|read [24]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~13 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux7~15 (
// Equation(s):
// \DP|registers|u2|Mux7~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux7~13_combout ))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux7~14_combout ))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux7~14_combout ),
	.datad(\DP|registers|u2|Mux7~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux7~15 .lut_mask = 16'hFA50;
defparam \DP|registers|u2|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
fiftyfivenm_lcell_comb \DP|logic|Mux8~5 (
// Equation(s):
// \DP|logic|Mux8~5_combout  = (\DP|registers|u2|Mux8~14_combout  & (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|op2Mux|out[23]~63_combout )))) # (!\DP|registers|u2|Mux8~14_combout  & (\DP|logic|Mux19~4_combout  $ 
// (((!\DP|logic|Mux19~5_combout  & !\DP|op2Mux|out[23]~63_combout )))))

	.dataa(\DP|registers|u2|Mux8~14_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|op2Mux|out[23]~63_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux8~5 .lut_mask = 16'hC4C9;
defparam \DP|logic|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
fiftyfivenm_lcell_comb \DP|logic|Mux8~6 (
// Equation(s):
// \DP|logic|Mux8~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux8~5_combout  & (\DP|registers|u2|Mux9~15_combout )) # (!\DP|logic|Mux8~5_combout  & ((\DP|registers|u2|Mux7~15_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux8~5_combout ))))

	.dataa(\DP|registers|u2|Mux9~15_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux7~15_combout ),
	.datad(\DP|logic|Mux8~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux8~6 .lut_mask = 16'hBBC0;
defparam \DP|logic|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
fiftyfivenm_lcell_comb \DP|logic|out~52 (
// Equation(s):
// \DP|logic|out~52_combout  = (\DP|registers|u2|Mux8~14_combout  & ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux8~6_combout )))))

	.dataa(\DP|registers|u2|Mux8~14_combout ),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(\CU|ALUsrc~combout ),
	.datad(\DP|registers|u3|Mux8~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~52_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~52 .lut_mask = 16'h8A80;
defparam \DP|logic|out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
fiftyfivenm_lcell_comb \DP|logic|Mux8~7 (
// Equation(s):
// \DP|logic|Mux8~7_combout  = (\DP|logic|Mux19~3_combout  & (\DP|logic|Mux19~2_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout  & ((\DP|logic|out~52_combout ))) # (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux8~6_combout ))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux8~6_combout ),
	.datad(\DP|logic|out~52_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux8~7 .lut_mask = 16'hDC98;
defparam \DP|logic|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
fiftyfivenm_lcell_comb \DP|logic|out~53 (
// Equation(s):
// \DP|logic|out~53_combout  = (\DP|registers|u2|Mux8~14_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux8~6_combout ))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u2|Mux8~14_combout ),
	.datad(\DP|registers|u3|Mux8~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~53_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~53 .lut_mask = 16'hFBF8;
defparam \DP|logic|out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
fiftyfivenm_lcell_comb \DP|logic|Mux8~8 (
// Equation(s):
// \DP|logic|Mux8~8_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux8~7_combout  & ((\DP|logic|out~53_combout ))) # (!\DP|logic|Mux8~7_combout  & (\DP|logic|Add0~72_combout )))) # (!\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux8~7_combout ))))

	.dataa(\DP|logic|Add0~72_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux8~7_combout ),
	.datad(\DP|logic|out~53_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux8~8 .lut_mask = 16'hF838;
defparam \DP|logic|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~12 (
// Equation(s):
// \DP|registers|u2|Mux14~12_combout  = (!\DP|instructions|instructionMemory|out~5_combout  & (\DP|instructions|instructionMemory|WideOr3~combout  & \DP|registers|r31|read [17]))

	.dataa(\DP|instructions|instructionMemory|out~5_combout ),
	.datab(gnd),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|r31|read [17]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~12 .lut_mask = 16'h5000;
defparam \DP|registers|u2|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N20
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~13 (
// Equation(s):
// \DP|registers|u2|Mux14~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux14~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux14~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u2|Mux14~12_combout ),
	.datad(\DP|registers|u2|Mux14~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~13 .lut_mask = 16'hF3E2;
defparam \DP|registers|u2|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux14~14 (
// Equation(s):
// \DP|registers|u2|Mux14~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux14~13_combout  & ((\DP|registers|u2|Mux14~10_combout ))) # (!\DP|registers|u2|Mux14~13_combout  & (\DP|registers|u2|Mux14~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux14~13_combout ))))

	.dataa(\DP|registers|u2|Mux14~1_combout ),
	.datab(\DP|registers|u2|Mux14~10_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux14~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux14~14 .lut_mask = 16'hCFA0;
defparam \DP|registers|u2|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N0
fiftyfivenm_lcell_comb \DP|logic|out~47 (
// Equation(s):
// \DP|logic|out~47_combout  = (\DP|registers|u2|Mux14~14_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux14~9_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u2|Mux14~14_combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux14~9_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~47_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~47 .lut_mask = 16'hFDEC;
defparam \DP|logic|out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N16
fiftyfivenm_lcell_comb \DP|logic|out~46 (
// Equation(s):
// \DP|logic|out~46_combout  = (\DP|registers|u2|Mux14~14_combout  & ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux14~9_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u2|Mux14~14_combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux14~9_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~46_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~46 .lut_mask = 16'hC480;
defparam \DP|logic|out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~13 (
// Equation(s):
// \DP|registers|u2|Mux15~13_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r31|read [16]))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r30|read [16])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r30|read [16]),
	.datac(\DP|registers|r31|read [16]),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~13 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~14 (
// Equation(s):
// \DP|registers|u2|Mux15~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux15~11_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux15~6_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux15~11_combout ),
	.datad(\DP|registers|u2|Mux15~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~14 .lut_mask = 16'hF5A0;
defparam \DP|registers|u2|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux15~15 (
// Equation(s):
// \DP|registers|u2|Mux15~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux15~13_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux15~14_combout )))

	.dataa(gnd),
	.datab(\DP|registers|u2|Mux15~13_combout ),
	.datac(\DP|registers|u2|Mux15~14_combout ),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux15~15 .lut_mask = 16'hCCF0;
defparam \DP|registers|u2|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~13 (
// Equation(s):
// \DP|registers|u2|Mux13~13_combout  = (\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r31|read [18]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux31~1_combout  & 
// (((\DP|instructions|instructionMemory|WideOr3~combout  & \DP|registers|r30|read [18]))))

	.dataa(\DP|registers|u2|Mux31~1_combout ),
	.datab(\DP|registers|r31|read [18]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|r30|read [18]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~13 .lut_mask = 16'hDA8A;
defparam \DP|registers|u2|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~14 (
// Equation(s):
// \DP|registers|u2|Mux13~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux13~11_combout ))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux13~6_combout ))

	.dataa(\DP|registers|u2|Mux13~6_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux13~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~14 .lut_mask = 16'hEE22;
defparam \DP|registers|u2|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux13~15 (
// Equation(s):
// \DP|registers|u2|Mux13~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux13~13_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux13~14_combout )))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u2|Mux13~13_combout ),
	.datad(\DP|registers|u2|Mux13~14_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux13~15 .lut_mask = 16'hF3C0;
defparam \DP|registers|u2|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
fiftyfivenm_lcell_comb \DP|logic|Mux14~5 (
// Equation(s):
// \DP|logic|Mux14~5_combout  = (\DP|op2Mux|out[17]~57_combout  & (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|registers|u2|Mux14~14_combout )))) # (!\DP|op2Mux|out[17]~57_combout  & (\DP|logic|Mux19~4_combout  $ 
// (((!\DP|registers|u2|Mux14~14_combout  & !\DP|logic|Mux19~5_combout )))))

	.dataa(\DP|op2Mux|out[17]~57_combout ),
	.datab(\DP|registers|u2|Mux14~14_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux14~5 .lut_mask = 16'hF601;
defparam \DP|logic|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
fiftyfivenm_lcell_comb \DP|logic|Mux14~6 (
// Equation(s):
// \DP|logic|Mux14~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux14~5_combout  & (\DP|registers|u2|Mux15~15_combout )) # (!\DP|logic|Mux14~5_combout  & ((\DP|registers|u2|Mux13~15_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux14~5_combout ))))

	.dataa(\DP|registers|u2|Mux15~15_combout ),
	.datab(\DP|registers|u2|Mux13~15_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux14~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux14~6 .lut_mask = 16'hAFC0;
defparam \DP|logic|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
fiftyfivenm_lcell_comb \DP|logic|Mux14~7 (
// Equation(s):
// \DP|logic|Mux14~7_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout ) # ((\DP|logic|out~46_combout )))) # (!\DP|logic|Mux19~2_combout  & (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux14~6_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|out~46_combout ),
	.datad(\DP|logic|Mux14~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux14~7 .lut_mask = 16'hB9A8;
defparam \DP|logic|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
fiftyfivenm_lcell_comb \DP|logic|Mux14~8 (
// Equation(s):
// \DP|logic|Mux14~8_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux14~7_combout  & (\DP|logic|out~47_combout )) # (!\DP|logic|Mux14~7_combout  & ((\DP|logic|Add0~54_combout ))))) # (!\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux14~7_combout ))))

	.dataa(\DP|logic|out~47_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux14~7_combout ),
	.datad(\DP|logic|Add0~54_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux14~8 .lut_mask = 16'hBCB0;
defparam \DP|logic|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~12 (
// Equation(s):
// \DP|registers|u2|Mux12~12_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r31|read [19] & !\DP|instructions|instructionMemory|out~5_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r31|read [19]),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|out~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~12 .lut_mask = 16'h0088;
defparam \DP|registers|u2|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~13 (
// Equation(s):
// \DP|registers|u2|Mux12~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux12~12_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// (\DP|registers|u2|Mux12~5_combout ))))

	.dataa(\DP|registers|u2|Mux12~12_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u2|Mux12~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~13 .lut_mask = 16'hAFAC;
defparam \DP|registers|u2|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux12~14 (
// Equation(s):
// \DP|registers|u2|Mux12~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux12~13_combout  & ((\DP|registers|u2|Mux12~10_combout ))) # (!\DP|registers|u2|Mux12~13_combout  & (\DP|registers|u2|Mux12~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux12~13_combout ))))

	.dataa(\DP|registers|u2|Mux12~1_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux12~13_combout ),
	.datad(\DP|registers|u2|Mux12~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux12~14 .lut_mask = 16'hF838;
defparam \DP|registers|u2|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
fiftyfivenm_lcell_comb \DP|logic|out~49 (
// Equation(s):
// \DP|logic|out~49_combout  = (\DP|registers|u2|Mux12~14_combout ) # ((\CU|ALUsrc~combout  & ((\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux12~6_combout )))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u2|Mux12~14_combout ),
	.datac(\DP|registers|u3|Mux12~6_combout ),
	.datad(\DP|imm|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~49_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~49 .lut_mask = 16'hFEDC;
defparam \DP|logic|out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
fiftyfivenm_lcell_comb \DP|logic|out~48 (
// Equation(s):
// \DP|logic|out~48_combout  = (\DP|registers|u2|Mux12~14_combout  & ((\CU|ALUsrc~combout  & ((\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux12~6_combout ))))

	.dataa(\DP|registers|u3|Mux12~6_combout ),
	.datab(\DP|imm|Mux8~0_combout ),
	.datac(\CU|ALUsrc~combout ),
	.datad(\DP|registers|u2|Mux12~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~48_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~48 .lut_mask = 16'hCA00;
defparam \DP|logic|out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
fiftyfivenm_lcell_comb \DP|logic|Mux12~5 (
// Equation(s):
// \DP|logic|Mux12~5_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (\DP|registers|u2|Mux12~14_combout  $ (\DP|op2Mux|out[19]~59_combout )))) # (!\DP|logic|Mux19~4_combout  & (!\DP|registers|u2|Mux12~14_combout  & 
// (!\DP|logic|Mux19~5_combout  & !\DP|op2Mux|out[19]~59_combout )))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux12~14_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|op2Mux|out[19]~59_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux12~5 .lut_mask = 16'hA2A9;
defparam \DP|logic|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
fiftyfivenm_lcell_comb \DP|logic|Mux12~6 (
// Equation(s):
// \DP|logic|Mux12~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux12~5_combout  & ((\DP|registers|u2|Mux13~15_combout ))) # (!\DP|logic|Mux12~5_combout  & (\DP|registers|u2|Mux11~15_combout )))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux12~5_combout ))))

	.dataa(\DP|registers|u2|Mux11~15_combout ),
	.datab(\DP|registers|u2|Mux13~15_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux12~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux12~6 .lut_mask = 16'hCFA0;
defparam \DP|logic|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
fiftyfivenm_lcell_comb \DP|logic|Mux12~7 (
// Equation(s):
// \DP|logic|Mux12~7_combout  = (\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux19~2_combout )))) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout  & (\DP|logic|out~48_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux12~6_combout )))))

	.dataa(\DP|logic|out~48_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux12~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux12~7 .lut_mask = 16'hE3E0;
defparam \DP|logic|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
fiftyfivenm_lcell_comb \DP|logic|Mux12~8 (
// Equation(s):
// \DP|logic|Mux12~8_combout  = (\DP|logic|Mux12~7_combout  & ((\DP|logic|out~49_combout ) # ((!\DP|logic|Mux19~3_combout )))) # (!\DP|logic|Mux12~7_combout  & (((\DP|logic|Mux19~3_combout  & \DP|logic|Add0~60_combout ))))

	.dataa(\DP|logic|out~49_combout ),
	.datab(\DP|logic|Mux12~7_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|logic|Add0~60_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux12~8 .lut_mask = 16'hBC8C;
defparam \DP|logic|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
fiftyfivenm_lcell_comb \DP|logic|Mux13~10 (
// Equation(s):
// \DP|logic|Mux13~10_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & (\CU|immSel [1]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux13~11_combout ))))

	.dataa(\CU|immSel [0]),
	.datab(\CU|ALUsrc~combout ),
	.datac(\CU|immSel [1]),
	.datad(\DP|registers|u3|Mux13~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux13~10 .lut_mask = 16'hB380;
defparam \DP|logic|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
fiftyfivenm_lcell_comb \DP|logic|Mux13~6 (
// Equation(s):
// \DP|logic|Mux13~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux14~14_combout )) # (!\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux12~14_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux19~4_combout ))))

	.dataa(\DP|registers|u2|Mux14~14_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|logic|Mux19~4_combout ),
	.datad(\DP|registers|u2|Mux12~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux13~6 .lut_mask = 16'hBCB0;
defparam \DP|logic|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
fiftyfivenm_lcell_comb \DP|logic|Mux13~7 (
// Equation(s):
// \DP|logic|Mux13~7_combout  = (\DP|logic|Mux13~10_combout  & (\DP|logic|Mux13~6_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|registers|u2|Mux13~15_combout )))) # (!\DP|logic|Mux13~10_combout  & (\DP|logic|Mux13~6_combout  $ 
// (((!\DP|logic|Mux19~5_combout  & !\DP|registers|u2|Mux13~15_combout )))))

	.dataa(\DP|logic|Mux13~10_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux13~15_combout ),
	.datad(\DP|logic|Mux13~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux13~7 .lut_mask = 16'hDE01;
defparam \DP|logic|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
fiftyfivenm_lcell_comb \DP|logic|Mux13~8 (
// Equation(s):
// \DP|logic|Mux13~8_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux19~3_combout )))) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~57_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux13~7_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux13~7_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|logic|Add0~57_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux13~8 .lut_mask = 16'hF4A4;
defparam \DP|logic|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
fiftyfivenm_lcell_comb \DP|logic|Mux13~9 (
// Equation(s):
// \DP|logic|Mux13~9_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|registers|u2|Mux13~15_combout  & ((\DP|op2Mux|out[18]~58_combout ) # (\DP|logic|Mux13~8_combout ))) # (!\DP|registers|u2|Mux13~15_combout  & (\DP|op2Mux|out[18]~58_combout  & 
// \DP|logic|Mux13~8_combout )))) # (!\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux13~8_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|registers|u2|Mux13~15_combout ),
	.datac(\DP|op2Mux|out[18]~58_combout ),
	.datad(\DP|logic|Mux13~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux13~9 .lut_mask = 16'hFD80;
defparam \DP|logic|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
fiftyfivenm_lcell_comb \DP|logic|Mux11~10 (
// Equation(s):
// \DP|logic|Mux11~10_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & (\CU|immSel [1]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux11~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [0]),
	.datac(\CU|immSel [1]),
	.datad(\DP|registers|u3|Mux11~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux11~10 .lut_mask = 16'hD580;
defparam \DP|logic|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
fiftyfivenm_lcell_comb \DP|logic|Mux11~6 (
// Equation(s):
// \DP|logic|Mux11~6_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux12~14_combout ) # (!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux10~14_combout  & ((\DP|logic|Mux19~5_combout ))))

	.dataa(\DP|registers|u2|Mux10~14_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux12~14_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux11~6 .lut_mask = 16'hE2CC;
defparam \DP|logic|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
fiftyfivenm_lcell_comb \DP|logic|Mux11~7 (
// Equation(s):
// \DP|logic|Mux11~7_combout  = (\DP|logic|Mux19~5_combout  & (((\DP|logic|Mux11~6_combout )))) # (!\DP|logic|Mux19~5_combout  & ((\DP|registers|u2|Mux11~15_combout  & (!\DP|logic|Mux11~10_combout  & \DP|logic|Mux11~6_combout )) # 
// (!\DP|registers|u2|Mux11~15_combout  & (\DP|logic|Mux11~10_combout  $ (!\DP|logic|Mux11~6_combout )))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|registers|u2|Mux11~15_combout ),
	.datac(\DP|logic|Mux11~10_combout ),
	.datad(\DP|logic|Mux11~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux11~7 .lut_mask = 16'hBE01;
defparam \DP|logic|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
fiftyfivenm_lcell_comb \DP|logic|Mux11~8 (
// Equation(s):
// \DP|logic|Mux11~8_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux19~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & (\DP|logic|Add0~63_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux11~7_combout )))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Add0~63_combout ),
	.datad(\DP|logic|Mux11~7_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux11~8 .lut_mask = 16'hD9C8;
defparam \DP|logic|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
fiftyfivenm_lcell_comb \DP|logic|Mux11~9 (
// Equation(s):
// \DP|logic|Mux11~9_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|registers|u2|Mux11~15_combout  & ((\DP|op2Mux|out[20]~60_combout ) # (\DP|logic|Mux11~8_combout ))) # (!\DP|registers|u2|Mux11~15_combout  & (\DP|op2Mux|out[20]~60_combout  & 
// \DP|logic|Mux11~8_combout )))) # (!\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux11~8_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|registers|u2|Mux11~15_combout ),
	.datac(\DP|op2Mux|out[20]~60_combout ),
	.datad(\DP|logic|Mux11~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux11~9 .lut_mask = 16'hFD80;
defparam \DP|logic|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N22
fiftyfivenm_lcell_comb \CU|PCsrc~20 (
// Equation(s):
// \CU|PCsrc~20_combout  = (!\DP|logic|Mux14~8_combout  & (!\DP|logic|Mux12~8_combout  & (!\DP|logic|Mux13~9_combout  & !\DP|logic|Mux11~9_combout )))

	.dataa(\DP|logic|Mux14~8_combout ),
	.datab(\DP|logic|Mux12~8_combout ),
	.datac(\DP|logic|Mux13~9_combout ),
	.datad(\DP|logic|Mux11~9_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~20_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~20 .lut_mask = 16'h0001;
defparam \CU|PCsrc~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
fiftyfivenm_lcell_comb \DP|logic|Mux7~8 (
// Equation(s):
// \DP|logic|Mux7~8_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux8~14_combout ))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux6~14_combout )))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux19~4_combout ))))

	.dataa(\DP|registers|u2|Mux6~14_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux8~14_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux7~8 .lut_mask = 16'hF388;
defparam \DP|logic|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
fiftyfivenm_lcell_comb \DP|logic|Mux7~9 (
// Equation(s):
// \DP|logic|Mux7~9_combout  = (\DP|logic|Mux7~8_combout  & ((\DP|logic|Mux19~5_combout ) # (\DP|registers|u2|Mux7~15_combout  $ (\DP|logic|Mux7~12_combout )))) # (!\DP|logic|Mux7~8_combout  & (!\DP|registers|u2|Mux7~15_combout  & (!\DP|logic|Mux19~5_combout 
//  & !\DP|logic|Mux7~12_combout )))

	.dataa(\DP|logic|Mux7~8_combout ),
	.datab(\DP|registers|u2|Mux7~15_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux7~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux7~9 .lut_mask = 16'hA2A9;
defparam \DP|logic|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
fiftyfivenm_lcell_comb \DP|logic|Mux7~10 (
// Equation(s):
// \DP|logic|Mux7~10_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux19~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & (\DP|logic|Add0~75_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux7~9_combout )))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Add0~75_combout ),
	.datad(\DP|logic|Mux7~9_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux7~10 .lut_mask = 16'hD9C8;
defparam \DP|logic|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
fiftyfivenm_lcell_comb \DP|logic|Mux7~11 (
// Equation(s):
// \DP|logic|Mux7~11_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|registers|u2|Mux7~15_combout  & ((\DP|op2Mux|out[24]~64_combout ) # (\DP|logic|Mux7~10_combout ))) # (!\DP|registers|u2|Mux7~15_combout  & (\DP|op2Mux|out[24]~64_combout  & 
// \DP|logic|Mux7~10_combout )))) # (!\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux7~10_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|registers|u2|Mux7~15_combout ),
	.datac(\DP|op2Mux|out[24]~64_combout ),
	.datad(\DP|logic|Mux7~10_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux7~11 .lut_mask = 16'hFD80;
defparam \DP|logic|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
fiftyfivenm_lcell_comb \CU|PCsrc~25 (
// Equation(s):
// \CU|PCsrc~25_combout  = (\CU|PCsrc~24_combout  & (!\DP|logic|Mux8~8_combout  & (\CU|PCsrc~20_combout  & !\DP|logic|Mux7~11_combout )))

	.dataa(\CU|PCsrc~24_combout ),
	.datab(\DP|logic|Mux8~8_combout ),
	.datac(\CU|PCsrc~20_combout ),
	.datad(\DP|logic|Mux7~11_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~25_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~25 .lut_mask = 16'h0020;
defparam \CU|PCsrc~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
fiftyfivenm_lcell_comb \CU|PCsrc~26 (
// Equation(s):
// \CU|PCsrc~26_combout  = (!\DP|logic|Mux4~10_combout  & (!\DP|logic|Mux5~12_combout  & \CU|PCsrc~25_combout ))

	.dataa(\DP|logic|Mux4~10_combout ),
	.datab(\DP|logic|Mux5~12_combout ),
	.datac(gnd),
	.datad(\CU|PCsrc~25_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~26_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~26 .lut_mask = 16'h1100;
defparam \CU|PCsrc~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~12 (
// Equation(s):
// \DP|registers|u2|Mux2~12_combout  = (\DP|registers|r31|read [29] & (\DP|instructions|instructionMemory|WideOr3~combout  & !\DP|instructions|instructionMemory|out~5_combout ))

	.dataa(\DP|registers|r31|read [29]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|out~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~12 .lut_mask = 16'h0088;
defparam \DP|registers|u2|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~13 (
// Equation(s):
// \DP|registers|u2|Mux2~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux2~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux2~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u2|Mux2~12_combout ),
	.datad(\DP|registers|u2|Mux2~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~13 .lut_mask = 16'hF3E2;
defparam \DP|registers|u2|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux2~14 (
// Equation(s):
// \DP|registers|u2|Mux2~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux2~13_combout  & (\DP|registers|u2|Mux2~10_combout )) # (!\DP|registers|u2|Mux2~13_combout  & ((\DP|registers|u2|Mux2~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux2~13_combout ))))

	.dataa(\DP|registers|u2|Mux2~10_combout ),
	.datab(\DP|registers|u2|Mux2~1_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux2~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux2~14 .lut_mask = 16'hAFC0;
defparam \DP|registers|u2|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
fiftyfivenm_lcell_comb \DP|logic|out~26 (
// Equation(s):
// \DP|logic|out~26_combout  = (\DP|registers|u2|Mux2~14_combout  & ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux2~6_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux2~6_combout ),
	.datad(\DP|registers|u2|Mux2~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~26_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~26 .lut_mask = 16'hB800;
defparam \DP|logic|out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
fiftyfivenm_lcell_comb \CU|PCsrc~10 (
// Equation(s):
// \CU|PCsrc~10_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|op2Mux|out[30]~70_combout ) # ((\DP|registers|u2|Mux1~15_combout )))) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|out~26_combout ) # ((\DP|op2Mux|out[30]~70_combout  & 
// \DP|registers|u2|Mux1~15_combout ))))

	.dataa(\DP|op2Mux|out[30]~70_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|registers|u2|Mux1~15_combout ),
	.datad(\DP|logic|out~26_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~10_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~10 .lut_mask = 16'hFBE8;
defparam \CU|PCsrc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
fiftyfivenm_lcell_comb \CU|PCsrc~11 (
// Equation(s):
// \CU|PCsrc~11_combout  = (\DP|logic|Mux19~2_combout  & (((!\CU|PCsrc~10_combout )))) # (!\DP|logic|Mux19~2_combout  & (((!\DP|logic|Add0~93_combout )) # (!\DP|logic|Mux19~3_combout )))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Add0~93_combout ),
	.datad(\CU|PCsrc~10_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~11_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~11 .lut_mask = 16'h15BF;
defparam \CU|PCsrc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
fiftyfivenm_lcell_comb \DP|logic|Mux3~12 (
// Equation(s):
// \DP|logic|Mux3~12_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [1] & (\CU|immSel [0]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux3~11_combout ))))

	.dataa(\CU|immSel [1]),
	.datab(\CU|immSel [0]),
	.datac(\CU|ALUsrc~combout ),
	.datad(\DP|registers|u3|Mux3~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux3~12 .lut_mask = 16'h8F80;
defparam \DP|logic|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
fiftyfivenm_lcell_comb \DP|logic|Mux3~8 (
// Equation(s):
// \DP|logic|Mux3~8_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux4~14_combout ) # (!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux2~14_combout  & (\DP|logic|Mux19~5_combout )))

	.dataa(\DP|registers|u2|Mux2~14_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|registers|u2|Mux4~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux3~8 .lut_mask = 16'hEC2C;
defparam \DP|logic|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
fiftyfivenm_lcell_comb \DP|logic|Mux3~9 (
// Equation(s):
// \DP|logic|Mux3~9_combout  = (\DP|registers|u2|Mux3~15_combout  & (\DP|logic|Mux3~8_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|logic|Mux3~12_combout )))) # (!\DP|registers|u2|Mux3~15_combout  & (\DP|logic|Mux3~8_combout  $ 
// (((!\DP|logic|Mux3~12_combout  & !\DP|logic|Mux19~5_combout )))))

	.dataa(\DP|registers|u2|Mux3~15_combout ),
	.datab(\DP|logic|Mux3~12_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux3~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux3~9 .lut_mask = 16'hF601;
defparam \DP|logic|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
fiftyfivenm_lcell_comb \DP|logic|Mux3~10 (
// Equation(s):
// \DP|logic|Mux3~10_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~87_combout )))) # (!\DP|logic|Mux19~3_combout  & (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux3~9_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux3~9_combout ),
	.datad(\DP|logic|Add0~87_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux3~10 .lut_mask = 16'hBA98;
defparam \DP|logic|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
fiftyfivenm_lcell_comb \DP|logic|Mux3~11 (
// Equation(s):
// \DP|logic|Mux3~11_combout  = (\DP|registers|u2|Mux3~15_combout  & ((\DP|logic|Mux3~10_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|op2Mux|out[28]~68_combout )))) # (!\DP|registers|u2|Mux3~15_combout  & (\DP|logic|Mux3~10_combout  & 
// ((\DP|op2Mux|out[28]~68_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|registers|u2|Mux3~15_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|op2Mux|out[28]~68_combout ),
	.datad(\DP|logic|Mux3~10_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux3~11 .lut_mask = 16'hFB80;
defparam \DP|logic|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
fiftyfivenm_lcell_comb \DP|logic|Mux2~4 (
// Equation(s):
// \DP|logic|Mux2~4_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (\DP|registers|u2|Mux2~14_combout  $ (\DP|op2Mux|out[29]~69_combout )))) # (!\DP|logic|Mux19~4_combout  & (!\DP|registers|u2|Mux2~14_combout  & 
// (!\DP|op2Mux|out[29]~69_combout  & !\DP|logic|Mux19~5_combout )))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux2~14_combout ),
	.datac(\DP|op2Mux|out[29]~69_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux2~4 .lut_mask = 16'hAA29;
defparam \DP|logic|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
fiftyfivenm_lcell_comb \DP|logic|Mux2~5 (
// Equation(s):
// \DP|logic|Mux2~5_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux2~4_combout  & (\DP|registers|u2|Mux3~15_combout )) # (!\DP|logic|Mux2~4_combout  & ((\DP|registers|u2|Mux1~15_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux2~4_combout ))))

	.dataa(\DP|registers|u2|Mux3~15_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux1~15_combout ),
	.datad(\DP|logic|Mux2~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux2~5 .lut_mask = 16'hBBC0;
defparam \DP|logic|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
fiftyfivenm_lcell_comb \DP|logic|Mux2~6 (
// Equation(s):
// \DP|logic|Mux2~6_combout  = (\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux19~2_combout )))) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout  & (\DP|logic|out~26_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux2~5_combout )))))

	.dataa(\DP|logic|out~26_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux2~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux2~6 .lut_mask = 16'hE3E0;
defparam \DP|logic|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
fiftyfivenm_lcell_comb \DP|logic|out~31 (
// Equation(s):
// \DP|logic|out~31_combout  = (\DP|registers|u2|Mux2~14_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux2~6_combout ))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux2~6_combout ),
	.datad(\DP|registers|u2|Mux2~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~31_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~31 .lut_mask = 16'hFFB8;
defparam \DP|logic|out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~12 (
// Equation(s):
// \DP|registers|u2|Mux28~12_combout  = (\DP|registers|r31|read [3] & (\DP|instructions|instructionMemory|WideOr3~combout  & !\DP|instructions|instructionMemory|out~5_combout ))

	.dataa(gnd),
	.datab(\DP|registers|r31|read [3]),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|instructions|instructionMemory|out~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~12 .lut_mask = 16'h00C0;
defparam \DP|registers|u2|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~13 (
// Equation(s):
// \DP|registers|u2|Mux28~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux28~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux28~5_combout ) # 
// ((\DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|registers|u2|Mux28~5_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux28~12_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~13 .lut_mask = 16'hFE54;
defparam \DP|registers|u2|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux28~14 (
// Equation(s):
// \DP|registers|u2|Mux28~14_combout  = (\DP|registers|u2|Mux28~13_combout  & ((\DP|registers|u2|Mux28~10_combout ) # ((!\DP|instructions|instructionMemory|Equal9~0_combout )))) # (!\DP|registers|u2|Mux28~13_combout  & 
// (((\DP|instructions|instructionMemory|Equal9~0_combout  & \DP|registers|u2|Mux28~1_combout ))))

	.dataa(\DP|registers|u2|Mux28~10_combout ),
	.datab(\DP|registers|u2|Mux28~13_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux28~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux28~14 .lut_mask = 16'hBC8C;
defparam \DP|registers|u2|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
fiftyfivenm_lcell_comb \DP|logic|out~30 (
// Equation(s):
// \DP|logic|out~30_combout  = (\DP|registers|u2|Mux28~14_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|immOut[3]~5_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux28~6_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|immOut[3]~5_combout ),
	.datac(\DP|registers|u3|Mux28~6_combout ),
	.datad(\DP|registers|u2|Mux28~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~30_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~30 .lut_mask = 16'hFFD8;
defparam \DP|logic|out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~14 (
// Equation(s):
// \DP|registers|u2|Mux29~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux29~11_combout ))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux29~6_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux29~6_combout ),
	.datad(\DP|registers|u2|Mux29~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~14 .lut_mask = 16'hFC30;
defparam \DP|registers|u2|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~13 (
// Equation(s):
// \DP|registers|u2|Mux29~13_combout  = (\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r31|read [2]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux31~1_combout  & (((\DP|registers|r30|read [2] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r31|read [2]),
	.datab(\DP|registers|r30|read [2]),
	.datac(\DP|registers|u2|Mux31~1_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~13 .lut_mask = 16'hACF0;
defparam \DP|registers|u2|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux29~15 (
// Equation(s):
// \DP|registers|u2|Mux29~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux29~13_combout ))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux29~14_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u2|Mux29~14_combout ),
	.datad(\DP|registers|u2|Mux29~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux29~15 .lut_mask = 16'hFC30;
defparam \DP|registers|u2|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~14 (
// Equation(s):
// \DP|registers|u2|Mux27~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux27~11_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux27~6_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux27~11_combout ),
	.datad(\DP|registers|u2|Mux27~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~14 .lut_mask = 16'hF5A0;
defparam \DP|registers|u2|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~13 (
// Equation(s):
// \DP|registers|u2|Mux27~13_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r31|read [4]))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r30|read [4])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r30|read [4]),
	.datac(\DP|registers|r31|read [4]),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~13 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux27~15 (
// Equation(s):
// \DP|registers|u2|Mux27~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux27~13_combout ))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux27~14_combout ))

	.dataa(\DP|registers|u2|Mux27~14_combout ),
	.datab(gnd),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u2|Mux27~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux27~15 .lut_mask = 16'hFA0A;
defparam \DP|registers|u2|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
fiftyfivenm_lcell_comb \DP|logic|Mux28~5 (
// Equation(s):
// \DP|logic|Mux28~5_combout  = (\DP|op2Mux|out[3]~43_combout  & (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|registers|u2|Mux28~14_combout )))) # (!\DP|op2Mux|out[3]~43_combout  & (\DP|logic|Mux19~4_combout  $ 
// (((!\DP|logic|Mux19~5_combout  & !\DP|registers|u2|Mux28~14_combout )))))

	.dataa(\DP|op2Mux|out[3]~43_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux28~14_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux28~5 .lut_mask = 16'hDE01;
defparam \DP|logic|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
fiftyfivenm_lcell_comb \DP|logic|Mux28~6 (
// Equation(s):
// \DP|logic|Mux28~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux28~5_combout  & (\DP|registers|u2|Mux29~15_combout )) # (!\DP|logic|Mux28~5_combout  & ((\DP|registers|u2|Mux27~15_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux28~5_combout ))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|registers|u2|Mux29~15_combout ),
	.datac(\DP|registers|u2|Mux27~15_combout ),
	.datad(\DP|logic|Mux28~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux28~6 .lut_mask = 16'hDDA0;
defparam \DP|logic|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
fiftyfivenm_lcell_comb \DP|logic|out~29 (
// Equation(s):
// \DP|logic|out~29_combout  = (\DP|registers|u2|Mux28~14_combout  & ((\CU|ALUsrc~combout  & (\DP|imm|immOut[3]~5_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux28~6_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|immOut[3]~5_combout ),
	.datac(\DP|registers|u3|Mux28~6_combout ),
	.datad(\DP|registers|u2|Mux28~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~29_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~29 .lut_mask = 16'hD800;
defparam \DP|logic|out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
fiftyfivenm_lcell_comb \DP|logic|Mux28~7 (
// Equation(s):
// \DP|logic|Mux28~7_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux19~3_combout ) # (\DP|logic|out~29_combout )))) # (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux28~6_combout  & (!\DP|logic|Mux19~3_combout )))

	.dataa(\DP|logic|Mux28~6_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|logic|out~29_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux28~7 .lut_mask = 16'hCEC2;
defparam \DP|logic|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
fiftyfivenm_lcell_comb \DP|logic|Mux28~8 (
// Equation(s):
// \DP|logic|Mux28~8_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux28~7_combout  & (\DP|logic|out~30_combout )) # (!\DP|logic|Mux28~7_combout  & ((\DP|logic|Add0~12_combout ))))) # (!\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux28~7_combout ))))

	.dataa(\DP|logic|out~30_combout ),
	.datab(\DP|logic|Add0~12_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|logic|Mux28~7_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux28~8 .lut_mask = 16'hAFC0;
defparam \DP|logic|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
fiftyfivenm_lcell_comb \DP|logic|Mux29~4 (
// Equation(s):
// \DP|logic|Mux29~4_combout  = (\CU|ALUsrc~combout  & (\DP|imm|immOut[2]~4_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux29~11_combout )))

	.dataa(gnd),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|imm|immOut[2]~4_combout ),
	.datad(\DP|registers|u3|Mux29~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux29~4 .lut_mask = 16'hF3C0;
defparam \DP|logic|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
fiftyfivenm_lcell_comb \DP|logic|Mux29~5 (
// Equation(s):
// \DP|logic|Mux29~5_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux30~14_combout ))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux28~14_combout )))) # (!\DP|logic|Mux19~5_combout  & 
// (\DP|logic|Mux19~4_combout ))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux28~14_combout ),
	.datad(\DP|registers|u2|Mux30~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux29~5 .lut_mask = 16'hEC64;
defparam \DP|logic|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
fiftyfivenm_lcell_comb \DP|logic|Mux29~6 (
// Equation(s):
// \DP|logic|Mux29~6_combout  = (\DP|logic|Mux19~5_combout  & (((\DP|logic|Mux29~5_combout )))) # (!\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux29~4_combout  & (!\DP|registers|u2|Mux29~15_combout  & \DP|logic|Mux29~5_combout )) # (!\DP|logic|Mux29~4_combout  
// & (\DP|registers|u2|Mux29~15_combout  $ (!\DP|logic|Mux29~5_combout )))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|logic|Mux29~4_combout ),
	.datac(\DP|registers|u2|Mux29~15_combout ),
	.datad(\DP|logic|Mux29~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux29~6 .lut_mask = 16'hBE01;
defparam \DP|logic|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
fiftyfivenm_lcell_comb \DP|logic|Mux29~7 (
// Equation(s):
// \DP|logic|Mux29~7_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux19~3_combout )))) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & ((\DP|logic|Add0~9_combout ))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux29~6_combout ))))

	.dataa(\DP|logic|Mux29~6_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|logic|Add0~9_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux29~7 .lut_mask = 16'hF2C2;
defparam \DP|logic|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
fiftyfivenm_lcell_comb \DP|logic|Mux29~8 (
// Equation(s):
// \DP|logic|Mux29~8_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|registers|u2|Mux29~15_combout  & ((\DP|logic|Mux29~7_combout ) # (\DP|op2Mux|out[2]~42_combout ))) # (!\DP|registers|u2|Mux29~15_combout  & (\DP|logic|Mux29~7_combout  & 
// \DP|op2Mux|out[2]~42_combout )))) # (!\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux29~7_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|registers|u2|Mux29~15_combout ),
	.datac(\DP|logic|Mux29~7_combout ),
	.datad(\DP|op2Mux|out[2]~42_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux29~8 .lut_mask = 16'hF8D0;
defparam \DP|logic|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
fiftyfivenm_lcell_comb \DP|logic|Mux27~4 (
// Equation(s):
// \DP|logic|Mux27~4_combout  = (\CU|ALUsrc~combout  & ((\DP|imm|immOut[4]~6_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux27~11_combout ))

	.dataa(gnd),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux27~11_combout ),
	.datad(\DP|imm|immOut[4]~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux27~4 .lut_mask = 16'hFC30;
defparam \DP|logic|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~12 (
// Equation(s):
// \DP|registers|u2|Mux26~12_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r31|read [5] & !\DP|instructions|instructionMemory|out~5_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(gnd),
	.datac(\DP|registers|r31|read [5]),
	.datad(\DP|instructions|instructionMemory|out~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~12 .lut_mask = 16'h00A0;
defparam \DP|registers|u2|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~13 (
// Equation(s):
// \DP|registers|u2|Mux26~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux26~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux26~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u2|Mux26~12_combout ),
	.datad(\DP|registers|u2|Mux26~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~13 .lut_mask = 16'hF3E2;
defparam \DP|registers|u2|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux26~14 (
// Equation(s):
// \DP|registers|u2|Mux26~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux26~13_combout  & ((\DP|registers|u2|Mux26~10_combout ))) # (!\DP|registers|u2|Mux26~13_combout  & (\DP|registers|u2|Mux26~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux26~13_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux26~1_combout ),
	.datac(\DP|registers|u2|Mux26~10_combout ),
	.datad(\DP|registers|u2|Mux26~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux26~14 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
fiftyfivenm_lcell_comb \DP|logic|Mux27~5 (
// Equation(s):
// \DP|logic|Mux27~5_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux28~14_combout ) # ((!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux26~14_combout  & \DP|logic|Mux19~5_combout ))))

	.dataa(\DP|registers|u2|Mux28~14_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux26~14_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux27~5 .lut_mask = 16'hB8CC;
defparam \DP|logic|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
fiftyfivenm_lcell_comb \DP|logic|Mux27~6 (
// Equation(s):
// \DP|logic|Mux27~6_combout  = (\DP|logic|Mux19~5_combout  & (((\DP|logic|Mux27~5_combout )))) # (!\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux27~4_combout  & (!\DP|registers|u2|Mux27~15_combout  & \DP|logic|Mux27~5_combout )) # (!\DP|logic|Mux27~4_combout  
// & (\DP|registers|u2|Mux27~15_combout  $ (!\DP|logic|Mux27~5_combout )))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|logic|Mux27~4_combout ),
	.datac(\DP|registers|u2|Mux27~15_combout ),
	.datad(\DP|logic|Mux27~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux27~6 .lut_mask = 16'hBE01;
defparam \DP|logic|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
fiftyfivenm_lcell_comb \DP|logic|Mux27~7 (
// Equation(s):
// \DP|logic|Mux27~7_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux19~3_combout )))) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & (\DP|logic|Add0~15_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux27~6_combout )))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Add0~15_combout ),
	.datac(\DP|logic|Mux19~3_combout ),
	.datad(\DP|logic|Mux27~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux27~7 .lut_mask = 16'hE5E0;
defparam \DP|logic|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
fiftyfivenm_lcell_comb \DP|logic|Mux27~8 (
// Equation(s):
// \DP|logic|Mux27~8_combout  = (\DP|registers|u2|Mux27~15_combout  & ((\DP|logic|Mux27~7_combout ) # ((\DP|op2Mux|out[4]~44_combout  & \DP|logic|Mux19~2_combout )))) # (!\DP|registers|u2|Mux27~15_combout  & (\DP|logic|Mux27~7_combout  & 
// ((\DP|op2Mux|out[4]~44_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|registers|u2|Mux27~15_combout ),
	.datab(\DP|op2Mux|out[4]~44_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux27~7_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux27~8 .lut_mask = 16'hEF80;
defparam \DP|logic|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
fiftyfivenm_lcell_comb \DP|logic|out~28 (
// Equation(s):
// \DP|logic|out~28_combout  = (\DP|registers|u2|Mux30~14_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|immOut[1]~3_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux30~6_combout ))))

	.dataa(\DP|imm|immOut[1]~3_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u2|Mux30~14_combout ),
	.datad(\DP|registers|u3|Mux30~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~28 .lut_mask = 16'hFBF8;
defparam \DP|logic|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
fiftyfivenm_lcell_comb \DP|logic|out~27 (
// Equation(s):
// \DP|logic|out~27_combout  = (\DP|registers|u2|Mux30~14_combout  & ((\CU|ALUsrc~combout  & ((\DP|imm|immOut[1]~3_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux30~6_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u3|Mux30~6_combout ),
	.datac(\DP|registers|u2|Mux30~14_combout ),
	.datad(\DP|imm|immOut[1]~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~27_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~27 .lut_mask = 16'hE040;
defparam \DP|logic|out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
fiftyfivenm_lcell_comb \DP|logic|Mux30~5 (
// Equation(s):
// \DP|logic|Mux30~5_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (\DP|registers|u2|Mux30~14_combout  $ (\DP|op2Mux|out[1]~41_combout )))) # (!\DP|logic|Mux19~4_combout  & (!\DP|registers|u2|Mux30~14_combout  & 
// (!\DP|logic|Mux19~5_combout  & !\DP|op2Mux|out[1]~41_combout )))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux30~14_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|op2Mux|out[1]~41_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux30~5 .lut_mask = 16'hA2A9;
defparam \DP|logic|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
fiftyfivenm_lcell_comb \DP|logic|Mux30~6 (
// Equation(s):
// \DP|logic|Mux30~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux30~5_combout  & (\DP|registers|u2|Mux31~16_combout )) # (!\DP|logic|Mux30~5_combout  & ((\DP|registers|u2|Mux29~15_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux30~5_combout ))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|registers|u2|Mux31~16_combout ),
	.datac(\DP|registers|u2|Mux29~15_combout ),
	.datad(\DP|logic|Mux30~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux30~6 .lut_mask = 16'hDDA0;
defparam \DP|logic|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
fiftyfivenm_lcell_comb \DP|logic|Mux30~7 (
// Equation(s):
// \DP|logic|Mux30~7_combout  = (\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux19~2_combout )))) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout  & (\DP|logic|out~27_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux30~6_combout )))))

	.dataa(\DP|logic|out~27_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux30~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux30~7 .lut_mask = 16'hE3E0;
defparam \DP|logic|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
fiftyfivenm_lcell_comb \DP|logic|Mux30~8 (
// Equation(s):
// \DP|logic|Mux30~8_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux30~7_combout  & (\DP|logic|out~28_combout )) # (!\DP|logic|Mux30~7_combout  & ((\DP|logic|Add0~6_combout ))))) # (!\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux30~7_combout ))))

	.dataa(\DP|logic|out~28_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Add0~6_combout ),
	.datad(\DP|logic|Mux30~7_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux30~8 .lut_mask = 16'hBBC0;
defparam \DP|logic|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
fiftyfivenm_lcell_comb \CU|PCsrc~12 (
// Equation(s):
// \CU|PCsrc~12_combout  = (!\DP|logic|Mux28~8_combout  & (!\DP|logic|Mux29~8_combout  & (!\DP|logic|Mux27~8_combout  & !\DP|logic|Mux30~8_combout )))

	.dataa(\DP|logic|Mux28~8_combout ),
	.datab(\DP|logic|Mux29~8_combout ),
	.datac(\DP|logic|Mux27~8_combout ),
	.datad(\DP|logic|Mux30~8_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~12_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~12 .lut_mask = 16'h0001;
defparam \CU|PCsrc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~12 (
// Equation(s):
// \DP|registers|u2|Mux18~12_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r31|read [13] & !\DP|instructions|instructionMemory|out~5_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(gnd),
	.datac(\DP|registers|r31|read [13]),
	.datad(\DP|instructions|instructionMemory|out~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~12 .lut_mask = 16'h00A0;
defparam \DP|registers|u2|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~13 (
// Equation(s):
// \DP|registers|u2|Mux18~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux18~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux18~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u2|Mux18~12_combout ),
	.datad(\DP|registers|u2|Mux18~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~13 .lut_mask = 16'hF3E2;
defparam \DP|registers|u2|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux18~14 (
// Equation(s):
// \DP|registers|u2|Mux18~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux18~13_combout  & ((\DP|registers|u2|Mux18~10_combout ))) # (!\DP|registers|u2|Mux18~13_combout  & (\DP|registers|u2|Mux18~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux18~13_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux18~1_combout ),
	.datac(\DP|registers|u2|Mux18~13_combout ),
	.datad(\DP|registers|u2|Mux18~10_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux18~14 .lut_mask = 16'hF858;
defparam \DP|registers|u2|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
fiftyfivenm_lcell_comb \DP|logic|out~41 (
// Equation(s):
// \DP|logic|out~41_combout  = (\DP|registers|u2|Mux18~14_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux18~6_combout ))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\DP|registers|u3|Mux18~6_combout ),
	.datac(\DP|registers|u2|Mux18~14_combout ),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\DP|logic|out~41_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~41 .lut_mask = 16'hFAFC;
defparam \DP|logic|out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
fiftyfivenm_lcell_comb \DP|logic|out~40 (
// Equation(s):
// \DP|logic|out~40_combout  = (\DP|registers|u2|Mux18~14_combout  & ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux18~6_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\DP|registers|u3|Mux18~6_combout ),
	.datac(\DP|registers|u2|Mux18~14_combout ),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\DP|logic|out~40_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~40 .lut_mask = 16'hA0C0;
defparam \DP|logic|out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~14 (
// Equation(s):
// \DP|registers|u2|Mux19~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux19~11_combout ))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux19~6_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux19~6_combout ),
	.datad(\DP|registers|u2|Mux19~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~14 .lut_mask = 16'hFC30;
defparam \DP|registers|u2|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~13 (
// Equation(s):
// \DP|registers|u2|Mux19~13_combout  = (\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r31|read [12]) # ((!\DP|instructions|instructionMemory|WideOr3~combout )))) # (!\DP|registers|u2|Mux31~1_combout  & (((\DP|registers|r30|read [12] & 
// \DP|instructions|instructionMemory|WideOr3~combout ))))

	.dataa(\DP|registers|r31|read [12]),
	.datab(\DP|registers|r30|read [12]),
	.datac(\DP|registers|u2|Mux31~1_combout ),
	.datad(\DP|instructions|instructionMemory|WideOr3~combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~13 .lut_mask = 16'hACF0;
defparam \DP|registers|u2|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
fiftyfivenm_lcell_comb \DP|registers|u2|Mux19~15 (
// Equation(s):
// \DP|registers|u2|Mux19~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux19~13_combout ))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux19~14_combout ))

	.dataa(\DP|registers|u2|Mux19~14_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux19~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux19~15 .lut_mask = 16'hEE22;
defparam \DP|registers|u2|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~13 (
// Equation(s):
// \DP|registers|u2|Mux17~13_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r31|read [14]))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r30|read [14])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|u2|Mux31~1_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|u2|Mux31~1_combout ),
	.datac(\DP|registers|r30|read [14]),
	.datad(\DP|registers|r31|read [14]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~13 .lut_mask = 16'hEC64;
defparam \DP|registers|u2|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~14 (
// Equation(s):
// \DP|registers|u2|Mux17~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux17~11_combout ))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux17~6_combout ))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux17~6_combout ),
	.datad(\DP|registers|u2|Mux17~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~14 .lut_mask = 16'hFA50;
defparam \DP|registers|u2|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux17~15 (
// Equation(s):
// \DP|registers|u2|Mux17~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux17~13_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux17~14_combout )))

	.dataa(\DP|registers|u2|Mux17~13_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux17~14_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux17~15 .lut_mask = 16'hBB88;
defparam \DP|registers|u2|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
fiftyfivenm_lcell_comb \DP|logic|Mux18~5 (
// Equation(s):
// \DP|logic|Mux18~5_combout  = (\DP|registers|u2|Mux18~14_combout  & (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|op2Mux|out[13]~53_combout )))) # (!\DP|registers|u2|Mux18~14_combout  & (\DP|logic|Mux19~4_combout  $ 
// (((!\DP|op2Mux|out[13]~53_combout  & !\DP|logic|Mux19~5_combout )))))

	.dataa(\DP|registers|u2|Mux18~14_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|op2Mux|out[13]~53_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux18~5 .lut_mask = 16'hCC49;
defparam \DP|logic|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
fiftyfivenm_lcell_comb \DP|logic|Mux18~6 (
// Equation(s):
// \DP|logic|Mux18~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux18~5_combout  & (\DP|registers|u2|Mux19~15_combout )) # (!\DP|logic|Mux18~5_combout  & ((\DP|registers|u2|Mux17~15_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux18~5_combout ))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|registers|u2|Mux19~15_combout ),
	.datac(\DP|registers|u2|Mux17~15_combout ),
	.datad(\DP|logic|Mux18~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux18~6 .lut_mask = 16'hDDA0;
defparam \DP|logic|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
fiftyfivenm_lcell_comb \DP|logic|Mux18~7 (
// Equation(s):
// \DP|logic|Mux18~7_combout  = (\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux19~2_combout )))) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout  & (\DP|logic|out~40_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux18~6_combout )))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|out~40_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux18~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux18~7 .lut_mask = 16'hE5E0;
defparam \DP|logic|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
fiftyfivenm_lcell_comb \DP|logic|Mux18~8 (
// Equation(s):
// \DP|logic|Mux18~8_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux18~7_combout  & (\DP|logic|out~41_combout )) # (!\DP|logic|Mux18~7_combout  & ((\DP|logic|Add0~42_combout ))))) # (!\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux18~7_combout ))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|out~41_combout ),
	.datac(\DP|logic|Add0~42_combout ),
	.datad(\DP|logic|Mux18~7_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux18~8 .lut_mask = 16'hDDA0;
defparam \DP|logic|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~12 (
// Equation(s):
// \DP|registers|u2|Mux16~12_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r31|read [15] & !\DP|instructions|instructionMemory|out~5_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r31|read [15]),
	.datad(\DP|instructions|instructionMemory|out~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~12 .lut_mask = 16'h00C0;
defparam \DP|registers|u2|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~13 (
// Equation(s):
// \DP|registers|u2|Mux16~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux16~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux16~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u2|Mux16~12_combout ),
	.datad(\DP|registers|u2|Mux16~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~13 .lut_mask = 16'hF3E2;
defparam \DP|registers|u2|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux16~14 (
// Equation(s):
// \DP|registers|u2|Mux16~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux16~13_combout  & ((\DP|registers|u2|Mux16~10_combout ))) # (!\DP|registers|u2|Mux16~13_combout  & (\DP|registers|u2|Mux16~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux16~13_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux16~1_combout ),
	.datac(\DP|registers|u2|Mux16~10_combout ),
	.datad(\DP|registers|u2|Mux16~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux16~14 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
fiftyfivenm_lcell_comb \DP|logic|out~43 (
// Equation(s):
// \DP|logic|out~43_combout  = (\DP|registers|u2|Mux16~14_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux16~6_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u2|Mux16~14_combout ),
	.datac(\DP|imm|Mux8~0_combout ),
	.datad(\DP|registers|u3|Mux16~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~43_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~43 .lut_mask = 16'hFDEC;
defparam \DP|logic|out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
fiftyfivenm_lcell_comb \DP|logic|Mux16~5 (
// Equation(s):
// \DP|logic|Mux16~5_combout  = (\DP|logic|Mux19~5_combout  & (\DP|logic|Mux19~4_combout )) # (!\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux16~14_combout  $ (\DP|op2Mux|out[15]~55_combout ))) # (!\DP|logic|Mux19~4_combout 
//  & (!\DP|registers|u2|Mux16~14_combout  & !\DP|op2Mux|out[15]~55_combout ))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux16~14_combout ),
	.datad(\DP|op2Mux|out[15]~55_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux16~5 .lut_mask = 16'h8CC9;
defparam \DP|logic|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
fiftyfivenm_lcell_comb \DP|logic|Mux16~6 (
// Equation(s):
// \DP|logic|Mux16~6_combout  = (\DP|logic|Mux16~5_combout  & (((\DP|registers|u2|Mux17~15_combout ) # (!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux16~5_combout  & (\DP|registers|u2|Mux15~15_combout  & ((\DP|logic|Mux19~5_combout ))))

	.dataa(\DP|logic|Mux16~5_combout ),
	.datab(\DP|registers|u2|Mux15~15_combout ),
	.datac(\DP|registers|u2|Mux17~15_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux16~6 .lut_mask = 16'hE4AA;
defparam \DP|logic|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
fiftyfivenm_lcell_comb \DP|logic|out~42 (
// Equation(s):
// \DP|logic|out~42_combout  = (\DP|registers|u2|Mux16~14_combout  & ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux16~6_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u2|Mux16~14_combout ),
	.datad(\DP|registers|u3|Mux16~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~42_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~42 .lut_mask = 16'hB080;
defparam \DP|logic|out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
fiftyfivenm_lcell_comb \DP|logic|Mux16~7 (
// Equation(s):
// \DP|logic|Mux16~7_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|out~42_combout ) # (\DP|logic|Mux19~3_combout )))) # (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux16~6_combout  & ((!\DP|logic|Mux19~3_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux16~6_combout ),
	.datac(\DP|logic|out~42_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux16~7 .lut_mask = 16'hAAE4;
defparam \DP|logic|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
fiftyfivenm_lcell_comb \DP|logic|Mux16~8 (
// Equation(s):
// \DP|logic|Mux16~8_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux16~7_combout  & (\DP|logic|out~43_combout )) # (!\DP|logic|Mux16~7_combout  & ((\DP|logic|Add0~48_combout ))))) # (!\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux16~7_combout ))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|out~43_combout ),
	.datac(\DP|logic|Mux16~7_combout ),
	.datad(\DP|logic|Add0~48_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux16~8 .lut_mask = 16'hDAD0;
defparam \DP|logic|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
fiftyfivenm_lcell_comb \DP|logic|Mux17~10 (
// Equation(s):
// \DP|logic|Mux17~10_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [0] & ((\CU|immSel [1])))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux17~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [0]),
	.datac(\DP|registers|u3|Mux17~11_combout ),
	.datad(\CU|immSel [1]),
	.cin(gnd),
	.combout(\DP|logic|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux17~10 .lut_mask = 16'hD850;
defparam \DP|logic|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
fiftyfivenm_lcell_comb \DP|logic|Mux17~6 (
// Equation(s):
// \DP|logic|Mux17~6_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux18~14_combout ) # ((!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux16~14_combout  & \DP|logic|Mux19~5_combout ))))

	.dataa(\DP|registers|u2|Mux18~14_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux16~14_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux17~6 .lut_mask = 16'hB8CC;
defparam \DP|logic|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
fiftyfivenm_lcell_comb \DP|logic|Mux17~7 (
// Equation(s):
// \DP|logic|Mux17~7_combout  = (\DP|logic|Mux19~5_combout  & (((\DP|logic|Mux17~6_combout )))) # (!\DP|logic|Mux19~5_combout  & ((\DP|registers|u2|Mux17~15_combout  & (!\DP|logic|Mux17~10_combout  & \DP|logic|Mux17~6_combout )) # 
// (!\DP|registers|u2|Mux17~15_combout  & (\DP|logic|Mux17~10_combout  $ (!\DP|logic|Mux17~6_combout )))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|registers|u2|Mux17~15_combout ),
	.datac(\DP|logic|Mux17~10_combout ),
	.datad(\DP|logic|Mux17~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux17~7 .lut_mask = 16'hBE01;
defparam \DP|logic|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
fiftyfivenm_lcell_comb \DP|logic|Mux17~8 (
// Equation(s):
// \DP|logic|Mux17~8_combout  = (\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux19~2_combout ) # (\DP|logic|Add0~45_combout )))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux17~7_combout  & (!\DP|logic|Mux19~2_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux17~7_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Add0~45_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux17~8 .lut_mask = 16'hAEA4;
defparam \DP|logic|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
fiftyfivenm_lcell_comb \DP|logic|Mux17~9 (
// Equation(s):
// \DP|logic|Mux17~9_combout  = (\DP|op2Mux|out[14]~54_combout  & ((\DP|logic|Mux17~8_combout ) # ((\DP|registers|u2|Mux17~15_combout  & \DP|logic|Mux19~2_combout )))) # (!\DP|op2Mux|out[14]~54_combout  & (\DP|logic|Mux17~8_combout  & 
// ((\DP|registers|u2|Mux17~15_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|op2Mux|out[14]~54_combout ),
	.datab(\DP|registers|u2|Mux17~15_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux17~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux17~9 .lut_mask = 16'hEF80;
defparam \DP|logic|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
fiftyfivenm_lcell_comb \DP|logic|Mux15~10 (
// Equation(s):
// \DP|logic|Mux15~10_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [1] & (\CU|immSel [0]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux15~11_combout ))))

	.dataa(\CU|immSel [1]),
	.datab(\CU|immSel [0]),
	.datac(\CU|ALUsrc~combout ),
	.datad(\DP|registers|u3|Mux15~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux15~10 .lut_mask = 16'h8F80;
defparam \DP|logic|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
fiftyfivenm_lcell_comb \DP|logic|Mux15~6 (
// Equation(s):
// \DP|logic|Mux15~6_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux16~14_combout ) # (!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux14~14_combout  & ((\DP|logic|Mux19~5_combout ))))

	.dataa(\DP|registers|u2|Mux14~14_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux16~14_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux15~6 .lut_mask = 16'hE2CC;
defparam \DP|logic|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
fiftyfivenm_lcell_comb \DP|logic|Mux15~7 (
// Equation(s):
// \DP|logic|Mux15~7_combout  = (\DP|logic|Mux15~10_combout  & (\DP|logic|Mux15~6_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|registers|u2|Mux15~15_combout )))) # (!\DP|logic|Mux15~10_combout  & (\DP|logic|Mux15~6_combout  $ 
// (((!\DP|registers|u2|Mux15~15_combout  & !\DP|logic|Mux19~5_combout )))))

	.dataa(\DP|logic|Mux15~10_combout ),
	.datab(\DP|registers|u2|Mux15~15_combout ),
	.datac(\DP|logic|Mux15~6_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux15~7 .lut_mask = 16'hF061;
defparam \DP|logic|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
fiftyfivenm_lcell_comb \DP|logic|Mux15~8 (
// Equation(s):
// \DP|logic|Mux15~8_combout  = (\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux19~2_combout ) # (\DP|logic|Add0~51_combout )))) # (!\DP|logic|Mux19~3_combout  & (\DP|logic|Mux15~7_combout  & (!\DP|logic|Mux19~2_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux15~7_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Add0~51_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux15~8 .lut_mask = 16'hAEA4;
defparam \DP|logic|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
fiftyfivenm_lcell_comb \DP|logic|Mux15~9 (
// Equation(s):
// \DP|logic|Mux15~9_combout  = (\DP|op2Mux|out[16]~56_combout  & ((\DP|logic|Mux15~8_combout ) # ((\DP|registers|u2|Mux15~15_combout  & \DP|logic|Mux19~2_combout )))) # (!\DP|op2Mux|out[16]~56_combout  & (\DP|logic|Mux15~8_combout  & 
// ((\DP|registers|u2|Mux15~15_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|op2Mux|out[16]~56_combout ),
	.datab(\DP|registers|u2|Mux15~15_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux15~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux15~9 .lut_mask = 16'hEF80;
defparam \DP|logic|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
fiftyfivenm_lcell_comb \CU|PCsrc~15 (
// Equation(s):
// \CU|PCsrc~15_combout  = (!\DP|logic|Mux18~8_combout  & (!\DP|logic|Mux16~8_combout  & (!\DP|logic|Mux17~9_combout  & !\DP|logic|Mux15~9_combout )))

	.dataa(\DP|logic|Mux18~8_combout ),
	.datab(\DP|logic|Mux16~8_combout ),
	.datac(\DP|logic|Mux17~9_combout ),
	.datad(\DP|logic|Mux15~9_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~15_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~15 .lut_mask = 16'h0001;
defparam \CU|PCsrc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
fiftyfivenm_lcell_comb \DP|logic|out~33 (
// Equation(s):
// \DP|logic|out~33_combout  = (\DP|registers|u2|Mux26~14_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|immOut[5]~7_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux26~6_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|immOut[5]~7_combout ),
	.datac(\DP|registers|u3|Mux26~6_combout ),
	.datad(\DP|registers|u2|Mux26~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~33_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~33 .lut_mask = 16'hFFD8;
defparam \DP|logic|out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~13 (
// Equation(s):
// \DP|registers|u2|Mux25~13_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r31|read [6])) # (!\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r30|read [6]))))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|registers|r31|read [6]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r30|read [6]),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~13 .lut_mask = 16'hBBC0;
defparam \DP|registers|u2|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~14 (
// Equation(s):
// \DP|registers|u2|Mux25~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux25~11_combout ))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux25~6_combout ))

	.dataa(\DP|registers|u2|Mux25~6_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(gnd),
	.datad(\DP|registers|u2|Mux25~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~14 .lut_mask = 16'hEE22;
defparam \DP|registers|u2|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux25~15 (
// Equation(s):
// \DP|registers|u2|Mux25~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux25~13_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux25~14_combout )))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux25~13_combout ),
	.datad(\DP|registers|u2|Mux25~14_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux25~15 .lut_mask = 16'hF5A0;
defparam \DP|registers|u2|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
fiftyfivenm_lcell_comb \DP|logic|Mux26~5 (
// Equation(s):
// \DP|logic|Mux26~5_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (\DP|registers|u2|Mux26~14_combout  $ (\DP|op2Mux|out[5]~45_combout )))) # (!\DP|logic|Mux19~4_combout  & (!\DP|registers|u2|Mux26~14_combout  & 
// (!\DP|op2Mux|out[5]~45_combout  & !\DP|logic|Mux19~5_combout )))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux26~14_combout ),
	.datac(\DP|op2Mux|out[5]~45_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux26~5 .lut_mask = 16'hAA29;
defparam \DP|logic|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
fiftyfivenm_lcell_comb \DP|logic|Mux26~6 (
// Equation(s):
// \DP|logic|Mux26~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux26~5_combout  & ((\DP|registers|u2|Mux27~15_combout ))) # (!\DP|logic|Mux26~5_combout  & (\DP|registers|u2|Mux25~15_combout )))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux26~5_combout ))))

	.dataa(\DP|registers|u2|Mux25~15_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux27~15_combout ),
	.datad(\DP|logic|Mux26~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux26~6 .lut_mask = 16'hF388;
defparam \DP|logic|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
fiftyfivenm_lcell_comb \DP|logic|out~32 (
// Equation(s):
// \DP|logic|out~32_combout  = (\DP|registers|u2|Mux26~14_combout  & ((\CU|ALUsrc~combout  & ((\DP|imm|immOut[5]~7_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux26~6_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u3|Mux26~6_combout ),
	.datac(\DP|registers|u2|Mux26~14_combout ),
	.datad(\DP|imm|immOut[5]~7_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~32_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~32 .lut_mask = 16'hE040;
defparam \DP|logic|out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
fiftyfivenm_lcell_comb \DP|logic|Mux26~7 (
// Equation(s):
// \DP|logic|Mux26~7_combout  = (\DP|logic|Mux19~2_combout  & (((\DP|logic|out~32_combout ) # (\DP|logic|Mux19~3_combout )))) # (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux26~6_combout  & ((!\DP|logic|Mux19~3_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux26~6_combout ),
	.datac(\DP|logic|out~32_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux26~7 .lut_mask = 16'hAAE4;
defparam \DP|logic|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
fiftyfivenm_lcell_comb \DP|logic|Mux26~8 (
// Equation(s):
// \DP|logic|Mux26~8_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux26~7_combout  & (\DP|logic|out~33_combout )) # (!\DP|logic|Mux26~7_combout  & ((\DP|logic|Add0~18_combout ))))) # (!\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux26~7_combout ))))

	.dataa(\DP|logic|out~33_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux26~7_combout ),
	.datad(\DP|logic|Add0~18_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux26~8 .lut_mask = 16'hBCB0;
defparam \DP|logic|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~12 (
// Equation(s):
// \DP|registers|u2|Mux24~12_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (!\DP|instructions|instructionMemory|out~5_combout  & \DP|registers|r31|read [7]))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|instructions|instructionMemory|out~5_combout ),
	.datad(\DP|registers|r31|read [7]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~12 .lut_mask = 16'h0C00;
defparam \DP|registers|u2|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~13 (
// Equation(s):
// \DP|registers|u2|Mux24~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux24~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux24~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux24~12_combout ),
	.datad(\DP|registers|u2|Mux24~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~13 .lut_mask = 16'hF5E4;
defparam \DP|registers|u2|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
fiftyfivenm_lcell_comb \DP|registers|u2|Mux24~14 (
// Equation(s):
// \DP|registers|u2|Mux24~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux24~13_combout  & (\DP|registers|u2|Mux24~10_combout )) # (!\DP|registers|u2|Mux24~13_combout  & ((\DP|registers|u2|Mux24~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux24~13_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux24~10_combout ),
	.datac(\DP|registers|u2|Mux24~1_combout ),
	.datad(\DP|registers|u2|Mux24~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux24~14 .lut_mask = 16'hDDA0;
defparam \DP|registers|u2|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
fiftyfivenm_lcell_comb \DP|logic|Mux25~5 (
// Equation(s):
// \DP|logic|Mux25~5_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux26~14_combout ) # ((!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux24~14_combout  & \DP|logic|Mux19~5_combout ))))

	.dataa(\DP|registers|u2|Mux26~14_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|registers|u2|Mux24~14_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux25~5 .lut_mask = 16'hB8CC;
defparam \DP|logic|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
fiftyfivenm_lcell_comb \DP|logic|Mux25~4 (
// Equation(s):
// \DP|logic|Mux25~4_combout  = (\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux25~11_combout )))

	.dataa(gnd),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|imm|immOut[6]~8_combout ),
	.datad(\DP|registers|u3|Mux25~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux25~4 .lut_mask = 16'hF3C0;
defparam \DP|logic|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
fiftyfivenm_lcell_comb \DP|logic|Mux25~6 (
// Equation(s):
// \DP|logic|Mux25~6_combout  = (\DP|logic|Mux19~5_combout  & (((\DP|logic|Mux25~5_combout )))) # (!\DP|logic|Mux19~5_combout  & ((\DP|registers|u2|Mux25~15_combout  & (\DP|logic|Mux25~5_combout  & !\DP|logic|Mux25~4_combout )) # 
// (!\DP|registers|u2|Mux25~15_combout  & (\DP|logic|Mux25~5_combout  $ (!\DP|logic|Mux25~4_combout )))))

	.dataa(\DP|logic|Mux19~5_combout ),
	.datab(\DP|registers|u2|Mux25~15_combout ),
	.datac(\DP|logic|Mux25~5_combout ),
	.datad(\DP|logic|Mux25~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux25~6 .lut_mask = 16'hB0E1;
defparam \DP|logic|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
fiftyfivenm_lcell_comb \DP|logic|Mux25~7 (
// Equation(s):
// \DP|logic|Mux25~7_combout  = (\DP|logic|Mux19~2_combout  & (\DP|logic|Mux19~3_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout  & (\DP|logic|Add0~21_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux25~6_combout )))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Add0~21_combout ),
	.datad(\DP|logic|Mux25~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux25~7 .lut_mask = 16'hD9C8;
defparam \DP|logic|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
fiftyfivenm_lcell_comb \DP|logic|Mux25~8 (
// Equation(s):
// \DP|logic|Mux25~8_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|registers|u2|Mux25~15_combout  & ((\DP|op2Mux|out[6]~46_combout ) # (\DP|logic|Mux25~7_combout ))) # (!\DP|registers|u2|Mux25~15_combout  & (\DP|op2Mux|out[6]~46_combout  & 
// \DP|logic|Mux25~7_combout )))) # (!\DP|logic|Mux19~2_combout  & (((\DP|logic|Mux25~7_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|registers|u2|Mux25~15_combout ),
	.datac(\DP|op2Mux|out[6]~46_combout ),
	.datad(\DP|logic|Mux25~7_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux25~8 .lut_mask = 16'hFD80;
defparam \DP|logic|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
fiftyfivenm_lcell_comb \DP|logic|out~34 (
// Equation(s):
// \DP|logic|out~34_combout  = (\DP|registers|u2|Mux24~14_combout  & ((\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux24~6_combout )))))

	.dataa(\DP|imm|immOut[6]~8_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u2|Mux24~14_combout ),
	.datad(\DP|registers|u3|Mux24~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~34_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~34 .lut_mask = 16'hB080;
defparam \DP|logic|out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~13 (
// Equation(s):
// \DP|registers|u2|Mux23~13_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r31|read [8]))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r30|read [8])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(\DP|registers|r30|read [8]),
	.datac(\DP|registers|u2|Mux31~1_combout ),
	.datad(\DP|registers|r31|read [8]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~13 .lut_mask = 16'hF858;
defparam \DP|registers|u2|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~14 (
// Equation(s):
// \DP|registers|u2|Mux23~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux23~11_combout )) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux23~6_combout )))

	.dataa(gnd),
	.datab(\DP|registers|u2|Mux23~11_combout ),
	.datac(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datad(\DP|registers|u2|Mux23~6_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~14 .lut_mask = 16'hCFC0;
defparam \DP|registers|u2|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
fiftyfivenm_lcell_comb \DP|registers|u2|Mux23~15 (
// Equation(s):
// \DP|registers|u2|Mux23~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux23~13_combout )) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux23~14_combout )))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux23~13_combout ),
	.datad(\DP|registers|u2|Mux23~14_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux23~15 .lut_mask = 16'hF5A0;
defparam \DP|registers|u2|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
fiftyfivenm_lcell_comb \DP|logic|Mux24~5 (
// Equation(s):
// \DP|logic|Mux24~5_combout  = (\DP|registers|u2|Mux24~14_combout  & (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|op2Mux|out[7]~47_combout )))) # (!\DP|registers|u2|Mux24~14_combout  & (\DP|logic|Mux19~4_combout  $ 
// (((!\DP|op2Mux|out[7]~47_combout  & !\DP|logic|Mux19~5_combout )))))

	.dataa(\DP|registers|u2|Mux24~14_combout ),
	.datab(\DP|op2Mux|out[7]~47_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux24~5 .lut_mask = 16'hF601;
defparam \DP|logic|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
fiftyfivenm_lcell_comb \DP|logic|Mux24~6 (
// Equation(s):
// \DP|logic|Mux24~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux24~5_combout  & ((\DP|registers|u2|Mux25~15_combout ))) # (!\DP|logic|Mux24~5_combout  & (\DP|registers|u2|Mux23~15_combout )))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux24~5_combout ))))

	.dataa(\DP|registers|u2|Mux23~15_combout ),
	.datab(\DP|registers|u2|Mux25~15_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux24~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux24~6 .lut_mask = 16'hCFA0;
defparam \DP|logic|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
fiftyfivenm_lcell_comb \DP|logic|Mux24~7 (
// Equation(s):
// \DP|logic|Mux24~7_combout  = (\DP|logic|Mux19~3_combout  & (\DP|logic|Mux19~2_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout  & (\DP|logic|out~34_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux24~6_combout )))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|out~34_combout ),
	.datad(\DP|logic|Mux24~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux24~7 .lut_mask = 16'hD9C8;
defparam \DP|logic|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
fiftyfivenm_lcell_comb \DP|logic|out~35 (
// Equation(s):
// \DP|logic|out~35_combout  = (\DP|registers|u2|Mux24~14_combout ) # ((\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux24~6_combout ))))

	.dataa(\DP|registers|u2|Mux24~14_combout ),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(\DP|registers|u3|Mux24~6_combout ),
	.datad(\CU|ALUsrc~combout ),
	.cin(gnd),
	.combout(\DP|logic|out~35_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~35 .lut_mask = 16'hEEFA;
defparam \DP|logic|out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
fiftyfivenm_lcell_comb \DP|logic|Mux24~8 (
// Equation(s):
// \DP|logic|Mux24~8_combout  = (\DP|logic|Mux24~7_combout  & ((\DP|logic|out~35_combout ) # ((!\DP|logic|Mux19~3_combout )))) # (!\DP|logic|Mux24~7_combout  & (((\DP|logic|Add0~24_combout  & \DP|logic|Mux19~3_combout ))))

	.dataa(\DP|logic|Mux24~7_combout ),
	.datab(\DP|logic|out~35_combout ),
	.datac(\DP|logic|Add0~24_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux24~8 .lut_mask = 16'hD8AA;
defparam \DP|logic|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
fiftyfivenm_lcell_comb \DP|logic|Mux23~4 (
// Equation(s):
// \DP|logic|Mux23~4_combout  = (\CU|ALUsrc~combout  & ((\DP|imm|immOut[6]~8_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux23~11_combout ))

	.dataa(gnd),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u3|Mux23~11_combout ),
	.datad(\DP|imm|immOut[6]~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux23~4 .lut_mask = 16'hFC30;
defparam \DP|logic|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~12 (
// Equation(s):
// \DP|registers|u2|Mux22~12_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & (\DP|registers|r31|read [9] & !\DP|instructions|instructionMemory|out~5_combout ))

	.dataa(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datab(gnd),
	.datac(\DP|registers|r31|read [9]),
	.datad(\DP|instructions|instructionMemory|out~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~12 .lut_mask = 16'h00A0;
defparam \DP|registers|u2|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~13 (
// Equation(s):
// \DP|registers|u2|Mux22~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux22~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux22~5_combout ) # 
// ((\DP|instructions|instructionMemory|Equal9~0_combout ))))

	.dataa(\DP|registers|u2|Mux22~5_combout ),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|registers|u2|Mux22~12_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~13 .lut_mask = 16'hFE0E;
defparam \DP|registers|u2|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
fiftyfivenm_lcell_comb \DP|registers|u2|Mux22~14 (
// Equation(s):
// \DP|registers|u2|Mux22~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux22~13_combout  & (\DP|registers|u2|Mux22~10_combout )) # (!\DP|registers|u2|Mux22~13_combout  & ((\DP|registers|u2|Mux22~1_combout ))))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux22~13_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux22~10_combout ),
	.datac(\DP|registers|u2|Mux22~13_combout ),
	.datad(\DP|registers|u2|Mux22~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux22~14 .lut_mask = 16'hDAD0;
defparam \DP|registers|u2|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
fiftyfivenm_lcell_comb \DP|logic|Mux23~5 (
// Equation(s):
// \DP|logic|Mux23~5_combout  = (\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux24~14_combout ) # (!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux22~14_combout  & ((\DP|logic|Mux19~5_combout ))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux22~14_combout ),
	.datac(\DP|registers|u2|Mux24~14_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux23~5 .lut_mask = 16'hE4AA;
defparam \DP|logic|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
fiftyfivenm_lcell_comb \DP|logic|Mux23~6 (
// Equation(s):
// \DP|logic|Mux23~6_combout  = (\DP|logic|Mux23~4_combout  & (\DP|logic|Mux23~5_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|registers|u2|Mux23~15_combout )))) # (!\DP|logic|Mux23~4_combout  & (\DP|logic|Mux23~5_combout  $ (((!\DP|logic|Mux19~5_combout  
// & !\DP|registers|u2|Mux23~15_combout )))))

	.dataa(\DP|logic|Mux23~4_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux23~15_combout ),
	.datad(\DP|logic|Mux23~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux23~6 .lut_mask = 16'hDE01;
defparam \DP|logic|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
fiftyfivenm_lcell_comb \DP|logic|Mux23~7 (
// Equation(s):
// \DP|logic|Mux23~7_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~27_combout )))) # (!\DP|logic|Mux19~3_combout  & (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux23~6_combout ))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Add0~27_combout ),
	.datad(\DP|logic|Mux23~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux23~7 .lut_mask = 16'hB9A8;
defparam \DP|logic|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
fiftyfivenm_lcell_comb \DP|logic|Mux23~8 (
// Equation(s):
// \DP|logic|Mux23~8_combout  = (\DP|registers|u2|Mux23~15_combout  & ((\DP|logic|Mux23~7_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|op2Mux|out[8]~48_combout )))) # (!\DP|registers|u2|Mux23~15_combout  & (\DP|logic|Mux23~7_combout  & 
// ((\DP|op2Mux|out[8]~48_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|registers|u2|Mux23~15_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|op2Mux|out[8]~48_combout ),
	.datad(\DP|logic|Mux23~7_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux23~8 .lut_mask = 16'hFB80;
defparam \DP|logic|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
fiftyfivenm_lcell_comb \CU|PCsrc~13 (
// Equation(s):
// \CU|PCsrc~13_combout  = (!\DP|logic|Mux26~8_combout  & (!\DP|logic|Mux25~8_combout  & (!\DP|logic|Mux24~8_combout  & !\DP|logic|Mux23~8_combout )))

	.dataa(\DP|logic|Mux26~8_combout ),
	.datab(\DP|logic|Mux25~8_combout ),
	.datac(\DP|logic|Mux24~8_combout ),
	.datad(\DP|logic|Mux23~8_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~13_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~13 .lut_mask = 16'h0001;
defparam \CU|PCsrc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
fiftyfivenm_lcell_comb \DP|logic|out~37 (
// Equation(s):
// \DP|logic|out~37_combout  = (\DP|registers|u2|Mux22~14_combout ) # ((\CU|ALUsrc~combout  & ((\DP|imm|immOut[6]~8_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux22~6_combout )))

	.dataa(\DP|registers|u2|Mux22~14_combout ),
	.datab(\DP|registers|u3|Mux22~6_combout ),
	.datac(\CU|ALUsrc~combout ),
	.datad(\DP|imm|immOut[6]~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~37_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~37 .lut_mask = 16'hFEAE;
defparam \DP|logic|out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~14 (
// Equation(s):
// \DP|registers|u2|Mux21~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux21~11_combout ))) # (!\DP|instructions|instructionMemory|Equal9~0_combout  & (\DP|registers|u2|Mux21~6_combout ))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datac(\DP|registers|u2|Mux21~6_combout ),
	.datad(\DP|registers|u2|Mux21~11_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~14 .lut_mask = 16'hFC30;
defparam \DP|registers|u2|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~13 (
// Equation(s):
// \DP|registers|u2|Mux21~13_combout  = (\DP|instructions|instructionMemory|WideOr3~combout  & ((\DP|registers|u2|Mux31~1_combout  & ((\DP|registers|r31|read [10]))) # (!\DP|registers|u2|Mux31~1_combout  & (\DP|registers|r30|read [10])))) # 
// (!\DP|instructions|instructionMemory|WideOr3~combout  & (((\DP|registers|u2|Mux31~1_combout ))))

	.dataa(\DP|registers|r30|read [10]),
	.datab(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datac(\DP|registers|r31|read [10]),
	.datad(\DP|registers|u2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~13 .lut_mask = 16'hF388;
defparam \DP|registers|u2|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux21~15 (
// Equation(s):
// \DP|registers|u2|Mux21~15_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|registers|u2|Mux21~13_combout ))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (\DP|registers|u2|Mux21~14_combout ))

	.dataa(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datab(gnd),
	.datac(\DP|registers|u2|Mux21~14_combout ),
	.datad(\DP|registers|u2|Mux21~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux21~15 .lut_mask = 16'hFA50;
defparam \DP|registers|u2|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
fiftyfivenm_lcell_comb \DP|logic|Mux22~5 (
// Equation(s):
// \DP|logic|Mux22~5_combout  = (\DP|registers|u2|Mux22~14_combout  & (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|op2Mux|out[9]~49_combout )))) # (!\DP|registers|u2|Mux22~14_combout  & (\DP|logic|Mux19~4_combout  $ 
// (((!\DP|logic|Mux19~5_combout  & !\DP|op2Mux|out[9]~49_combout )))))

	.dataa(\DP|registers|u2|Mux22~14_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|op2Mux|out[9]~49_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux22~5 .lut_mask = 16'hC4C9;
defparam \DP|logic|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
fiftyfivenm_lcell_comb \DP|logic|Mux22~6 (
// Equation(s):
// \DP|logic|Mux22~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux22~5_combout  & ((\DP|registers|u2|Mux23~15_combout ))) # (!\DP|logic|Mux22~5_combout  & (\DP|registers|u2|Mux21~15_combout )))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux22~5_combout ))))

	.dataa(\DP|registers|u2|Mux21~15_combout ),
	.datab(\DP|registers|u2|Mux23~15_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux22~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux22~6 .lut_mask = 16'hCFA0;
defparam \DP|logic|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
fiftyfivenm_lcell_comb \DP|logic|out~36 (
// Equation(s):
// \DP|logic|out~36_combout  = (\DP|registers|u2|Mux22~14_combout  & ((\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux22~6_combout )))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(\DP|registers|u2|Mux22~14_combout ),
	.datad(\DP|registers|u3|Mux22~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~36_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~36 .lut_mask = 16'hD080;
defparam \DP|logic|out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
fiftyfivenm_lcell_comb \DP|logic|Mux22~7 (
// Equation(s):
// \DP|logic|Mux22~7_combout  = (\DP|logic|Mux19~3_combout  & (\DP|logic|Mux19~2_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout  & ((\DP|logic|out~36_combout ))) # (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux22~6_combout ))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux22~6_combout ),
	.datad(\DP|logic|out~36_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux22~7 .lut_mask = 16'hDC98;
defparam \DP|logic|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
fiftyfivenm_lcell_comb \DP|logic|Mux22~8 (
// Equation(s):
// \DP|logic|Mux22~8_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux22~7_combout  & (\DP|logic|out~37_combout )) # (!\DP|logic|Mux22~7_combout  & ((\DP|logic|Add0~30_combout ))))) # (!\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux22~7_combout ))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|out~37_combout ),
	.datac(\DP|logic|Mux22~7_combout ),
	.datad(\DP|logic|Add0~30_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux22~8 .lut_mask = 16'hDAD0;
defparam \DP|logic|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N4
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~12 (
// Equation(s):
// \DP|registers|u2|Mux20~12_combout  = (!\DP|instructions|instructionMemory|out~5_combout  & (\DP|instructions|instructionMemory|WideOr3~combout  & \DP|registers|r31|read [11]))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|out~5_combout ),
	.datac(\DP|instructions|instructionMemory|WideOr3~combout ),
	.datad(\DP|registers|r31|read [11]),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~12 .lut_mask = 16'h3000;
defparam \DP|registers|u2|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N18
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~13 (
// Equation(s):
// \DP|registers|u2|Mux20~13_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout  & (((\DP|registers|u2|Mux20~12_combout )))) # (!\DP|instructions|instructionMemory|WideNor0~2_combout  & ((\DP|instructions|instructionMemory|Equal9~0_combout ) # 
// ((\DP|registers|u2|Mux20~5_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|registers|u2|Mux20~12_combout ),
	.datad(\DP|registers|u2|Mux20~5_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~13 .lut_mask = 16'hF3E2;
defparam \DP|registers|u2|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N28
fiftyfivenm_lcell_comb \DP|registers|u2|Mux20~14 (
// Equation(s):
// \DP|registers|u2|Mux20~14_combout  = (\DP|instructions|instructionMemory|Equal9~0_combout  & ((\DP|registers|u2|Mux20~13_combout  & ((\DP|registers|u2|Mux20~10_combout ))) # (!\DP|registers|u2|Mux20~13_combout  & (\DP|registers|u2|Mux20~1_combout )))) # 
// (!\DP|instructions|instructionMemory|Equal9~0_combout  & (((\DP|registers|u2|Mux20~13_combout ))))

	.dataa(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.datab(\DP|registers|u2|Mux20~1_combout ),
	.datac(\DP|registers|u2|Mux20~10_combout ),
	.datad(\DP|registers|u2|Mux20~13_combout ),
	.cin(gnd),
	.combout(\DP|registers|u2|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|registers|u2|Mux20~14 .lut_mask = 16'hF588;
defparam \DP|registers|u2|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
fiftyfivenm_lcell_comb \DP|logic|out~39 (
// Equation(s):
// \DP|logic|out~39_combout  = (\DP|registers|u2|Mux20~14_combout ) # ((\CU|ALUsrc~combout  & ((\DP|imm|immOut[11]~41_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux20~6_combout )))

	.dataa(\DP|registers|u3|Mux20~6_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u2|Mux20~14_combout ),
	.datad(\DP|imm|immOut[11]~41_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~39_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~39 .lut_mask = 16'hFEF2;
defparam \DP|logic|out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
fiftyfivenm_lcell_comb \DP|logic|out~38 (
// Equation(s):
// \DP|logic|out~38_combout  = (\DP|registers|u2|Mux20~14_combout  & ((\CU|ALUsrc~combout  & ((\DP|imm|immOut[11]~41_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux20~6_combout ))))

	.dataa(\DP|registers|u3|Mux20~6_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u2|Mux20~14_combout ),
	.datad(\DP|imm|immOut[11]~41_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~38_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~38 .lut_mask = 16'hE020;
defparam \DP|logic|out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
fiftyfivenm_lcell_comb \DP|logic|Mux20~5 (
// Equation(s):
// \DP|logic|Mux20~5_combout  = (\DP|registers|u2|Mux20~14_combout  & (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|op2Mux|out[11]~51_combout )))) # (!\DP|registers|u2|Mux20~14_combout  & (\DP|logic|Mux19~4_combout  $ 
// (((!\DP|logic|Mux19~5_combout  & !\DP|op2Mux|out[11]~51_combout )))))

	.dataa(\DP|registers|u2|Mux20~14_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|op2Mux|out[11]~51_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux20~5 .lut_mask = 16'hDE01;
defparam \DP|logic|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
fiftyfivenm_lcell_comb \DP|logic|Mux20~6 (
// Equation(s):
// \DP|logic|Mux20~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux20~5_combout  & ((\DP|registers|u2|Mux21~15_combout ))) # (!\DP|logic|Mux20~5_combout  & (\DP|registers|u2|Mux19~15_combout )))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux20~5_combout ))))

	.dataa(\DP|registers|u2|Mux19~15_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux21~15_combout ),
	.datad(\DP|logic|Mux20~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux20~6 .lut_mask = 16'hF388;
defparam \DP|logic|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
fiftyfivenm_lcell_comb \DP|logic|Mux20~7 (
// Equation(s):
// \DP|logic|Mux20~7_combout  = (\DP|logic|Mux19~3_combout  & (\DP|logic|Mux19~2_combout )) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout  & (\DP|logic|out~38_combout )) # (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux20~6_combout )))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|out~38_combout ),
	.datad(\DP|logic|Mux20~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux20~7 .lut_mask = 16'hD9C8;
defparam \DP|logic|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
fiftyfivenm_lcell_comb \DP|logic|Mux20~8 (
// Equation(s):
// \DP|logic|Mux20~8_combout  = (\DP|logic|Mux20~7_combout  & ((\DP|logic|out~39_combout ) # ((!\DP|logic|Mux19~3_combout )))) # (!\DP|logic|Mux20~7_combout  & (((\DP|logic|Add0~36_combout  & \DP|logic|Mux19~3_combout ))))

	.dataa(\DP|logic|out~39_combout ),
	.datab(\DP|logic|Mux20~7_combout ),
	.datac(\DP|logic|Add0~36_combout ),
	.datad(\DP|logic|Mux19~3_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux20~8 .lut_mask = 16'hB8CC;
defparam \DP|logic|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
fiftyfivenm_lcell_comb \DP|logic|Mux19~10 (
// Equation(s):
// \DP|logic|Mux19~10_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux20~14_combout ) # ((!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (((\DP|logic|Mux19~5_combout  & \DP|registers|u2|Mux18~14_combout ))))

	.dataa(\DP|registers|u2|Mux20~14_combout ),
	.datab(\DP|logic|Mux19~4_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|registers|u2|Mux18~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~10 .lut_mask = 16'hBC8C;
defparam \DP|logic|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
fiftyfivenm_lcell_comb \DP|logic|Mux19~14 (
// Equation(s):
// \DP|logic|Mux19~14_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [1] & ((\CU|immSel [0])))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux19~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [1]),
	.datac(\DP|registers|u3|Mux19~11_combout ),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|logic|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~14 .lut_mask = 16'hD850;
defparam \DP|logic|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
fiftyfivenm_lcell_comb \DP|logic|Mux19~11 (
// Equation(s):
// \DP|logic|Mux19~11_combout  = (\DP|registers|u2|Mux19~15_combout  & (\DP|logic|Mux19~10_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|logic|Mux19~14_combout )))) # (!\DP|registers|u2|Mux19~15_combout  & (\DP|logic|Mux19~10_combout  $ 
// (((!\DP|logic|Mux19~5_combout  & !\DP|logic|Mux19~14_combout )))))

	.dataa(\DP|registers|u2|Mux19~15_combout ),
	.datab(\DP|logic|Mux19~10_combout ),
	.datac(\DP|logic|Mux19~5_combout ),
	.datad(\DP|logic|Mux19~14_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~11 .lut_mask = 16'hC4C9;
defparam \DP|logic|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
fiftyfivenm_lcell_comb \DP|logic|Mux19~12 (
// Equation(s):
// \DP|logic|Mux19~12_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~39_combout )))) # (!\DP|logic|Mux19~3_combout  & (!\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~11_combout ))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Add0~39_combout ),
	.datad(\DP|logic|Mux19~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~12 .lut_mask = 16'hB9A8;
defparam \DP|logic|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
fiftyfivenm_lcell_comb \DP|logic|Mux19~13 (
// Equation(s):
// \DP|logic|Mux19~13_combout  = (\DP|registers|u2|Mux19~15_combout  & ((\DP|logic|Mux19~12_combout ) # ((\DP|op2Mux|out[12]~52_combout  & \DP|logic|Mux19~2_combout )))) # (!\DP|registers|u2|Mux19~15_combout  & (\DP|logic|Mux19~12_combout  & 
// ((\DP|op2Mux|out[12]~52_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|registers|u2|Mux19~15_combout ),
	.datab(\DP|op2Mux|out[12]~52_combout ),
	.datac(\DP|logic|Mux19~2_combout ),
	.datad(\DP|logic|Mux19~12_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux19~13 .lut_mask = 16'hEF80;
defparam \DP|logic|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
fiftyfivenm_lcell_comb \DP|logic|Mux21~4 (
// Equation(s):
// \DP|logic|Mux21~4_combout  = (\CU|ALUsrc~combout  & (\DP|imm|immOut[6]~8_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux21~11_combout )))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|imm|immOut[6]~8_combout ),
	.datac(gnd),
	.datad(\DP|registers|u3|Mux21~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux21~4 .lut_mask = 16'hDD88;
defparam \DP|logic|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
fiftyfivenm_lcell_comb \DP|logic|Mux21~5 (
// Equation(s):
// \DP|logic|Mux21~5_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux22~14_combout ))) # (!\DP|logic|Mux19~4_combout  & (\DP|registers|u2|Mux20~14_combout )))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux19~4_combout ))))

	.dataa(\DP|registers|u2|Mux20~14_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux22~14_combout ),
	.datad(\DP|logic|Mux19~4_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux21~5 .lut_mask = 16'hF388;
defparam \DP|logic|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
fiftyfivenm_lcell_comb \DP|logic|Mux21~6 (
// Equation(s):
// \DP|logic|Mux21~6_combout  = (\DP|registers|u2|Mux21~15_combout  & (\DP|logic|Mux21~5_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|logic|Mux21~4_combout )))) # (!\DP|registers|u2|Mux21~15_combout  & (\DP|logic|Mux21~5_combout  $ 
// (((!\DP|logic|Mux19~5_combout  & !\DP|logic|Mux21~4_combout )))))

	.dataa(\DP|registers|u2|Mux21~15_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|logic|Mux21~4_combout ),
	.datad(\DP|logic|Mux21~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux21~6 .lut_mask = 16'hDE01;
defparam \DP|logic|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
fiftyfivenm_lcell_comb \DP|logic|Mux21~7 (
// Equation(s):
// \DP|logic|Mux21~7_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout ) # ((\DP|logic|Add0~33_combout )))) # (!\DP|logic|Mux19~3_combout  & (!\DP|logic|Mux19~2_combout  & (\DP|logic|Mux21~6_combout )))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|logic|Mux21~6_combout ),
	.datad(\DP|logic|Add0~33_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux21~7 .lut_mask = 16'hBA98;
defparam \DP|logic|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
fiftyfivenm_lcell_comb \DP|logic|Mux21~8 (
// Equation(s):
// \DP|logic|Mux21~8_combout  = (\DP|registers|u2|Mux21~15_combout  & ((\DP|logic|Mux21~7_combout ) # ((\DP|logic|Mux19~2_combout  & \DP|op2Mux|out[10]~50_combout )))) # (!\DP|registers|u2|Mux21~15_combout  & (\DP|logic|Mux21~7_combout  & 
// ((\DP|op2Mux|out[10]~50_combout ) # (!\DP|logic|Mux19~2_combout ))))

	.dataa(\DP|registers|u2|Mux21~15_combout ),
	.datab(\DP|logic|Mux19~2_combout ),
	.datac(\DP|op2Mux|out[10]~50_combout ),
	.datad(\DP|logic|Mux21~7_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux21~8 .lut_mask = 16'hFB80;
defparam \DP|logic|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
fiftyfivenm_lcell_comb \CU|PCsrc~14 (
// Equation(s):
// \CU|PCsrc~14_combout  = (!\DP|logic|Mux22~8_combout  & (!\DP|logic|Mux20~8_combout  & (!\DP|logic|Mux19~13_combout  & !\DP|logic|Mux21~8_combout )))

	.dataa(\DP|logic|Mux22~8_combout ),
	.datab(\DP|logic|Mux20~8_combout ),
	.datac(\DP|logic|Mux19~13_combout ),
	.datad(\DP|logic|Mux21~8_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~14_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~14 .lut_mask = 16'h0001;
defparam \CU|PCsrc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
fiftyfivenm_lcell_comb \DP|logic|Mux1~10 (
// Equation(s):
// \DP|logic|Mux1~10_combout  = (\CU|ALUsrc~combout  & (\CU|immSel [1] & (\CU|immSel [0]))) # (!\CU|ALUsrc~combout  & (((\DP|registers|u3|Mux1~11_combout ))))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\CU|immSel [1]),
	.datac(\CU|immSel [0]),
	.datad(\DP|registers|u3|Mux1~11_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux1~10 .lut_mask = 16'hD580;
defparam \DP|logic|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
fiftyfivenm_lcell_comb \DP|logic|Mux1~8 (
// Equation(s):
// \DP|logic|Mux1~8_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|registers|u2|Mux2~14_combout ) # ((!\DP|logic|Mux19~5_combout )))) # (!\DP|logic|Mux19~4_combout  & (((\DP|registers|u2|Mux0~20_combout  & \DP|logic|Mux19~5_combout ))))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux2~14_combout ),
	.datac(\DP|registers|u2|Mux0~20_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux1~8 .lut_mask = 16'hD8AA;
defparam \DP|logic|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
fiftyfivenm_lcell_comb \DP|logic|Mux1~9 (
// Equation(s):
// \DP|logic|Mux1~9_combout  = (\DP|logic|Mux1~10_combout  & (\DP|logic|Mux1~8_combout  & ((\DP|logic|Mux19~5_combout ) # (!\DP|registers|u2|Mux1~15_combout )))) # (!\DP|logic|Mux1~10_combout  & (\DP|logic|Mux1~8_combout  $ (((!\DP|logic|Mux19~5_combout  & 
// !\DP|registers|u2|Mux1~15_combout )))))

	.dataa(\DP|logic|Mux1~10_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux1~15_combout ),
	.datad(\DP|logic|Mux1~8_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux1~9 .lut_mask = 16'hDE01;
defparam \DP|logic|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
fiftyfivenm_lcell_comb \CU|PCsrc~16 (
// Equation(s):
// \CU|PCsrc~16_combout  = (\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux2~6_combout )))) # (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux19~2_combout ) # ((!\DP|logic|Mux1~9_combout  & !\DP|logic|Mux2~6_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux1~9_combout ),
	.datad(\DP|logic|Mux2~6_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~16_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~16 .lut_mask = 16'hEE23;
defparam \CU|PCsrc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
fiftyfivenm_lcell_comb \DP|logic|out~45 (
// Equation(s):
// \DP|logic|out~45_combout  = (\DP|registers|u2|Mux6~14_combout ) # ((\CU|ALUsrc~combout  & ((\DP|imm|Mux8~0_combout ))) # (!\CU|ALUsrc~combout  & (\DP|registers|u3|Mux6~6_combout )))

	.dataa(\CU|ALUsrc~combout ),
	.datab(\DP|registers|u2|Mux6~14_combout ),
	.datac(\DP|registers|u3|Mux6~6_combout ),
	.datad(\DP|imm|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~45_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~45 .lut_mask = 16'hFEDC;
defparam \DP|logic|out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
fiftyfivenm_lcell_comb \DP|logic|out~44 (
// Equation(s):
// \DP|logic|out~44_combout  = (\DP|registers|u2|Mux6~14_combout  & ((\CU|ALUsrc~combout  & (\DP|imm|Mux8~0_combout )) # (!\CU|ALUsrc~combout  & ((\DP|registers|u3|Mux6~6_combout )))))

	.dataa(\DP|imm|Mux8~0_combout ),
	.datab(\CU|ALUsrc~combout ),
	.datac(\DP|registers|u2|Mux6~14_combout ),
	.datad(\DP|registers|u3|Mux6~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|out~44_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|out~44 .lut_mask = 16'hB080;
defparam \DP|logic|out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
fiftyfivenm_lcell_comb \DP|logic|Mux6~5 (
// Equation(s):
// \DP|logic|Mux6~5_combout  = (\DP|logic|Mux19~4_combout  & ((\DP|logic|Mux19~5_combout ) # (\DP|registers|u2|Mux6~14_combout  $ (\DP|op2Mux|out[25]~65_combout )))) # (!\DP|logic|Mux19~4_combout  & (!\DP|registers|u2|Mux6~14_combout  & 
// (!\DP|op2Mux|out[25]~65_combout  & !\DP|logic|Mux19~5_combout )))

	.dataa(\DP|logic|Mux19~4_combout ),
	.datab(\DP|registers|u2|Mux6~14_combout ),
	.datac(\DP|op2Mux|out[25]~65_combout ),
	.datad(\DP|logic|Mux19~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux6~5 .lut_mask = 16'hAA29;
defparam \DP|logic|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
fiftyfivenm_lcell_comb \DP|logic|Mux6~6 (
// Equation(s):
// \DP|logic|Mux6~6_combout  = (\DP|logic|Mux19~5_combout  & ((\DP|logic|Mux6~5_combout  & (\DP|registers|u2|Mux7~15_combout )) # (!\DP|logic|Mux6~5_combout  & ((\DP|registers|u2|Mux5~15_combout ))))) # (!\DP|logic|Mux19~5_combout  & 
// (((\DP|logic|Mux6~5_combout ))))

	.dataa(\DP|registers|u2|Mux7~15_combout ),
	.datab(\DP|logic|Mux19~5_combout ),
	.datac(\DP|registers|u2|Mux5~15_combout ),
	.datad(\DP|logic|Mux6~5_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux6~6 .lut_mask = 16'hBBC0;
defparam \DP|logic|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
fiftyfivenm_lcell_comb \DP|logic|Mux6~7 (
// Equation(s):
// \DP|logic|Mux6~7_combout  = (\DP|logic|Mux19~2_combout  & ((\DP|logic|Mux19~3_combout ) # ((\DP|logic|out~44_combout )))) # (!\DP|logic|Mux19~2_combout  & (!\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux6~6_combout ))))

	.dataa(\DP|logic|Mux19~2_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|out~44_combout ),
	.datad(\DP|logic|Mux6~6_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux6~7 .lut_mask = 16'hB9A8;
defparam \DP|logic|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
fiftyfivenm_lcell_comb \DP|logic|Mux6~8 (
// Equation(s):
// \DP|logic|Mux6~8_combout  = (\DP|logic|Mux19~3_combout  & ((\DP|logic|Mux6~7_combout  & (\DP|logic|out~45_combout )) # (!\DP|logic|Mux6~7_combout  & ((\DP|logic|Add0~78_combout ))))) # (!\DP|logic|Mux19~3_combout  & (((\DP|logic|Mux6~7_combout ))))

	.dataa(\DP|logic|out~45_combout ),
	.datab(\DP|logic|Mux19~3_combout ),
	.datac(\DP|logic|Mux6~7_combout ),
	.datad(\DP|logic|Add0~78_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux6~8 .lut_mask = 16'hBCB0;
defparam \DP|logic|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
fiftyfivenm_lcell_comb \CU|PCsrc~17 (
// Equation(s):
// \CU|PCsrc~17_combout  = (!\DP|logic|Mux6~8_combout  & ((\CU|PCsrc~16_combout ) # ((\DP|logic|Mux19~3_combout  & !\DP|logic|Add0~90_combout ))))

	.dataa(\DP|logic|Mux19~3_combout ),
	.datab(\CU|PCsrc~16_combout ),
	.datac(\DP|logic|Add0~90_combout ),
	.datad(\DP|logic|Mux6~8_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~17_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~17 .lut_mask = 16'h00CE;
defparam \CU|PCsrc~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
fiftyfivenm_lcell_comb \CU|PCsrc~18 (
// Equation(s):
// \CU|PCsrc~18_combout  = (\CU|PCsrc~15_combout  & (\CU|PCsrc~13_combout  & (\CU|PCsrc~14_combout  & \CU|PCsrc~17_combout )))

	.dataa(\CU|PCsrc~15_combout ),
	.datab(\CU|PCsrc~13_combout ),
	.datac(\CU|PCsrc~14_combout ),
	.datad(\CU|PCsrc~17_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~18_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~18 .lut_mask = 16'h8000;
defparam \CU|PCsrc~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
fiftyfivenm_lcell_comb \CU|PCsrc~19 (
// Equation(s):
// \CU|PCsrc~19_combout  = (\CU|PCsrc~12_combout  & (\CU|PCsrc~18_combout  & ((!\DP|logic|out~31_combout ) # (!\DP|logic|Mux2~6_combout ))))

	.dataa(\DP|logic|Mux2~6_combout ),
	.datab(\DP|logic|out~31_combout ),
	.datac(\CU|PCsrc~12_combout ),
	.datad(\CU|PCsrc~18_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~19_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~19 .lut_mask = 16'h7000;
defparam \CU|PCsrc~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
fiftyfivenm_lcell_comb \CU|PCsrc~27 (
// Equation(s):
// \CU|PCsrc~27_combout  = (\CU|PCsrc~26_combout  & (\CU|PCsrc~11_combout  & (!\DP|logic|Mux3~11_combout  & \CU|PCsrc~19_combout )))

	.dataa(\CU|PCsrc~26_combout ),
	.datab(\CU|PCsrc~11_combout ),
	.datac(\DP|logic|Mux3~11_combout ),
	.datad(\CU|PCsrc~19_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~27_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~27 .lut_mask = 16'h0800;
defparam \CU|PCsrc~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
fiftyfivenm_lcell_comb \CU|PCsrc~28 (
// Equation(s):
// \CU|PCsrc~28_combout  = (\CU|PCsrc~6_combout  & ((\CU|ALUop[1]~8_combout ) # ((\CU|PCsrc~9_combout  & \CU|PCsrc~27_combout ))))

	.dataa(\CU|PCsrc~9_combout ),
	.datab(\CU|PCsrc~6_combout ),
	.datac(\CU|ALUop[1]~8_combout ),
	.datad(\CU|PCsrc~27_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~28_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc~28 .lut_mask = 16'hC8C0;
defparam \CU|PCsrc~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
fiftyfivenm_lcell_comb \CU|PCsrc (
// Equation(s):
// \CU|PCsrc~combout  = (\DP|instructions|instructionMemory|out~2_combout  & ((\CU|PCsrc~29_combout  & ((\CU|PCsrc~28_combout ))) # (!\CU|PCsrc~29_combout  & (\CU|PCsrc~combout ))))

	.dataa(\DP|instructions|instructionMemory|out~2_combout ),
	.datab(\CU|PCsrc~combout ),
	.datac(\CU|PCsrc~29_combout ),
	.datad(\CU|PCsrc~28_combout ),
	.cin(gnd),
	.combout(\CU|PCsrc~combout ),
	.cout());
// synopsys translate_off
defparam \CU|PCsrc .lut_mask = 16'hA808;
defparam \CU|PCsrc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
fiftyfivenm_lcell_comb \DP|instructions|fourAdder|Add0~8 (
// Equation(s):
// \DP|instructions|fourAdder|Add0~8_combout  = (\CU|PCsrc~combout  & ((\DP|instructions|offsetAdder|Add0~8_combout ))) # (!\CU|PCsrc~combout  & (\DP|instructions|fourAdder|Add0~6_combout ))

	.dataa(gnd),
	.datab(\CU|PCsrc~combout ),
	.datac(\DP|instructions|fourAdder|Add0~6_combout ),
	.datad(\DP|instructions|offsetAdder|Add0~8_combout ),
	.cin(gnd),
	.combout(\DP|instructions|fourAdder|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|fourAdder|Add0~8 .lut_mask = 16'hFC30;
defparam \DP|instructions|fourAdder|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y21_N5
dffeas \DP|instructions|PC|out[4] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\DP|instructions|fourAdder|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|instructions|PC|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|instructions|PC|out[4] .is_wysiwyg = "true";
defparam \DP|instructions|PC|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr2~0 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr2~0_combout  = (!\DP|instructions|instructionMemory|Equal9~0_combout  & ((!\DP|instructions|PC|out [3]) # (!\DP|instructions|instructionMemory|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|Equal1~0_combout ),
	.datac(\DP|instructions|PC|out [3]),
	.datad(\DP|instructions|instructionMemory|Equal9~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr2~0 .lut_mask = 16'h003F;
defparam \DP|instructions|instructionMemory|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr2 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr2~combout  = ((\DP|instructions|PC|out [4] & \DP|instructions|instructionMemory|Equal0~9_combout )) # (!\DP|instructions|instructionMemory|WideOr2~0_combout )

	.dataa(\DP|instructions|PC|out [4]),
	.datab(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr2 .lut_mask = 16'h88FF;
defparam \DP|instructions|instructionMemory|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
fiftyfivenm_lcell_comb \DP|imm|Mux4~0 (
// Equation(s):
// \DP|imm|Mux4~0_combout  = (\CU|immSel [0] & (((!\DP|instructions|instructionMemory|WideOr9~0_combout )))) # (!\CU|immSel [0] & (!\DP|instructions|instructionMemory|WideOr2~combout  & ((!\CU|immSel [1]))))

	.dataa(\DP|instructions|instructionMemory|WideOr2~combout ),
	.datab(\DP|instructions|instructionMemory|WideOr9~0_combout ),
	.datac(\CU|immSel [1]),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|imm|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|Mux4~0 .lut_mask = 16'h3305;
defparam \DP|imm|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N20
fiftyfivenm_lcell_comb \DP|imm|Mux3~0 (
// Equation(s):
// \DP|imm|Mux3~0_combout  = (\CU|immSel [1] & (((\DP|instructions|instructionMemory|WideOr8~combout )))) # (!\CU|immSel [1] & ((\CU|immSel [0] & ((\DP|instructions|instructionMemory|WideOr8~combout ))) # (!\CU|immSel [0] & 
// (\DP|instructions|instructionMemory|WideOr1~combout ))))

	.dataa(\CU|immSel [1]),
	.datab(\DP|instructions|instructionMemory|WideOr1~combout ),
	.datac(\DP|instructions|instructionMemory|WideOr8~combout ),
	.datad(\CU|immSel [0]),
	.cin(gnd),
	.combout(\DP|imm|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|Mux3~0 .lut_mask = 16'hF0E4;
defparam \DP|imm|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
fiftyfivenm_lcell_comb \DP|imm|Mux2~0 (
// Equation(s):
// \DP|imm|Mux2~0_combout  = (\CU|immSel [0] & (\DP|instructions|instructionMemory|WideOr7~combout )) # (!\CU|immSel [0] & ((\CU|immSel [1] & (\DP|instructions|instructionMemory|WideOr7~combout )) # (!\CU|immSel [1] & 
// ((\DP|instructions|instructionMemory|WideOr0~combout )))))

	.dataa(\DP|instructions|instructionMemory|WideOr7~combout ),
	.datab(\CU|immSel [0]),
	.datac(\CU|immSel [1]),
	.datad(\DP|instructions|instructionMemory|WideOr0~combout ),
	.cin(gnd),
	.combout(\DP|imm|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|Mux2~0 .lut_mask = 16'hABA8;
defparam \DP|imm|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
fiftyfivenm_lcell_comb \DP|imm|Mux1~0 (
// Equation(s):
// \DP|imm|Mux1~0_combout  = (\CU|immSel [0] & (((\DP|instructions|instructionMemory|WideOr6~combout )))) # (!\CU|immSel [0] & ((\CU|immSel [1] & ((\DP|instructions|instructionMemory|WideOr6~combout ))) # (!\CU|immSel [1] & 
// (\DP|instructions|instructionMemory|WideNor0~2_combout ))))

	.dataa(\CU|immSel [0]),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\CU|immSel [1]),
	.datad(\DP|instructions|instructionMemory|WideOr6~combout ),
	.cin(gnd),
	.combout(\DP|imm|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|Mux1~0 .lut_mask = 16'hFE04;
defparam \DP|imm|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
fiftyfivenm_lcell_comb \DP|imm|Mux0~0 (
// Equation(s):
// \DP|imm|Mux0~0_combout  = (\DP|instructions|instructionMemory|WideNor0~2_combout ) # ((!\CU|immSel [1] & (!\CU|immSel [0] & \DP|instructions|instructionMemory|Equal6~0_combout )))

	.dataa(\CU|immSel [1]),
	.datab(\CU|immSel [0]),
	.datac(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datad(\DP|instructions|instructionMemory|Equal6~0_combout ),
	.cin(gnd),
	.combout(\DP|imm|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|Mux0~0 .lut_mask = 16'hF1F0;
defparam \DP|imm|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
fiftyfivenm_lcell_comb \DP|imm|Mux5~0 (
// Equation(s):
// \DP|imm|Mux5~0_combout  = (!\DP|instructions|instructionMemory|Equal5~1_combout  & (\DP|instructions|instructionMemory|WideOr2~0_combout  & (\CU|immSel [1] & !\DP|instructions|instructionMemory|Equal1~1_combout )))

	.dataa(\DP|instructions|instructionMemory|Equal5~1_combout ),
	.datab(\DP|instructions|instructionMemory|WideOr2~0_combout ),
	.datac(\CU|immSel [1]),
	.datad(\DP|instructions|instructionMemory|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DP|imm|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|imm|Mux5~0 .lut_mask = 16'h0040;
defparam \DP|imm|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
fiftyfivenm_lcell_comb \DP|logic|Mux0~6 (
// Equation(s):
// \DP|logic|Mux0~6_combout  = (\CU|ALUop [2] & ((\DP|logic|Mux0~1_combout ))) # (!\CU|ALUop [2] & (\DP|logic|Mux0~5_combout ))

	.dataa(\CU|ALUop [2]),
	.datab(\DP|logic|Mux0~5_combout ),
	.datac(gnd),
	.datad(\DP|logic|Mux0~1_combout ),
	.cin(gnd),
	.combout(\DP|logic|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|logic|Mux0~6 .lut_mask = 16'hEE44;
defparam \DP|logic|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|WideOr3~1 (
// Equation(s):
// \DP|instructions|instructionMemory|WideOr3~1_combout  = (\DP|instructions|instructionMemory|WideOr3~0_combout  & !\DP|instructions|instructionMemory|WideNor0~2_combout )

	.dataa(gnd),
	.datab(\DP|instructions|instructionMemory|WideOr3~0_combout ),
	.datac(gnd),
	.datad(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|WideOr3~1 .lut_mask = 16'h00CC;
defparam \DP|instructions|instructionMemory|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
fiftyfivenm_lcell_comb \DP|instructions|instructionMemory|out~4 (
// Equation(s):
// \DP|instructions|instructionMemory|out~4_combout  = (!\DP|instructions|instructionMemory|WideNor0~2_combout  & (((!\DP|instructions|instructionMemory|Equal0~9_combout ) # (!\DP|instructions|PC|out [4])) # (!\DP|instructions|PC|out [3])))

	.dataa(\DP|instructions|PC|out [3]),
	.datab(\DP|instructions|instructionMemory|WideNor0~2_combout ),
	.datac(\DP|instructions|PC|out [4]),
	.datad(\DP|instructions|instructionMemory|Equal0~9_combout ),
	.cin(gnd),
	.combout(\DP|instructions|instructionMemory|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|instructions|instructionMemory|out~4 .lut_mask = 16'h1333;
defparam \DP|instructions|instructionMemory|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N1
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign ALUout[0] = \ALUout[0]~output_o ;

assign ALUout[1] = \ALUout[1]~output_o ;

assign ALUout[2] = \ALUout[2]~output_o ;

assign ALUout[3] = \ALUout[3]~output_o ;

assign ALUout[4] = \ALUout[4]~output_o ;

assign ALUout[5] = \ALUout[5]~output_o ;

assign ALUout[6] = \ALUout[6]~output_o ;

assign ALUout[7] = \ALUout[7]~output_o ;

assign ALUout[8] = \ALUout[8]~output_o ;

assign ALUout[9] = \ALUout[9]~output_o ;

assign ALUout[10] = \ALUout[10]~output_o ;

assign ALUout[11] = \ALUout[11]~output_o ;

assign ALUout[12] = \ALUout[12]~output_o ;

assign ALUout[13] = \ALUout[13]~output_o ;

assign ALUout[14] = \ALUout[14]~output_o ;

assign ALUout[15] = \ALUout[15]~output_o ;

assign ALUout[16] = \ALUout[16]~output_o ;

assign ALUout[17] = \ALUout[17]~output_o ;

assign ALUout[18] = \ALUout[18]~output_o ;

assign ALUout[19] = \ALUout[19]~output_o ;

assign ALUout[20] = \ALUout[20]~output_o ;

assign ALUout[21] = \ALUout[21]~output_o ;

assign ALUout[22] = \ALUout[22]~output_o ;

assign ALUout[23] = \ALUout[23]~output_o ;

assign ALUout[24] = \ALUout[24]~output_o ;

assign ALUout[25] = \ALUout[25]~output_o ;

assign ALUout[26] = \ALUout[26]~output_o ;

assign ALUout[27] = \ALUout[27]~output_o ;

assign ALUout[28] = \ALUout[28]~output_o ;

assign ALUout[29] = \ALUout[29]~output_o ;

assign ALUout[30] = \ALUout[30]~output_o ;

assign ALUout[31] = \ALUout[31]~output_o ;

assign instr[0] = \instr[0]~output_o ;

assign instr[1] = \instr[1]~output_o ;

assign instr[2] = \instr[2]~output_o ;

assign instr[3] = \instr[3]~output_o ;

assign instr[4] = \instr[4]~output_o ;

assign instr[5] = \instr[5]~output_o ;

assign instr[6] = \instr[6]~output_o ;

assign instr[7] = \instr[7]~output_o ;

assign instr[8] = \instr[8]~output_o ;

assign instr[9] = \instr[9]~output_o ;

assign instr[10] = \instr[10]~output_o ;

assign instr[11] = \instr[11]~output_o ;

assign instr[12] = \instr[12]~output_o ;

assign instr[13] = \instr[13]~output_o ;

assign instr[14] = \instr[14]~output_o ;

assign instr[15] = \instr[15]~output_o ;

assign instr[16] = \instr[16]~output_o ;

assign instr[17] = \instr[17]~output_o ;

assign instr[18] = \instr[18]~output_o ;

assign instr[19] = \instr[19]~output_o ;

assign instr[20] = \instr[20]~output_o ;

assign instr[21] = \instr[21]~output_o ;

assign instr[22] = \instr[22]~output_o ;

assign instr[23] = \instr[23]~output_o ;

assign instr[24] = \instr[24]~output_o ;

assign instr[25] = \instr[25]~output_o ;

assign instr[26] = \instr[26]~output_o ;

assign instr[27] = \instr[27]~output_o ;

assign instr[28] = \instr[28]~output_o ;

assign instr[29] = \instr[29]~output_o ;

assign instr[30] = \instr[30]~output_o ;

assign instr[31] = \instr[31]~output_o ;

assign immSel[0] = \immSel[0]~output_o ;

assign immSel[1] = \immSel[1]~output_o ;

assign regRW[0] = \regRW[0]~output_o ;

assign regRW[1] = \regRW[1]~output_o ;

assign ALUsrc = \ALUsrc~output_o ;

assign ALUop[0] = \ALUop[0]~output_o ;

assign ALUop[1] = \ALUop[1]~output_o ;

assign ALUop[2] = \ALUop[2]~output_o ;

assign MRW = \MRW~output_o ;

assign PCsrc = \PCsrc~output_o ;

assign WB = \WB~output_o ;

assign ALU1[0] = \ALU1[0]~output_o ;

assign ALU1[1] = \ALU1[1]~output_o ;

assign ALU1[2] = \ALU1[2]~output_o ;

assign ALU1[3] = \ALU1[3]~output_o ;

assign ALU1[4] = \ALU1[4]~output_o ;

assign ALU1[5] = \ALU1[5]~output_o ;

assign ALU1[6] = \ALU1[6]~output_o ;

assign ALU1[7] = \ALU1[7]~output_o ;

assign ALU1[8] = \ALU1[8]~output_o ;

assign ALU1[9] = \ALU1[9]~output_o ;

assign ALU1[10] = \ALU1[10]~output_o ;

assign ALU1[11] = \ALU1[11]~output_o ;

assign ALU1[12] = \ALU1[12]~output_o ;

assign ALU1[13] = \ALU1[13]~output_o ;

assign ALU1[14] = \ALU1[14]~output_o ;

assign ALU1[15] = \ALU1[15]~output_o ;

assign ALU1[16] = \ALU1[16]~output_o ;

assign ALU1[17] = \ALU1[17]~output_o ;

assign ALU1[18] = \ALU1[18]~output_o ;

assign ALU1[19] = \ALU1[19]~output_o ;

assign ALU1[20] = \ALU1[20]~output_o ;

assign ALU1[21] = \ALU1[21]~output_o ;

assign ALU1[22] = \ALU1[22]~output_o ;

assign ALU1[23] = \ALU1[23]~output_o ;

assign ALU1[24] = \ALU1[24]~output_o ;

assign ALU1[25] = \ALU1[25]~output_o ;

assign ALU1[26] = \ALU1[26]~output_o ;

assign ALU1[27] = \ALU1[27]~output_o ;

assign ALU1[28] = \ALU1[28]~output_o ;

assign ALU1[29] = \ALU1[29]~output_o ;

assign ALU1[30] = \ALU1[30]~output_o ;

assign ALU1[31] = \ALU1[31]~output_o ;

assign readRS1[0] = \readRS1[0]~output_o ;

assign readRS1[1] = \readRS1[1]~output_o ;

assign readRS1[2] = \readRS1[2]~output_o ;

assign readRS1[3] = \readRS1[3]~output_o ;

assign readRS1[4] = \readRS1[4]~output_o ;

assign readRS1[5] = \readRS1[5]~output_o ;

assign readRS1[6] = \readRS1[6]~output_o ;

assign readRS1[7] = \readRS1[7]~output_o ;

assign readRS1[8] = \readRS1[8]~output_o ;

assign readRS1[9] = \readRS1[9]~output_o ;

assign readRS1[10] = \readRS1[10]~output_o ;

assign readRS1[11] = \readRS1[11]~output_o ;

assign readRS1[12] = \readRS1[12]~output_o ;

assign readRS1[13] = \readRS1[13]~output_o ;

assign readRS1[14] = \readRS1[14]~output_o ;

assign readRS1[15] = \readRS1[15]~output_o ;

assign readRS1[16] = \readRS1[16]~output_o ;

assign readRS1[17] = \readRS1[17]~output_o ;

assign readRS1[18] = \readRS1[18]~output_o ;

assign readRS1[19] = \readRS1[19]~output_o ;

assign readRS1[20] = \readRS1[20]~output_o ;

assign readRS1[21] = \readRS1[21]~output_o ;

assign readRS1[22] = \readRS1[22]~output_o ;

assign readRS1[23] = \readRS1[23]~output_o ;

assign readRS1[24] = \readRS1[24]~output_o ;

assign readRS1[25] = \readRS1[25]~output_o ;

assign readRS1[26] = \readRS1[26]~output_o ;

assign readRS1[27] = \readRS1[27]~output_o ;

assign readRS1[28] = \readRS1[28]~output_o ;

assign readRS1[29] = \readRS1[29]~output_o ;

assign readRS1[30] = \readRS1[30]~output_o ;

assign readRS1[31] = \readRS1[31]~output_o ;

assign readRS2[0] = \readRS2[0]~output_o ;

assign readRS2[1] = \readRS2[1]~output_o ;

assign readRS2[2] = \readRS2[2]~output_o ;

assign readRS2[3] = \readRS2[3]~output_o ;

assign readRS2[4] = \readRS2[4]~output_o ;

assign readRS2[5] = \readRS2[5]~output_o ;

assign readRS2[6] = \readRS2[6]~output_o ;

assign readRS2[7] = \readRS2[7]~output_o ;

assign readRS2[8] = \readRS2[8]~output_o ;

assign readRS2[9] = \readRS2[9]~output_o ;

assign readRS2[10] = \readRS2[10]~output_o ;

assign readRS2[11] = \readRS2[11]~output_o ;

assign readRS2[12] = \readRS2[12]~output_o ;

assign readRS2[13] = \readRS2[13]~output_o ;

assign readRS2[14] = \readRS2[14]~output_o ;

assign readRS2[15] = \readRS2[15]~output_o ;

assign readRS2[16] = \readRS2[16]~output_o ;

assign readRS2[17] = \readRS2[17]~output_o ;

assign readRS2[18] = \readRS2[18]~output_o ;

assign readRS2[19] = \readRS2[19]~output_o ;

assign readRS2[20] = \readRS2[20]~output_o ;

assign readRS2[21] = \readRS2[21]~output_o ;

assign readRS2[22] = \readRS2[22]~output_o ;

assign readRS2[23] = \readRS2[23]~output_o ;

assign readRS2[24] = \readRS2[24]~output_o ;

assign readRS2[25] = \readRS2[25]~output_o ;

assign readRS2[26] = \readRS2[26]~output_o ;

assign readRS2[27] = \readRS2[27]~output_o ;

assign readRS2[28] = \readRS2[28]~output_o ;

assign readRS2[29] = \readRS2[29]~output_o ;

assign readRS2[30] = \readRS2[30]~output_o ;

assign readRS2[31] = \readRS2[31]~output_o ;

assign currentPC[0] = \currentPC[0]~output_o ;

assign currentPC[1] = \currentPC[1]~output_o ;

assign currentPC[2] = \currentPC[2]~output_o ;

assign currentPC[3] = \currentPC[3]~output_o ;

assign currentPC[4] = \currentPC[4]~output_o ;

assign currentPC[5] = \currentPC[5]~output_o ;

assign currentPC[6] = \currentPC[6]~output_o ;

assign currentPC[7] = \currentPC[7]~output_o ;

assign currentPC[8] = \currentPC[8]~output_o ;

assign currentPC[9] = \currentPC[9]~output_o ;

assign currentPC[10] = \currentPC[10]~output_o ;

assign currentPC[11] = \currentPC[11]~output_o ;

assign currentPC[12] = \currentPC[12]~output_o ;

assign currentPC[13] = \currentPC[13]~output_o ;

assign currentPC[14] = \currentPC[14]~output_o ;

assign currentPC[15] = \currentPC[15]~output_o ;

assign currentPC[16] = \currentPC[16]~output_o ;

assign currentPC[17] = \currentPC[17]~output_o ;

assign currentPC[18] = \currentPC[18]~output_o ;

assign currentPC[19] = \currentPC[19]~output_o ;

assign currentPC[20] = \currentPC[20]~output_o ;

assign currentPC[21] = \currentPC[21]~output_o ;

assign currentPC[22] = \currentPC[22]~output_o ;

assign currentPC[23] = \currentPC[23]~output_o ;

assign currentPC[24] = \currentPC[24]~output_o ;

assign currentPC[25] = \currentPC[25]~output_o ;

assign currentPC[26] = \currentPC[26]~output_o ;

assign currentPC[27] = \currentPC[27]~output_o ;

assign currentPC[28] = \currentPC[28]~output_o ;

assign currentPC[29] = \currentPC[29]~output_o ;

assign currentPC[30] = \currentPC[30]~output_o ;

assign currentPC[31] = \currentPC[31]~output_o ;

assign nextPC[0] = \nextPC[0]~output_o ;

assign nextPC[1] = \nextPC[1]~output_o ;

assign nextPC[2] = \nextPC[2]~output_o ;

assign nextPC[3] = \nextPC[3]~output_o ;

assign nextPC[4] = \nextPC[4]~output_o ;

assign nextPC[5] = \nextPC[5]~output_o ;

assign nextPC[6] = \nextPC[6]~output_o ;

assign nextPC[7] = \nextPC[7]~output_o ;

assign nextPC[8] = \nextPC[8]~output_o ;

assign nextPC[9] = \nextPC[9]~output_o ;

assign nextPC[10] = \nextPC[10]~output_o ;

assign nextPC[11] = \nextPC[11]~output_o ;

assign nextPC[12] = \nextPC[12]~output_o ;

assign nextPC[13] = \nextPC[13]~output_o ;

assign nextPC[14] = \nextPC[14]~output_o ;

assign nextPC[15] = \nextPC[15]~output_o ;

assign nextPC[16] = \nextPC[16]~output_o ;

assign nextPC[17] = \nextPC[17]~output_o ;

assign nextPC[18] = \nextPC[18]~output_o ;

assign nextPC[19] = \nextPC[19]~output_o ;

assign nextPC[20] = \nextPC[20]~output_o ;

assign nextPC[21] = \nextPC[21]~output_o ;

assign nextPC[22] = \nextPC[22]~output_o ;

assign nextPC[23] = \nextPC[23]~output_o ;

assign nextPC[24] = \nextPC[24]~output_o ;

assign nextPC[25] = \nextPC[25]~output_o ;

assign nextPC[26] = \nextPC[26]~output_o ;

assign nextPC[27] = \nextPC[27]~output_o ;

assign nextPC[28] = \nextPC[28]~output_o ;

assign nextPC[29] = \nextPC[29]~output_o ;

assign nextPC[30] = \nextPC[30]~output_o ;

assign nextPC[31] = \nextPC[31]~output_o ;

assign immOut[0] = \immOut[0]~output_o ;

assign immOut[1] = \immOut[1]~output_o ;

assign immOut[2] = \immOut[2]~output_o ;

assign immOut[3] = \immOut[3]~output_o ;

assign immOut[4] = \immOut[4]~output_o ;

assign immOut[5] = \immOut[5]~output_o ;

assign immOut[6] = \immOut[6]~output_o ;

assign immOut[7] = \immOut[7]~output_o ;

assign immOut[8] = \immOut[8]~output_o ;

assign immOut[9] = \immOut[9]~output_o ;

assign immOut[10] = \immOut[10]~output_o ;

assign immOut[11] = \immOut[11]~output_o ;

assign immOut[12] = \immOut[12]~output_o ;

assign immOut[13] = \immOut[13]~output_o ;

assign immOut[14] = \immOut[14]~output_o ;

assign immOut[15] = \immOut[15]~output_o ;

assign immOut[16] = \immOut[16]~output_o ;

assign immOut[17] = \immOut[17]~output_o ;

assign immOut[18] = \immOut[18]~output_o ;

assign immOut[19] = \immOut[19]~output_o ;

assign immOut[20] = \immOut[20]~output_o ;

assign immOut[21] = \immOut[21]~output_o ;

assign immOut[22] = \immOut[22]~output_o ;

assign immOut[23] = \immOut[23]~output_o ;

assign immOut[24] = \immOut[24]~output_o ;

assign immOut[25] = \immOut[25]~output_o ;

assign immOut[26] = \immOut[26]~output_o ;

assign immOut[27] = \immOut[27]~output_o ;

assign immOut[28] = \immOut[28]~output_o ;

assign immOut[29] = \immOut[29]~output_o ;

assign immOut[30] = \immOut[30]~output_o ;

assign immOut[31] = \immOut[31]~output_o ;

assign offsetPC[0] = \offsetPC[0]~output_o ;

assign offsetPC[1] = \offsetPC[1]~output_o ;

assign offsetPC[2] = \offsetPC[2]~output_o ;

assign offsetPC[3] = \offsetPC[3]~output_o ;

assign offsetPC[4] = \offsetPC[4]~output_o ;

assign offsetPC[5] = \offsetPC[5]~output_o ;

assign offsetPC[6] = \offsetPC[6]~output_o ;

assign offsetPC[7] = \offsetPC[7]~output_o ;

assign offsetPC[8] = \offsetPC[8]~output_o ;

assign offsetPC[9] = \offsetPC[9]~output_o ;

assign offsetPC[10] = \offsetPC[10]~output_o ;

assign offsetPC[11] = \offsetPC[11]~output_o ;

assign offsetPC[12] = \offsetPC[12]~output_o ;

assign offsetPC[13] = \offsetPC[13]~output_o ;

assign offsetPC[14] = \offsetPC[14]~output_o ;

assign offsetPC[15] = \offsetPC[15]~output_o ;

assign offsetPC[16] = \offsetPC[16]~output_o ;

assign offsetPC[17] = \offsetPC[17]~output_o ;

assign offsetPC[18] = \offsetPC[18]~output_o ;

assign offsetPC[19] = \offsetPC[19]~output_o ;

assign offsetPC[20] = \offsetPC[20]~output_o ;

assign offsetPC[21] = \offsetPC[21]~output_o ;

assign offsetPC[22] = \offsetPC[22]~output_o ;

assign offsetPC[23] = \offsetPC[23]~output_o ;

assign offsetPC[24] = \offsetPC[24]~output_o ;

assign offsetPC[25] = \offsetPC[25]~output_o ;

assign offsetPC[26] = \offsetPC[26]~output_o ;

assign offsetPC[27] = \offsetPC[27]~output_o ;

assign offsetPC[28] = \offsetPC[28]~output_o ;

assign offsetPC[29] = \offsetPC[29]~output_o ;

assign offsetPC[30] = \offsetPC[30]~output_o ;

assign offsetPC[31] = \offsetPC[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
