#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d63e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d73c60 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x1d67c10 .functor NOT 1, L_0x1dc30c0, C4<0>, C4<0>, C4<0>;
L_0x1d7e850 .functor XOR 1, L_0x1dc2d60, L_0x1dc2e90, C4<0>, C4<0>;
L_0x1d8c5b0 .functor XOR 1, L_0x1d7e850, L_0x1dc2f80, C4<0>, C4<0>;
v0x1db0d40_0 .net *"_ivl_10", 0 0, L_0x1dc2f80;  1 drivers
v0x1db0e40_0 .net *"_ivl_12", 0 0, L_0x1d8c5b0;  1 drivers
v0x1db0f20_0 .net *"_ivl_2", 0 0, L_0x1dc2cc0;  1 drivers
v0x1db0fe0_0 .net *"_ivl_4", 0 0, L_0x1dc2d60;  1 drivers
v0x1db10c0_0 .net *"_ivl_6", 0 0, L_0x1dc2e90;  1 drivers
v0x1db11f0_0 .net *"_ivl_8", 0 0, L_0x1d7e850;  1 drivers
v0x1db12d0_0 .net "areset", 0 0, L_0x1d61d00;  1 drivers
v0x1db1370_0 .var "clk", 0 0;
v0x1db1410_0 .var/2u "stats1", 159 0;
v0x1db1580_0 .var/2u "strobe", 0 0;
v0x1db1640_0 .net "tb_match", 0 0, L_0x1dc30c0;  1 drivers
v0x1db16e0_0 .net "tb_mismatch", 0 0, L_0x1d67c10;  1 drivers
v0x1db1780_0 .net "wavedrom_enable", 0 0, v0x1dafce0_0;  1 drivers
v0x1db1820_0 .net "wavedrom_title", 511 0, v0x1dafdd0_0;  1 drivers
v0x1db18c0_0 .net "x", 0 0, v0x1dafeb0_0;  1 drivers
v0x1db1960_0 .net "z_dut", 0 0, L_0x1dc2ae0;  1 drivers
v0x1db1a00_0 .net "z_ref", 0 0, L_0x1d62980;  1 drivers
L_0x1dc2cc0 .concat [ 1 0 0 0], L_0x1d62980;
L_0x1dc2d60 .concat [ 1 0 0 0], L_0x1d62980;
L_0x1dc2e90 .concat [ 1 0 0 0], L_0x1dc2ae0;
L_0x1dc2f80 .concat [ 1 0 0 0], L_0x1d62980;
L_0x1dc30c0 .cmp/eeq 1, L_0x1dc2cc0, L_0x1d8c5b0;
S_0x1d7ddc0 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x1d73c60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1d8b680 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1d8b6c0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x1d61f40 .functor AND 1, L_0x1dc1d80, L_0x1dc2050, C4<1>, C4<1>;
L_0x1d62200 .functor AND 1, L_0x1dc2420, L_0x1dc2690, C4<1>, C4<1>;
L_0x1d62980 .functor OR 1, L_0x1d61f40, L_0x1d62200, C4<0>, C4<0>;
v0x1d677e0_0 .net *"_ivl_0", 31 0, L_0x1db1c10;  1 drivers
L_0x7ff476b9a0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d67b20_0 .net *"_ivl_11", 30 0, L_0x7ff476b9a0a8;  1 drivers
L_0x7ff476b9a0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1d67d20_0 .net/2u *"_ivl_12", 31 0, L_0x7ff476b9a0f0;  1 drivers
v0x1d61d70_0 .net *"_ivl_14", 0 0, L_0x1dc2050;  1 drivers
v0x1d62010_0 .net *"_ivl_17", 0 0, L_0x1d61f40;  1 drivers
v0x1d622d0_0 .net *"_ivl_18", 31 0, L_0x1dc2290;  1 drivers
L_0x7ff476b9a138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d62ad0_0 .net *"_ivl_21", 30 0, L_0x7ff476b9a138;  1 drivers
L_0x7ff476b9a180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1dadf70_0 .net/2u *"_ivl_22", 31 0, L_0x7ff476b9a180;  1 drivers
v0x1dae050_0 .net *"_ivl_24", 0 0, L_0x1dc2420;  1 drivers
v0x1dae1a0_0 .net *"_ivl_26", 31 0, L_0x1dc25a0;  1 drivers
L_0x7ff476b9a1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1dae280_0 .net *"_ivl_29", 30 0, L_0x7ff476b9a1c8;  1 drivers
L_0x7ff476b9a018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1dae360_0 .net *"_ivl_3", 30 0, L_0x7ff476b9a018;  1 drivers
L_0x7ff476b9a210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1dae440_0 .net/2u *"_ivl_30", 31 0, L_0x7ff476b9a210;  1 drivers
v0x1dae520_0 .net *"_ivl_32", 0 0, L_0x1dc2690;  1 drivers
v0x1dae5e0_0 .net *"_ivl_35", 0 0, L_0x1d62200;  1 drivers
L_0x7ff476b9a060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1dae6a0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff476b9a060;  1 drivers
v0x1dae780_0 .net *"_ivl_6", 0 0, L_0x1dc1d80;  1 drivers
v0x1dae840_0 .net *"_ivl_8", 31 0, L_0x1dc1ef0;  1 drivers
v0x1dae920_0 .net "areset", 0 0, L_0x1d61d00;  alias, 1 drivers
v0x1dae9e0_0 .net "clk", 0 0, v0x1db1370_0;  1 drivers
v0x1daeaa0_0 .var "state", 0 0;
v0x1daeb60_0 .net "x", 0 0, v0x1dafeb0_0;  alias, 1 drivers
v0x1daec20_0 .net "z", 0 0, L_0x1d62980;  alias, 1 drivers
E_0x1d71db0 .event posedge, v0x1dae920_0, v0x1dae9e0_0;
L_0x1db1c10 .concat [ 1 31 0 0], v0x1daeaa0_0, L_0x7ff476b9a018;
L_0x1dc1d80 .cmp/eq 32, L_0x1db1c10, L_0x7ff476b9a060;
L_0x1dc1ef0 .concat [ 1 31 0 0], v0x1dafeb0_0, L_0x7ff476b9a0a8;
L_0x1dc2050 .cmp/eq 32, L_0x1dc1ef0, L_0x7ff476b9a0f0;
L_0x1dc2290 .concat [ 1 31 0 0], v0x1daeaa0_0, L_0x7ff476b9a138;
L_0x1dc2420 .cmp/eq 32, L_0x1dc2290, L_0x7ff476b9a180;
L_0x1dc25a0 .concat [ 1 31 0 0], v0x1dafeb0_0, L_0x7ff476b9a1c8;
L_0x1dc2690 .cmp/eq 32, L_0x1dc25a0, L_0x7ff476b9a210;
S_0x1daed60 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x1d73c60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1d61d00 .functor BUFZ 1, v0x1dafb70_0, C4<0>, C4<0>, C4<0>;
v0x1daf9d0_0 .net "areset", 0 0, L_0x1d61d00;  alias, 1 drivers
v0x1dafaa0_0 .net "clk", 0 0, v0x1db1370_0;  alias, 1 drivers
v0x1dafb70_0 .var "reset", 0 0;
v0x1dafc40_0 .net "tb_match", 0 0, L_0x1dc30c0;  alias, 1 drivers
v0x1dafce0_0 .var "wavedrom_enable", 0 0;
v0x1dafdd0_0 .var "wavedrom_title", 511 0;
v0x1dafeb0_0 .var "x", 0 0;
E_0x1d71890/0 .event negedge, v0x1dae9e0_0;
E_0x1d71890/1 .event posedge, v0x1dae9e0_0;
E_0x1d71890 .event/or E_0x1d71890/0, E_0x1d71890/1;
S_0x1daf000 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x1daed60;
 .timescale -12 -12;
v0x1daf210_0 .var/2u "arfail", 0 0;
v0x1daf2f0_0 .var "async", 0 0;
v0x1daf3b0_0 .var/2u "datafail", 0 0;
v0x1daf450_0 .var/2u "srfail", 0 0;
E_0x1d5a9f0 .event posedge, v0x1dae9e0_0;
E_0x1d90830 .event negedge, v0x1dae9e0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1d5a9f0;
    %wait E_0x1d5a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dafb70_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d5a9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1d90830;
    %load/vec4 v0x1dafc40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1daf3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dafb70_0, 0;
    %wait E_0x1d5a9f0;
    %load/vec4 v0x1dafc40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1daf210_0, 0, 1;
    %wait E_0x1d5a9f0;
    %load/vec4 v0x1dafc40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1daf450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dafb70_0, 0;
    %load/vec4 v0x1daf450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1daf210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1daf2f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1daf3b0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1daf2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1daf510 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x1daed60;
 .timescale -12 -12;
v0x1daf710_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1daf7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x1daed60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1dafff0 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x1d73c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
L_0x7ff476b9a258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1db0230_0 .net/2u *"_ivl_0", 1 0, L_0x7ff476b9a258;  1 drivers
v0x1db0310_0 .net *"_ivl_2", 0 0, L_0x1dc2a40;  1 drivers
L_0x7ff476b9a2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1db03d0_0 .net/2u *"_ivl_4", 0 0, L_0x7ff476b9a2a0;  1 drivers
L_0x7ff476b9a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1db04c0_0 .net/2u *"_ivl_6", 0 0, L_0x7ff476b9a2e8;  1 drivers
v0x1db05a0_0 .net "areset", 0 0, L_0x1d61d00;  alias, 1 drivers
v0x1db06e0_0 .net "clk", 0 0, v0x1db1370_0;  alias, 1 drivers
v0x1db07d0_0 .var "state", 1 0;
v0x1db08b0_0 .net "x", 0 0, v0x1dafeb0_0;  alias, 1 drivers
v0x1db09a0_0 .net "z", 0 0, L_0x1dc2ae0;  alias, 1 drivers
L_0x1dc2a40 .cmp/eq 2, v0x1db07d0_0, L_0x7ff476b9a258;
L_0x1dc2ae0 .functor MUXZ 1, L_0x7ff476b9a2e8, L_0x7ff476b9a2a0, L_0x1dc2a40, C4<>;
S_0x1db0b70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x1d73c60;
 .timescale -12 -12;
E_0x1d71630 .event anyedge, v0x1db1580_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1db1580_0;
    %nor/r;
    %assign/vec4 v0x1db1580_0, 0;
    %wait E_0x1d71630;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1daed60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dafb70_0, 0;
    %wait E_0x1d5a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dafb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %wait E_0x1d5a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1daf2f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1daf000;
    %join;
    %wait E_0x1d90830;
    %wait E_0x1d5a9f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %assign/vec4 v0x1dafb70_0, 0;
    %wait E_0x1d5a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %assign/vec4 v0x1dafb70_0, 0;
    %wait E_0x1d5a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %assign/vec4 v0x1dafb70_0, 0;
    %wait E_0x1d5a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %assign/vec4 v0x1dafb70_0, 0;
    %wait E_0x1d5a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %assign/vec4 v0x1dafb70_0, 0;
    %wait E_0x1d5a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %assign/vec4 v0x1dafb70_0, 0;
    %wait E_0x1d5a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %assign/vec4 v0x1dafb70_0, 0;
    %wait E_0x1d5a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %assign/vec4 v0x1dafb70_0, 0;
    %wait E_0x1d5a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %assign/vec4 v0x1dafb70_0, 0;
    %wait E_0x1d90830;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1daf7f0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d71890;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x1dafeb0_0, 0;
    %assign/vec4 v0x1dafb70_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1d7ddc0;
T_5 ;
    %wait E_0x1d71db0;
    %load/vec4 v0x1dae920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1daeaa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1daeaa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x1daeb60_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x1daeaa0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1daeaa0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1dafff0;
T_6 ;
    %wait E_0x1d71db0;
    %load/vec4 v0x1db05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1db07d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1db07d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1db07d0_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x1db08b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1db07d0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1db07d0_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x1db08b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1db07d0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1db07d0_0, 0;
T_6.9 ;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1d73c60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db1370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db1580_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1d73c60;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1db1370_0;
    %inv;
    %store/vec4 v0x1db1370_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1d73c60;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dafaa0_0, v0x1db16e0_0, v0x1db1370_0, v0x1db12d0_0, v0x1db18c0_0, v0x1db1a00_0, v0x1db1960_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1d73c60;
T_10 ;
    %load/vec4 v0x1db1410_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1db1410_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1db1410_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1db1410_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1db1410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1db1410_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1db1410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1d73c60;
T_11 ;
    %wait E_0x1d71890;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db1410_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db1410_0, 4, 32;
    %load/vec4 v0x1db1640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1db1410_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db1410_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db1410_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db1410_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1db1a00_0;
    %load/vec4 v0x1db1a00_0;
    %load/vec4 v0x1db1960_0;
    %xor;
    %load/vec4 v0x1db1a00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1db1410_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db1410_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1db1410_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db1410_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2014_q5b/iter0/response0/top_module.sv";
