// Seed: 3827316512
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    input reg id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    output id_11,
    input logic id_12,
    output id_13,
    output logic id_14,
    output logic id_15
);
  always @(*)
    case (1)
      id_7: id_14 = 1;
      1: id_11 = id_5;
      1: id_6 = 1;
      id_5: id_2 <= id_5;
    endcase
  type_23(
      1, id_8, id_3
  );
endmodule
