Warning (10268): Verilog HDL information at 2way_cache.v(50): always construct contains both blocking and non-blocking assignments File: C:/Repositories/CA-Project/2way_cache.v Line: 50
Warning (10268): Verilog HDL information at 4way_cache.v(52): always construct contains both blocking and non-blocking assignments File: C:/Repositories/CA-Project/4way_cache.v Line: 52
