Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: RegisterFile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RegisterFile.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RegisterFile"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : RegisterFile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/Arquitectura/Componentes/RegisterFile/RegisterFile.vhd" in Library work.
Architecture behavioral of Entity registerfile is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RegisterFile> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RegisterFile> in library <work> (Architecture <behavioral>).
Entity <RegisterFile> analyzed. Unit <RegisterFile> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registros<0>> in unit <RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <RegisterFile>.
    Related source file is "C:/Users/utp.CRIE/Desktop/Arquitectura/Componentes/RegisterFile/RegisterFile.vhd".
    Found 32-bit register for signal <crs1>.
    Found 32-bit register for signal <crs2>.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 79.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 80.
    Found 992-bit register for signal <registros<31:1>>.
INFO:Xst:738 - HDL ADVISOR - 992 flip-flops were inferred for signal <registros>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1056 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <RegisterFile> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 33
 32-bit register                                       : 33
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Multiplexers                                         : 64
 1-bit 32-to-1 multiplexer                             : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RegisterFile> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RegisterFile, actual ratio is 24.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1056
 Flip-Flops                                            : 1056

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RegisterFile.ngr
Top Level Output File Name         : RegisterFile
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 113

Cell Usage :
# BELS                             : 2020
#      INV                         : 1
#      LUT2                        : 68
#      LUT3                        : 960
#      LUT4                        : 31
#      MUXF5                       : 512
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
# FlipFlops/Latches                : 1056
#      FDCE                        : 992
#      FDE                         : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 112
#      IBUF                        : 48
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     1146  out of   4656    24%  
 Number of Slice Flip Flops:           1056  out of   9312    11%  
 Number of 4 input LUTs:               1060  out of   9312    11%  
 Number of IOs:                         113
 Number of bonded IOBs:                 113  out of    232    48%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 1056  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Rst                                | IBUF                   | 992   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.474ns (Maximum Frequency: 287.857MHz)
   Minimum input arrival time before clock: 5.332ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 3.474ns (frequency: 287.857MHz)
  Total number of paths / destination ports: 1984 / 64
-------------------------------------------------------------------------
Delay:               3.474ns (Levels of Logic = 5)
  Source:            registros_1_0 (FF)
  Destination:       crs1_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: registros_1_0 to crs1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.449  registros_1_0 (registros_1_0)
     LUT2:I1->O            1   0.612   0.000  mux_10 (mux_10)
     MUXF5:I0->O           1   0.278   0.000  mux_8_f5 (mux_8_f5)
     MUXF6:I0->O           1   0.451   0.000  mux_6_f6 (mux_6_f6)
     MUXF7:I0->O           1   0.451   0.000  mux_4_f7 (mux_4_f7)
     MUXF8:I0->O           1   0.451   0.000  mux_2_f8 (_varindex0000<0>)
     FDE:D                     0.268          crs1_0
    ----------------------------------------
    Total                      3.474ns (3.025ns logic, 0.449ns route)
                                       (87.1% logic, 12.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 8000 / 2112
-------------------------------------------------------------------------
Offset:              5.332ns (Levels of Logic = 3)
  Source:            rd<2> (PAD)
  Destination:       registros_22_0 (FF)
  Destination Clock: Clk rising

  Data Path: rd<2> to registros_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  rd_2_IBUF (rd_2_IBUF)
     LUT2:I0->O            8   0.612   0.795  registros_5_cmp_eq000011 (N7)
     LUT4:I0->O           32   0.612   1.073  registros_23_cmp_eq00001 (registros_23_cmp_eq0000)
     FDCE:CE                   0.483          registros_23_0
    ----------------------------------------
    Total                      5.332ns (2.813ns logic, 2.519ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            crs1_31 (FF)
  Destination:       crs1<31> (PAD)
  Source Clock:      Clk rising

  Data Path: crs1_31 to crs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  crs1_31 (crs1_31)
     OBUF:I->O                 3.169          crs1_31_OBUF (crs1<31>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.96 secs
 
--> 

Total memory usage is 288828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

