============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD5.0.30786/bin/td.exe
   Run by =     if you
   Run Date =   Sun Feb  6 21:08:23 2022

   Run on =     DESKTOP-KVJMB1K
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/WaterLight.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/AHBlite_WaterLight.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in rtl/CortexM0_SoC.v(76)
HDL-1007 : elaborate module CortexM0_SoC in rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 4 for port 'HPROT' in rtl/CortexM0_SoC.v(292)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in rtl/CortexM0_SoC.v(300)
HDL-1007 : elaborate module AHBlite_WaterLight in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/AHBlite_WaterLight.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in rtl/CortexM0_SoC.v(363)
HDL-1007 : elaborate module Block_RAM in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v(1)
HDL-8007 ERROR: cannot open file 'C:/Users/range/Desktop/CortexM0_SoC_Task/Task2/keil/code.hex' in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v(15)
HDL-1007 : module 'Block_RAM' remains a black box due to errors in its contents in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v(1)
HDL-1007 : elaborate module WaterLight in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/WaterLight.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P3' does not have a driver in rtl/CortexM0_SoC.v(195)
HDL-5007 WARNING: net 'HRDATA_P3[31]' does not have a driver in rtl/CortexM0_SoC.v(196)
HDL-5007 WARNING: net 'HRESP_P3' does not have a driver in rtl/CortexM0_SoC.v(197)
HDL-5007 WARNING: net 'bps_en_rx' does not have a driver in rtl/CortexM0_SoC.v(423)
HDL-5007 WARNING: net 'bps_en_tx' does not have a driver in rtl/CortexM0_SoC.v(423)
HDL-5007 WARNING: net 'HPORT_P0' does not have a driver in rtl/CortexM0_SoC.v(292)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/WaterLight.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/AHBlite_WaterLight.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in rtl/CortexM0_SoC.v(76)
HDL-1007 : elaborate module CortexM0_SoC in rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 4 for port 'HPROT' in rtl/CortexM0_SoC.v(292)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in rtl/CortexM0_SoC.v(300)
HDL-1007 : elaborate module AHBlite_WaterLight in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/AHBlite_WaterLight.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in rtl/CortexM0_SoC.v(363)
HDL-1007 : elaborate module Block_RAM in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v(1)
HDL-8007 ERROR: cannot open file 'C:/Users/range/Desktop/CortexM0_SoC_Task/Task2/keil/code.hex' in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v(15)
HDL-1007 : module 'Block_RAM' remains a black box due to errors in its contents in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v(1)
HDL-1007 : elaborate module WaterLight in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/WaterLight.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P3' does not have a driver in rtl/CortexM0_SoC.v(195)
HDL-5007 WARNING: net 'HRDATA_P3[31]' does not have a driver in rtl/CortexM0_SoC.v(196)
HDL-5007 WARNING: net 'HRESP_P3' does not have a driver in rtl/CortexM0_SoC.v(197)
HDL-5007 WARNING: net 'bps_en_rx' does not have a driver in rtl/CortexM0_SoC.v(423)
HDL-5007 WARNING: net 'bps_en_tx' does not have a driver in rtl/CortexM0_SoC.v(423)
HDL-5007 WARNING: net 'HPORT_P0' does not have a driver in rtl/CortexM0_SoC.v(292)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/WaterLight.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/AHBlite_WaterLight.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/WaterLight.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/AHBlite_WaterLight.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in rtl/CortexM0_SoC.v(76)
HDL-1007 : elaborate module CortexM0_SoC in rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 4 for port 'HPROT' in rtl/CortexM0_SoC.v(292)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in rtl/CortexM0_SoC.v(300)
HDL-1007 : elaborate module AHBlite_WaterLight in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/AHBlite_WaterLight.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in rtl/CortexM0_SoC.v(363)
HDL-1007 : elaborate module Block_RAM in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v(1)
HDL-1007 : elaborate module WaterLight in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/WaterLight.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P3' does not have a driver in rtl/CortexM0_SoC.v(195)
HDL-5007 WARNING: net 'HRDATA_P3[31]' does not have a driver in rtl/CortexM0_SoC.v(196)
HDL-5007 WARNING: net 'HRESP_P3' does not have a driver in rtl/CortexM0_SoC.v(197)
HDL-5007 WARNING: net 'bps_en_rx' does not have a driver in rtl/CortexM0_SoC.v(423)
HDL-5007 WARNING: net 'bps_en_tx' does not have a driver in rtl/CortexM0_SoC.v(423)
HDL-5007 WARNING: net 'HPORT_P0' does not have a driver in rtl/CortexM0_SoC.v(292)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  8.045197s wall, 7.843750s user + 0.546875s system = 8.390625s CPU (104.3%)

RUN-1004 : used memory is 353 MB, reserved memory is 315 MB, peak memory is 1056 MB
RUN-1002 : start command "read_adc M0.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; "
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LEDclk has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "WaterLight"
SYN-1012 : SanityCheck: Model "AHBlite_WaterLight"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 16384 x 32	 write mode: NORMAL
	 port b size: 16384 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 16384 x 32	 write mode: NORMAL
	 port b size: 16384 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 16384 x 32	 write mode: NORMAL
	 port b size: 16384 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 16384 x 32	 write mode: NORMAL
	 port b size: 16384 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model WaterLight
SYN-1011 : Flatten model AHBlite_WaterLight
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 89 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[0]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[10]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[11]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[12]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[13]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[14]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[15]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[16]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[17]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[18]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[19]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[1]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[20]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[21]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[22]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[23]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[24]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[25]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[26]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[27]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[28]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[29]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[2]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[30]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[31]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[3]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[4]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[5]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[6]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[7]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[8]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[9]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P3" in rtl/CortexM0_SoC.v(195)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(49)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P3" in rtl/CortexM0_SoC.v(197)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(64)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "bps_en_rx" in rtl/CortexM0_SoC.v(423)
SYN-5014 WARNING: the net's pin: pin "I[0]" in rtl/CortexM0_SoC.v(425)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "bps_en_tx" in rtl/CortexM0_SoC.v(423)
SYN-5014 WARNING: the net's pin: pin "I[1]" in rtl/CortexM0_SoC.v(425)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22560/270 useful/useless nets, 22090/116 useful/useless insts
SYN-1021 : Optimized 62 onehot mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 146 instances.
SYN-1015 : Optimize round 1, 759 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 22417/19 useful/useless nets, 21948/140 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1019 : Optimized 32 mux instances.
SYN-1015 : Optimize round 2, 192 better
SYN-1014 : Optimize round 3
SYN-1032 : 22415/1 useful/useless nets, 21946/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 2 better
SYN-1014 : Optimize round 4
SYN-1032 : 22408/2 useful/useless nets, 21939/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 4, 6 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20873/408 useful/useless nets, 20639/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19860/22 useful/useless nets, 19626/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19854/0 useful/useless nets, 19620/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.423495s wall, 4.265625s user + 0.359375s system = 4.625000s CPU (104.6%)

RUN-1004 : used memory is 447 MB, reserved memory is 411 MB, peak memory is 1056 MB
RUN-1002 : start command "report_area -file EG4S_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        13
  #input                    3
  #output                   9
  #inout                    1

Gate Statistics
#Basic gates            19759
  #and                   9414
  #nand                     0
  #or                    1952
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6407
  #bufif1                   1
  #MX21                   501
  #FADD                     0
  #DFF                   1412
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  31
#MACRO_MULT                 1
#MACRO_MUX                139

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18347  |1412   |44     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db EG4S_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db EG4S_rtl.db" in  2.848097s wall, 2.750000s user + 0.171875s system = 2.921875s CPU (102.6%)

RUN-1004 : used memory is 610 MB, reserved memory is 582 MB, peak memory is 1056 MB
RUN-1002 : start command "optimize_gate -maparea EG4S_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 68 instances.
SYN-2571 : Optimize after map_dsp, round 1, 68 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 69 instances.
SYN-2501 : Optimize round 1, 270 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 32 mux instances.
SYN-1016 : Merged 33 instances.
SYN-1032 : 20761/34 useful/useless nets, 20423/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19947/68 useful/useless nets, 19625/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20381/2 useful/useless nets, 20127/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21018/4 useful/useless nets, 20764/4 useful/useless insts
SYN-1032 : 21254/29 useful/useless nets, 20896/29 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 202 (3.83), #lev = 4 (2.71)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 192 (3.93), #lev = 5 (2.75)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 565 instances into 194 LUTs, name keeping = 57%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4682 (3.74), #lev = 19 (9.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4696 (3.75), #lev = 17 (8.99)
SYN-3001 : Logic optimization runtime opt =   0.98 sec, map = 514.56 sec
SYN-3001 : Mapper mapped 18627 instances into 4696 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file EG4S_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        13
  #input                    3
  #output                   9
  #inout                    1

LUT Statistics
#Total_luts              5096
  #lut4                  3968
  #lut5                   922
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             206

Utilization Statistics
#lut                     5096   out of  19600   26.00%
#reg                     1412   out of  19600    7.20%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       13   out of    188    6.91%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4890   |206    |1412   |64     |3      |
|  u_logic |cortexm0ds_logic |4696   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea EG4S_gate.area" in  13.930949s wall, 14.000000s user + 0.250000s system = 14.250000s CPU (102.3%)

RUN-1004 : used memory is 637 MB, reserved memory is 605 MB, peak memory is 1056 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db EG4S_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db EG4S_gate.db" in  3.924393s wall, 3.750000s user + 0.296875s system = 4.046875s CPU (103.1%)

RUN-1004 : used memory is 682 MB, reserved memory is 651 MB, peak memory is 1056 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LEDclk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LEDclk_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LEDclk_pad to drive 16 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6459 instances
RUN-1001 : 4888 luts, 1412 seqs, 40 mslices, 34 lslices, 13 pads, 64 brams, 3 dsps
RUN-1001 : There are total 6705 nets
RUN-1001 : 3576 nets have 2 pins
RUN-1001 : 2223 nets have [3 - 5] pins
RUN-1001 : 482 nets have [6 - 10] pins
RUN-1001 : 212 nets have [11 - 20] pins
RUN-1001 : 208 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6457 instances, 4888 luts, 1412 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.54974e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6457.
PHY-3001 : End clustering;  0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.24682e+06, overlap = 150.75
PHY-3002 : Step(2): len = 958827, overlap = 155.25
PHY-3002 : Step(3): len = 619431, overlap = 211.031
PHY-3002 : Step(4): len = 502200, overlap = 262.75
PHY-3002 : Step(5): len = 380978, overlap = 301.5
PHY-3002 : Step(6): len = 350269, overlap = 326.719
PHY-3002 : Step(7): len = 292699, overlap = 345.719
PHY-3002 : Step(8): len = 267061, overlap = 360.406
PHY-3002 : Step(9): len = 241911, overlap = 372.125
PHY-3002 : Step(10): len = 231424, overlap = 381.438
PHY-3002 : Step(11): len = 215791, overlap = 410.344
PHY-3002 : Step(12): len = 205017, overlap = 450.063
PHY-3002 : Step(13): len = 197099, overlap = 461.063
PHY-3002 : Step(14): len = 182376, overlap = 466.719
PHY-3002 : Step(15): len = 178646, overlap = 467.188
PHY-3002 : Step(16): len = 161435, overlap = 469.719
PHY-3002 : Step(17): len = 158292, overlap = 473.25
PHY-3002 : Step(18): len = 156500, overlap = 474.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95042e-06
PHY-3002 : Step(19): len = 212779, overlap = 462.125
PHY-3002 : Step(20): len = 219563, overlap = 456.125
PHY-3002 : Step(21): len = 175348, overlap = 461.031
PHY-3002 : Step(22): len = 174359, overlap = 460.5
PHY-3002 : Step(23): len = 164506, overlap = 456
PHY-3002 : Step(24): len = 164643, overlap = 455.906
PHY-3002 : Step(25): len = 164645, overlap = 448.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.90084e-06
PHY-3002 : Step(26): len = 165941, overlap = 449.656
PHY-3002 : Step(27): len = 169047, overlap = 443.844
PHY-3002 : Step(28): len = 171764, overlap = 431.188
PHY-3002 : Step(29): len = 177993, overlap = 403.344
PHY-3002 : Step(30): len = 177150, overlap = 400.063
PHY-3002 : Step(31): len = 182110, overlap = 405.188
PHY-3002 : Step(32): len = 183585, overlap = 391.125
PHY-3002 : Step(33): len = 180497, overlap = 383.031
PHY-3002 : Step(34): len = 181771, overlap = 376.656
PHY-3002 : Step(35): len = 179247, overlap = 381.406
PHY-3002 : Step(36): len = 178865, overlap = 374.406
PHY-3002 : Step(37): len = 179058, overlap = 385.344
PHY-3002 : Step(38): len = 177048, overlap = 382.344
PHY-3002 : Step(39): len = 177255, overlap = 380.938
PHY-3002 : Step(40): len = 176374, overlap = 370.969
PHY-3002 : Step(41): len = 175676, overlap = 369.813
PHY-3002 : Step(42): len = 176832, overlap = 356.063
PHY-3002 : Step(43): len = 175460, overlap = 354.969
PHY-3002 : Step(44): len = 175946, overlap = 346.25
PHY-3002 : Step(45): len = 177303, overlap = 339.156
PHY-3002 : Step(46): len = 174670, overlap = 332.625
PHY-3002 : Step(47): len = 175835, overlap = 333.156
PHY-3002 : Step(48): len = 177097, overlap = 327.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.80168e-06
PHY-3002 : Step(49): len = 177433, overlap = 321.781
PHY-3002 : Step(50): len = 178879, overlap = 322.438
PHY-3002 : Step(51): len = 185547, overlap = 288.625
PHY-3002 : Step(52): len = 191986, overlap = 267.594
PHY-3002 : Step(53): len = 200740, overlap = 255
PHY-3002 : Step(54): len = 209897, overlap = 264.469
PHY-3002 : Step(55): len = 212277, overlap = 269.125
PHY-3002 : Step(56): len = 214863, overlap = 253.375
PHY-3002 : Step(57): len = 218997, overlap = 240.938
PHY-3002 : Step(58): len = 218414, overlap = 237.156
PHY-3002 : Step(59): len = 218430, overlap = 232.281
PHY-3002 : Step(60): len = 217367, overlap = 219.75
PHY-3002 : Step(61): len = 217446, overlap = 216.656
PHY-3002 : Step(62): len = 216368, overlap = 207.344
PHY-3002 : Step(63): len = 216839, overlap = 201.156
PHY-3002 : Step(64): len = 216936, overlap = 187.188
PHY-3002 : Step(65): len = 217082, overlap = 187.344
PHY-3002 : Step(66): len = 216896, overlap = 193.406
PHY-3002 : Step(67): len = 216910, overlap = 202.031
PHY-3002 : Step(68): len = 217238, overlap = 207.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.56034e-05
PHY-3002 : Step(69): len = 218581, overlap = 200.406
PHY-3002 : Step(70): len = 219029, overlap = 195.5
PHY-3002 : Step(71): len = 220577, overlap = 188.344
PHY-3002 : Step(72): len = 221964, overlap = 182.438
PHY-3002 : Step(73): len = 223919, overlap = 192.281
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012919s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 700840, over cnt = 1903(5%), over = 3890, worst = 19
PHY-1002 : len = 716912, over cnt = 1735(4%), over = 3120, worst = 11
PHY-1002 : len = 776016, over cnt = 1258(3%), over = 2035, worst = 8
PHY-1002 : len = 821480, over cnt = 823(2%), over = 1248, worst = 6
PHY-1002 : len = 864880, over cnt = 551(1%), over = 833, worst = 6
PHY-1001 : End global iterations;  1.287439s wall, 1.843750s user + 0.062500s system = 1.906250s CPU (148.1%)

PHY-1001 : Congestion index: top1 = 85.63, top5 = 73.13, top10 = 63.13, top15 = 55.63.
PHY-3001 : End congestion estimation;  1.437335s wall, 1.984375s user + 0.062500s system = 2.046875s CPU (142.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.23076e-06
PHY-3002 : Step(74): len = 227728, overlap = 190.75
PHY-3002 : Step(75): len = 225840, overlap = 203.75
PHY-3002 : Step(76): len = 212816, overlap = 233.969
PHY-3002 : Step(77): len = 207050, overlap = 260.031
PHY-3002 : Step(78): len = 191619, overlap = 306.375
PHY-3002 : Step(79): len = 177822, overlap = 343.406
PHY-3002 : Step(80): len = 174061, overlap = 353.25
PHY-3002 : Step(81): len = 167676, overlap = 351.594
PHY-3002 : Step(82): len = 162142, overlap = 359.969
PHY-3002 : Step(83): len = 160550, overlap = 369.156
PHY-3002 : Step(84): len = 159501, overlap = 370.531
PHY-3002 : Step(85): len = 157031, overlap = 373.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.46152e-06
PHY-3002 : Step(86): len = 155626, overlap = 373.656
PHY-3002 : Step(87): len = 156770, overlap = 373.469
PHY-3002 : Step(88): len = 160077, overlap = 371
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.92305e-06
PHY-3002 : Step(89): len = 177043, overlap = 334.406
PHY-3002 : Step(90): len = 187696, overlap = 325
PHY-3002 : Step(91): len = 203204, overlap = 287.531
PHY-3002 : Step(92): len = 201552, overlap = 260.938
PHY-3002 : Step(93): len = 201961, overlap = 249.375
PHY-3002 : Step(94): len = 202723, overlap = 247.156
PHY-3002 : Step(95): len = 201575, overlap = 240.25
PHY-3002 : Step(96): len = 202318, overlap = 239.406
PHY-3002 : Step(97): len = 202586, overlap = 239.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.84609e-06
PHY-3002 : Step(98): len = 217646, overlap = 240.063
PHY-3002 : Step(99): len = 221050, overlap = 236.688
PHY-3002 : Step(100): len = 227394, overlap = 219.563
PHY-3002 : Step(101): len = 232712, overlap = 206.375
PHY-3002 : Step(102): len = 238208, overlap = 182.719
PHY-3002 : Step(103): len = 240759, overlap = 162.281
PHY-3002 : Step(104): len = 237457, overlap = 160.156
PHY-3002 : Step(105): len = 237528, overlap = 160.031
PHY-3002 : Step(106): len = 237599, overlap = 158.313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.96922e-05
PHY-3002 : Step(107): len = 249338, overlap = 141.25
PHY-3002 : Step(108): len = 257321, overlap = 132.656
PHY-3002 : Step(109): len = 271359, overlap = 90.7813
PHY-3002 : Step(110): len = 279524, overlap = 71.625
PHY-3002 : Step(111): len = 281231, overlap = 52.75
PHY-3002 : Step(112): len = 281616, overlap = 46.5938
PHY-3002 : Step(113): len = 281511, overlap = 38.6563
PHY-3002 : Step(114): len = 280080, overlap = 37.0313
PHY-3002 : Step(115): len = 280155, overlap = 36.625
PHY-3002 : Step(116): len = 280512, overlap = 39.1563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.93844e-05
PHY-3002 : Step(117): len = 294480, overlap = 24.7188
PHY-3002 : Step(118): len = 308134, overlap = 20
PHY-3002 : Step(119): len = 313811, overlap = 21.6563
PHY-3002 : Step(120): len = 314365, overlap = 18.4063
PHY-3002 : Step(121): len = 314657, overlap = 18.2188
PHY-3002 : Step(122): len = 314254, overlap = 16.5313
PHY-3002 : Step(123): len = 313460, overlap = 17.4375
PHY-3002 : Step(124): len = 313974, overlap = 16.1875
PHY-3002 : Step(125): len = 314731, overlap = 15.4375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.87687e-05
PHY-3002 : Step(126): len = 331296, overlap = 13.5
PHY-3002 : Step(127): len = 340747, overlap = 12.6875
PHY-3002 : Step(128): len = 347395, overlap = 12.1563
PHY-3002 : Step(129): len = 348948, overlap = 5.8125
PHY-3002 : Step(130): len = 349003, overlap = 5.15625
PHY-3002 : Step(131): len = 348482, overlap = 4.625
PHY-3002 : Step(132): len = 348562, overlap = 11.6563
PHY-3002 : Step(133): len = 349345, overlap = 13.8438
PHY-3002 : Step(134): len = 349675, overlap = 13.0938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000157537
PHY-3002 : Step(135): len = 363135, overlap = 12.9688
PHY-3002 : Step(136): len = 368364, overlap = 14.0625
PHY-3002 : Step(137): len = 374674, overlap = 14.625
PHY-3002 : Step(138): len = 373020, overlap = 14.2188
PHY-3002 : Step(139): len = 372747, overlap = 14.375
PHY-3002 : Step(140): len = 372002, overlap = 11.5
PHY-3002 : Step(141): len = 372692, overlap = 10.7188
PHY-3002 : Step(142): len = 373189, overlap = 10.5313
PHY-3002 : Step(143): len = 373880, overlap = 10.5313
PHY-3002 : Step(144): len = 374167, overlap = 10.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000315075
PHY-3002 : Step(145): len = 382665, overlap = 5.71875
PHY-3002 : Step(146): len = 386731, overlap = 3.875
PHY-3002 : Step(147): len = 395261, overlap = 4.6875
PHY-3002 : Step(148): len = 396476, overlap = 2
PHY-3002 : Step(149): len = 396896, overlap = 2.25
PHY-3002 : Step(150): len = 396769, overlap = 2.5
PHY-3002 : Step(151): len = 396774, overlap = 2.5
PHY-3002 : Step(152): len = 395202, overlap = 2.5
PHY-3002 : Step(153): len = 394958, overlap = 2.5
PHY-3002 : Step(154): len = 394047, overlap = 2.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000575833
PHY-3002 : Step(155): len = 400661, overlap = 2.5
PHY-3002 : Step(156): len = 404363, overlap = 2.71875
PHY-3002 : Step(157): len = 409982, overlap = 2.5
PHY-3002 : Step(158): len = 410662, overlap = 2.4375
PHY-3002 : Step(159): len = 411057, overlap = 2.6875
PHY-3002 : Step(160): len = 412895, overlap = 2.4375
PHY-3002 : Step(161): len = 414083, overlap = 1.875
PHY-3002 : Step(162): len = 414718, overlap = 0.71875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.25285e+06, over cnt = 447(1%), over = 699, worst = 9
PHY-1002 : len = 1.25724e+06, over cnt = 269(0%), over = 397, worst = 4
PHY-1002 : len = 1.26195e+06, over cnt = 125(0%), over = 166, worst = 4
PHY-1002 : len = 1.25996e+06, over cnt = 104(0%), over = 139, worst = 4
PHY-1002 : len = 1.2593e+06, over cnt = 87(0%), over = 119, worst = 4
PHY-1001 : End global iterations;  0.496280s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (255.0%)

PHY-1001 : Congestion index: top1 = 56.25, top5 = 46.25, top10 = 41.25, top15 = 38.75.
PHY-3001 : End congestion estimation;  0.684325s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (210.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161137
PHY-3002 : Step(163): len = 411360, overlap = 5.875
PHY-3002 : Step(164): len = 408471, overlap = 3.375
PHY-3002 : Step(165): len = 395028, overlap = 3.78125
PHY-3002 : Step(166): len = 384929, overlap = 6.96875
PHY-3002 : Step(167): len = 375480, overlap = 7.75
PHY-3002 : Step(168): len = 365040, overlap = 7.25
PHY-3002 : Step(169): len = 357049, overlap = 9.8125
PHY-3002 : Step(170): len = 353223, overlap = 9.40625
PHY-3002 : Step(171): len = 349165, overlap = 10.5
PHY-3002 : Step(172): len = 345956, overlap = 10.9688
PHY-3002 : Step(173): len = 343688, overlap = 12.4375
PHY-3002 : Step(174): len = 340657, overlap = 11.75
PHY-3002 : Step(175): len = 339693, overlap = 12.2188
PHY-3002 : Step(176): len = 338322, overlap = 14.2188
PHY-3002 : Step(177): len = 337463, overlap = 12.9063
PHY-3002 : Step(178): len = 336646, overlap = 11.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000322274
PHY-3002 : Step(179): len = 341904, overlap = 12.1875
PHY-3002 : Step(180): len = 347809, overlap = 7.4375
PHY-3002 : Step(181): len = 354008, overlap = 5.53125
PHY-3002 : Step(182): len = 353328, overlap = 5.90625
PHY-3002 : Step(183): len = 353080, overlap = 5.65625
PHY-3002 : Step(184): len = 353301, overlap = 5.21875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 90.97 peak overflow 1.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.07982e+06, over cnt = 441(1%), over = 625, worst = 5
PHY-1002 : len = 1.08178e+06, over cnt = 321(0%), over = 445, worst = 5
PHY-1002 : len = 1.08346e+06, over cnt = 228(0%), over = 324, worst = 5
PHY-1002 : len = 1.08088e+06, over cnt = 163(0%), over = 249, worst = 5
PHY-1002 : len = 1.08069e+06, over cnt = 140(0%), over = 215, worst = 5
PHY-1001 : End global iterations;  0.406876s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (280.3%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.88, top10 = 46.25, top15 = 42.50.
PHY-1001 : End incremental global routing;  0.587882s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (228.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 31803, tnet num: 6703, tinst num: 6457, tnode num: 36556, tedge num: 52026.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.552060s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (104.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.666672s wall, 2.406250s user + 0.046875s system = 2.453125s CPU (147.2%)

OPT-1001 : End physical optimization;  1.742391s wall, 2.484375s user + 0.046875s system = 2.531250s CPU (145.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4888 LUT to BLE ...
SYN-4008 : Packed 4888 LUT and 572 SEQ to BLE.
SYN-4003 : Packing 840 remaining SEQ's ...
SYN-4005 : Packed 835 SEQ with LUT/SLICE
SYN-4006 : 3484 single LUT's are left
SYN-4006 : 5 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4893/5052 primitive instances ...
PHY-3001 : End packing;  0.986240s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (101.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2903 instances
RUN-1001 : 1409 mslices, 1409 lslices, 13 pads, 64 brams, 3 dsps
RUN-1001 : There are total 6295 nets
RUN-1001 : 2906 nets have 2 pins
RUN-1001 : 2376 nets have [3 - 5] pins
RUN-1001 : 557 nets have [6 - 10] pins
RUN-1001 : 233 nets have [11 - 20] pins
RUN-1001 : 220 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2901 instances, 2818 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 366325, Over = 36.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.10804e+06, over cnt = 447(1%), over = 600, worst = 4
PHY-1002 : len = 1.1099e+06, over cnt = 336(0%), over = 449, worst = 3
PHY-1002 : len = 1.1111e+06, over cnt = 231(0%), over = 314, worst = 3
PHY-1002 : len = 1.1062e+06, over cnt = 158(0%), over = 217, worst = 3
PHY-1002 : len = 1.10553e+06, over cnt = 139(0%), over = 194, worst = 3
PHY-1001 : End global iterations;  0.395269s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (292.5%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 53.13, top10 = 47.50, top15 = 43.75.
PHY-3001 : End congestion estimation;  0.613739s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (218.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.145e-05
PHY-3002 : Step(185): len = 353009, overlap = 36.5
PHY-3002 : Step(186): len = 345191, overlap = 46.25
PHY-3002 : Step(187): len = 333874, overlap = 57.75
PHY-3002 : Step(188): len = 327256, overlap = 65.75
PHY-3002 : Step(189): len = 321193, overlap = 69.5
PHY-3002 : Step(190): len = 316517, overlap = 71.75
PHY-3002 : Step(191): len = 312121, overlap = 86.25
PHY-3002 : Step(192): len = 310463, overlap = 90.75
PHY-3002 : Step(193): len = 307888, overlap = 95.75
PHY-3002 : Step(194): len = 306696, overlap = 98.5
PHY-3002 : Step(195): len = 304210, overlap = 100.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.29001e-05
PHY-3002 : Step(196): len = 321337, overlap = 73.5
PHY-3002 : Step(197): len = 335989, overlap = 59.75
PHY-3002 : Step(198): len = 335121, overlap = 56.25
PHY-3002 : Step(199): len = 335276, overlap = 53
PHY-3002 : Step(200): len = 337370, overlap = 47.5
PHY-3002 : Step(201): len = 340000, overlap = 44.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012257
PHY-3002 : Step(202): len = 355191, overlap = 30
PHY-3002 : Step(203): len = 374581, overlap = 26.5
PHY-3002 : Step(204): len = 383045, overlap = 21.5
PHY-3002 : Step(205): len = 384974, overlap = 23.75
PHY-3002 : Step(206): len = 388057, overlap = 19
PHY-3002 : Step(207): len = 390626, overlap = 18.5
PHY-3002 : Step(208): len = 393372, overlap = 16.75
PHY-3002 : Step(209): len = 394862, overlap = 16.75
PHY-3002 : Step(210): len = 395690, overlap = 17.75
PHY-3002 : Step(211): len = 396246, overlap = 17.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000241885
PHY-3002 : Step(212): len = 404974, overlap = 16.25
PHY-3002 : Step(213): len = 416350, overlap = 13.5
PHY-3002 : Step(214): len = 419934, overlap = 8
PHY-3002 : Step(215): len = 421582, overlap = 7.25
PHY-3002 : Step(216): len = 424916, overlap = 6.75
PHY-3002 : Step(217): len = 426927, overlap = 6.25
PHY-3002 : Step(218): len = 428920, overlap = 5.75
PHY-3002 : Step(219): len = 430908, overlap = 8.5
PHY-3002 : Step(220): len = 431178, overlap = 7.5
PHY-3002 : Step(221): len = 430808, overlap = 6
PHY-3002 : Step(222): len = 430955, overlap = 6.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00043759
PHY-3002 : Step(223): len = 436900, overlap = 4.25
PHY-3002 : Step(224): len = 443101, overlap = 4.5
PHY-3002 : Step(225): len = 446496, overlap = 6
PHY-3002 : Step(226): len = 448702, overlap = 5
PHY-3002 : Step(227): len = 450674, overlap = 6.25
PHY-3002 : Step(228): len = 452150, overlap = 5
PHY-3002 : Step(229): len = 452535, overlap = 5
PHY-3002 : Step(230): len = 453429, overlap = 4
PHY-3002 : Step(231): len = 454285, overlap = 4
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000875181
PHY-3002 : Step(232): len = 457713, overlap = 4
PHY-3002 : Step(233): len = 462100, overlap = 3.5
PHY-3002 : Step(234): len = 464191, overlap = 3
PHY-3002 : Step(235): len = 464875, overlap = 4.25
PHY-3002 : Step(236): len = 465451, overlap = 4.75
PHY-3002 : Step(237): len = 466182, overlap = 3.25
PHY-3002 : Step(238): len = 467468, overlap = 2.75
PHY-3002 : Step(239): len = 468191, overlap = 3.25
PHY-3002 : Step(240): len = 468478, overlap = 4
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00164421
PHY-3002 : Step(241): len = 470036, overlap = 3.75
PHY-3002 : Step(242): len = 472020, overlap = 3.75
PHY-3002 : Step(243): len = 473970, overlap = 3.75
PHY-3002 : Step(244): len = 475181, overlap = 3
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00289864
PHY-3002 : Step(245): len = 475867, overlap = 3
PHY-3002 : Step(246): len = 476974, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.617769s wall, 1.453125s user + 2.828125s system = 4.281250s CPU (264.6%)

PHY-3001 : Trial Legalized: Len = 487279
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45881e+06, over cnt = 260(0%), over = 299, worst = 3
PHY-1002 : len = 1.45948e+06, over cnt = 205(0%), over = 232, worst = 3
PHY-1002 : len = 1.46e+06, over cnt = 138(0%), over = 160, worst = 3
PHY-1002 : len = 1.46007e+06, over cnt = 120(0%), over = 138, worst = 2
PHY-1002 : len = 1.45818e+06, over cnt = 105(0%), over = 122, worst = 2
PHY-1001 : End global iterations;  0.454663s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (261.2%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 48.13, top10 = 43.13, top15 = 40.00.
PHY-3001 : End congestion estimation;  0.700516s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (203.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000130809
PHY-3002 : Step(247): len = 459002, overlap = 4.5
PHY-3002 : Step(248): len = 447094, overlap = 7
PHY-3002 : Step(249): len = 438772, overlap = 13.25
PHY-3002 : Step(250): len = 432143, overlap = 10.25
PHY-3002 : Step(251): len = 428957, overlap = 12
PHY-3002 : Step(252): len = 426042, overlap = 11.25
PHY-3002 : Step(253): len = 423206, overlap = 10.5
PHY-3002 : Step(254): len = 422127, overlap = 10.25
PHY-3002 : Step(255): len = 420726, overlap = 10.25
PHY-3002 : Step(256): len = 420539, overlap = 11.5
PHY-3002 : Step(257): len = 419167, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059191s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.6%)

PHY-3001 : Legalized: Len = 426525, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017755s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.0%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 426609, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32485e+06, over cnt = 311(0%), over = 380, worst = 4
PHY-1002 : len = 1.32528e+06, over cnt = 246(0%), over = 292, worst = 3
PHY-1002 : len = 1.32666e+06, over cnt = 147(0%), over = 181, worst = 3
PHY-1002 : len = 1.32378e+06, over cnt = 122(0%), over = 151, worst = 3
PHY-1002 : len = 1.32122e+06, over cnt = 107(0%), over = 132, worst = 3
PHY-1001 : End global iterations;  0.436342s wall, 0.906250s user + 0.093750s system = 1.000000s CPU (229.2%)

PHY-1001 : Congestion index: top1 = 57.50, top5 = 50.00, top10 = 45.63, top15 = 41.25.
PHY-1001 : End incremental global routing;  0.649341s wall, 1.109375s user + 0.109375s system = 1.218750s CPU (187.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 31739, tnet num: 6293, tinst num: 2901, tnode num: 35902, tedge num: 53600.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.702583s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (100.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.148634s wall, 2.609375s user + 0.140625s system = 2.750000s CPU (128.0%)

OPT-1001 : End physical optimization;  2.220548s wall, 2.671875s user + 0.140625s system = 2.812500s CPU (126.7%)

RUN-1003 : finish command "place" in  20.903421s wall, 43.796875s user + 10.015625s system = 53.812500s CPU (257.4%)

RUN-1004 : used memory is 813 MB, reserved memory is 786 MB, peak memory is 1056 MB
RUN-1002 : start command "report_area -io_info -file EG4S_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        13
  #input                    3
  #output                   9
  #inout                    1

Utilization Statistics
#lut                     5413   out of  19600   27.62%
#reg                     1412   out of  19600    7.20%
#le                      5418
  #lut only              4006   out of   5418   73.94%
  #reg only                 5   out of   5418    0.09%
  #lut&reg               1407   out of   5418   25.97%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       13   out of    188    6.91%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

   Name     Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   RSTn       INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  SWCLK       INPUT         R2        LVCMOS25          N/A          PULLUP      NONE    
   clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
  LED[7]     OUTPUT        H16        LVCMOS25           8            N/A        NONE    
  LED[6]     OUTPUT        R15        LVCMOS25           8            N/A        NONE    
  LED[5]     OUTPUT         F6        LVCMOS25           8            N/A        NONE    
  LED[4]     OUTPUT         J4        LVCMOS25           8            N/A        NONE    
  LED[3]     OUTPUT        L10        LVCMOS25           8            N/A        NONE    
  LED[2]     OUTPUT         F7        LVCMOS25           8            N/A        NONE    
  LED[1]     OUTPUT         J3        LVCMOS25           8            N/A        NONE    
  LED[0]     OUTPUT        R11        LVCMOS25           8            N/A        NONE    
  LEDclk     OUTPUT         A4        LVCMOS25           8            N/A        NONE    
  SWDIO       INOUT         P2        LVCMOS25           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5418  |5339   |74     |1412   |64     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 2903 instances
RUN-1001 : 1409 mslices, 1409 lslices, 13 pads, 64 brams, 3 dsps
RUN-1001 : There are total 6295 nets
RUN-1001 : 2906 nets have 2 pins
RUN-1001 : 2376 nets have [3 - 5] pins
RUN-1001 : 557 nets have [6 - 10] pins
RUN-1001 : 233 nets have [11 - 20] pins
RUN-1001 : 220 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32485e+06, over cnt = 311(0%), over = 380, worst = 4
PHY-1002 : len = 1.32528e+06, over cnt = 246(0%), over = 292, worst = 3
PHY-1002 : len = 1.32344e+06, over cnt = 154(0%), over = 187, worst = 3
PHY-1002 : len = 1.31138e+06, over cnt = 90(0%), over = 112, worst = 3
PHY-1002 : len = 1.28143e+06, over cnt = 35(0%), over = 45, worst = 3
PHY-1002 : len = 1.23429e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.547117s wall, 1.250000s user + 0.046875s system = 1.296875s CPU (237.0%)

PHY-1001 : Congestion index: top1 = 54.38, top5 = 47.50, top10 = 43.13, top15 = 39.38.
PHY-1001 : End global routing;  1.452015s wall, 2.171875s user + 0.062500s system = 2.234375s CPU (153.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LEDclk_pad_gclk_net will be merged with clock LEDclk_pad
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 75736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.166171s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 75736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.71404e+06, over cnt = 542(0%), over = 548, worst = 2
PHY-1001 : End Routed; 27.561916s wall, 41.250000s user + 0.921875s system = 42.171875s CPU (153.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.68155e+06, over cnt = 184(0%), over = 184, worst = 1
PHY-1001 : End DR Iter 1; 2.891170s wall, 3.921875s user + 0.015625s system = 3.937500s CPU (136.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.67614e+06, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 2; 0.689585s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (131.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.67614e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.112703s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (110.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.6758e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.6758e+06
PHY-1001 : End DR Iter 4; 0.127763s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LEDclk_pad_gclk_net will be merged with clock LEDclk_pad
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  39.382531s wall, 54.000000s user + 1.390625s system = 55.390625s CPU (140.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  41.174911s wall, 56.515625s user + 1.468750s system = 57.984375s CPU (140.8%)

RUN-1004 : used memory is 922 MB, reserved memory is 908 MB, peak memory is 1302 MB
RUN-1002 : start command "report_area -io_info -file EG4S_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        13
  #input                    3
  #output                   9
  #inout                    1

Utilization Statistics
#lut                     5413   out of  19600   27.62%
#reg                     1412   out of  19600    7.20%
#le                      5418
  #lut only              4006   out of   5418   73.94%
  #reg only                 5   out of   5418    0.09%
  #lut&reg               1407   out of   5418   25.97%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       13   out of    188    6.91%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

   Name     Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   RSTn       INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  SWCLK       INPUT         R2        LVCMOS25          N/A          PULLUP      NONE    
   clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
  LED[7]     OUTPUT        H16        LVCMOS25           8            N/A        NONE    
  LED[6]     OUTPUT        R15        LVCMOS25           8            N/A        NONE    
  LED[5]     OUTPUT         F6        LVCMOS25           8            N/A        NONE    
  LED[4]     OUTPUT         J4        LVCMOS25           8            N/A        NONE    
  LED[3]     OUTPUT        L10        LVCMOS25           8            N/A        NONE    
  LED[2]     OUTPUT         F7        LVCMOS25           8            N/A        NONE    
  LED[1]     OUTPUT         J3        LVCMOS25           8            N/A        NONE    
  LED[0]     OUTPUT        R11        LVCMOS25           8            N/A        NONE    
  LEDclk     OUTPUT         A4        LVCMOS25           8            N/A        NONE    
  SWDIO       INOUT         P2        LVCMOS25           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5418  |5339   |74     |1412   |64     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2893  
    #2          2       1524  
    #3          3       432   
    #4          4       420   
    #5        5-10      593   
    #6        11-50     366   
    #7       51-100      48   
    #8       101-500     1    
  Average     3.85            

RUN-1002 : start command "export_db EG4S_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db EG4S_pr.db" in  3.717650s wall, 3.546875s user + 0.234375s system = 3.781250s CPU (101.7%)

RUN-1004 : used memory is 890 MB, reserved memory is 872 MB, peak memory is 1302 MB
RUN-1002 : start command "bitgen -bit EG4S.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 2903
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6295, pip num: 93169
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2777 valid insts, and 240580 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file EG4S.bit.
RUN-1003 : finish command "bitgen -bit EG4S.bit -version 0X00 -g ucode:001100000000000000000000" in  11.789335s wall, 82.031250s user + 0.281250s system = 82.312500s CPU (698.2%)

RUN-1004 : used memory is 987 MB, reserved memory is 969 MB, peak memory is 1302 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/WaterLight.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/AHBlite_WaterLight.v
HDL-1007 : analyze verilog file ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in rtl/CortexM0_SoC.v(76)
HDL-1007 : elaborate module CortexM0_SoC in rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 4 for port 'HPROT' in rtl/CortexM0_SoC.v(292)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in rtl/CortexM0_SoC.v(300)
HDL-1007 : elaborate module AHBlite_WaterLight in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/AHBlite_WaterLight.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in rtl/CortexM0_SoC.v(363)
HDL-1007 : elaborate module Block_RAM in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/Block_RAM.v(1)
HDL-1007 : elaborate module WaterLight in ../../../Ass/CortexM0_SoC_Task/Task2/rtl/WaterLight.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P3' does not have a driver in rtl/CortexM0_SoC.v(195)
HDL-5007 WARNING: net 'HRDATA_P3[31]' does not have a driver in rtl/CortexM0_SoC.v(196)
HDL-5007 WARNING: net 'HRESP_P3' does not have a driver in rtl/CortexM0_SoC.v(197)
HDL-5007 WARNING: net 'bps_en_rx' does not have a driver in rtl/CortexM0_SoC.v(423)
HDL-5007 WARNING: net 'bps_en_tx' does not have a driver in rtl/CortexM0_SoC.v(423)
HDL-5007 WARNING: net 'HPORT_P0' does not have a driver in rtl/CortexM0_SoC.v(292)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  8.143787s wall, 7.937500s user + 0.437500s system = 8.375000s CPU (102.8%)

RUN-1004 : used memory is 757 MB, reserved memory is 740 MB, peak memory is 1338 MB
RUN-1002 : start command "read_adc M0.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment  LEDclk   LOCATION = F5; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "WaterLight"
SYN-1012 : SanityCheck: Model "AHBlite_WaterLight"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 16384 x 32	 write mode: NORMAL
	 port b size: 16384 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 16384 x 32	 write mode: NORMAL
	 port b size: 16384 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 16384 x 32	 write mode: NORMAL
	 port b size: 16384 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 16384 x 32	 write mode: NORMAL
	 port b size: 16384 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model WaterLight
SYN-1011 : Flatten model AHBlite_WaterLight
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 89 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[0]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[10]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[11]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[12]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[13]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[14]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[15]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[16]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[17]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[18]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[19]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[1]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[20]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[21]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[22]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[23]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[24]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[25]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[26]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[27]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[28]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[29]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[2]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[30]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[31]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[3]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[4]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[5]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[6]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[7]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[8]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P3[9]" in rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(79)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P3" in rtl/CortexM0_SoC.v(195)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(49)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P3" in rtl/CortexM0_SoC.v(197)
SYN-5014 WARNING: the net's pin: pin "i4" in rtl/AHBlite_SlaveMUX.v(64)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "bps_en_rx" in rtl/CortexM0_SoC.v(423)
SYN-5014 WARNING: the net's pin: pin "I[0]" in rtl/CortexM0_SoC.v(425)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "bps_en_tx" in rtl/CortexM0_SoC.v(423)
SYN-5014 WARNING: the net's pin: pin "I[1]" in rtl/CortexM0_SoC.v(425)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22560/270 useful/useless nets, 22090/116 useful/useless insts
SYN-1021 : Optimized 62 onehot mux instances.
SYN-1020 : Optimized 48 distributor mux.
SYN-1016 : Merged 146 instances.
SYN-1015 : Optimize round 1, 759 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 22417/19 useful/useless nets, 21948/140 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1019 : Optimized 32 mux instances.
SYN-1015 : Optimize round 2, 192 better
SYN-1014 : Optimize round 3
SYN-1032 : 22415/1 useful/useless nets, 21946/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 2 better
SYN-1014 : Optimize round 4
SYN-1032 : 22408/2 useful/useless nets, 21939/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 4, 6 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20873/408 useful/useless nets, 20639/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19860/22 useful/useless nets, 19626/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19854/0 useful/useless nets, 19620/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.629341s wall, 4.500000s user + 0.203125s system = 4.703125s CPU (101.6%)

RUN-1004 : used memory is 779 MB, reserved memory is 764 MB, peak memory is 1338 MB
RUN-1002 : start command "report_area -file EG4S_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        13
  #input                    3
  #output                   9
  #inout                    1

Gate Statistics
#Basic gates            19759
  #and                   9414
  #nand                     0
  #or                    1952
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6407
  #bufif1                   1
  #MX21                   501
  #FADD                     0
  #DFF                   1412
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  31
#MACRO_MULT                 1
#MACRO_MUX                139

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18347  |1412   |44     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db EG4S_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db EG4S_rtl.db" in  4.566438s wall, 4.109375s user + 0.343750s system = 4.453125s CPU (97.5%)

RUN-1004 : used memory is 750 MB, reserved memory is 738 MB, peak memory is 1338 MB
RUN-1002 : start command "optimize_gate -maparea EG4S_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 13 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 68 instances.
SYN-2571 : Optimize after map_dsp, round 1, 68 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 69 instances.
SYN-2501 : Optimize round 1, 270 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 32 mux instances.
SYN-1016 : Merged 33 instances.
SYN-1032 : 20761/34 useful/useless nets, 20423/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19947/68 useful/useless nets, 19625/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20381/2 useful/useless nets, 20127/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21018/4 useful/useless nets, 20764/4 useful/useless insts
SYN-1032 : 21254/29 useful/useless nets, 20896/29 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 202 (3.83), #lev = 4 (2.71)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 192 (3.93), #lev = 5 (2.75)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 565 instances into 194 LUTs, name keeping = 57%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4682 (3.74), #lev = 19 (9.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4696 (3.75), #lev = 17 (8.99)
SYN-3001 : Logic optimization runtime opt =   1.19 sec, map = 1583.79 sec
SYN-3001 : Mapper mapped 18627 instances into 4696 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file EG4S_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        13
  #input                    3
  #output                   9
  #inout                    1

LUT Statistics
#Total_luts              5096
  #lut4                  3968
  #lut5                   922
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             206

Utilization Statistics
#lut                     5096   out of  19600   26.00%
#reg                     1412   out of  19600    7.20%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       13   out of    188    6.91%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4890   |206    |1412   |64     |3      |
|  u_logic |cortexm0ds_logic |4696   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea EG4S_gate.area" in  17.513464s wall, 17.390625s user + 0.156250s system = 17.546875s CPU (100.2%)

RUN-1004 : used memory is 796 MB, reserved memory is 784 MB, peak memory is 1338 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db EG4S_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db EG4S_gate.db" in  3.372350s wall, 3.140625s user + 0.250000s system = 3.390625s CPU (100.5%)

RUN-1004 : used memory is 830 MB, reserved memory is 822 MB, peak memory is 1338 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LEDclk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LEDclk_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LEDclk_pad to drive 16 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6459 instances
RUN-1001 : 4888 luts, 1412 seqs, 40 mslices, 34 lslices, 13 pads, 64 brams, 3 dsps
RUN-1001 : There are total 6705 nets
RUN-1001 : 3576 nets have 2 pins
RUN-1001 : 2223 nets have [3 - 5] pins
RUN-1001 : 482 nets have [6 - 10] pins
RUN-1001 : 212 nets have [11 - 20] pins
RUN-1001 : 208 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6457 instances, 4888 luts, 1412 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.54797e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6457.
PHY-3001 : End clustering;  0.000042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(258): len = 1.24471e+06, overlap = 150.75
PHY-3002 : Step(259): len = 956628, overlap = 155.063
PHY-3002 : Step(260): len = 617365, overlap = 211.125
PHY-3002 : Step(261): len = 500406, overlap = 262.656
PHY-3002 : Step(262): len = 379106, overlap = 301.625
PHY-3002 : Step(263): len = 348307, overlap = 326.813
PHY-3002 : Step(264): len = 290736, overlap = 345.531
PHY-3002 : Step(265): len = 265339, overlap = 360.188
PHY-3002 : Step(266): len = 240026, overlap = 372.063
PHY-3002 : Step(267): len = 229476, overlap = 381.375
PHY-3002 : Step(268): len = 219181, overlap = 402.313
PHY-3002 : Step(269): len = 201747, overlap = 414.75
PHY-3002 : Step(270): len = 185909, overlap = 439.063
PHY-3002 : Step(271): len = 176965, overlap = 442.719
PHY-3002 : Step(272): len = 172181, overlap = 447.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99554e-06
PHY-3002 : Step(273): len = 232221, overlap = 415.188
PHY-3002 : Step(274): len = 238453, overlap = 412.125
PHY-3002 : Step(275): len = 194153, overlap = 416.469
PHY-3002 : Step(276): len = 192749, overlap = 418.875
PHY-3002 : Step(277): len = 184060, overlap = 418.313
PHY-3002 : Step(278): len = 184313, overlap = 418.531
PHY-3002 : Step(279): len = 183813, overlap = 420
PHY-3002 : Step(280): len = 183168, overlap = 409.875
PHY-3002 : Step(281): len = 175204, overlap = 410.031
PHY-3002 : Step(282): len = 175773, overlap = 407.156
PHY-3002 : Step(283): len = 173363, overlap = 396.906
PHY-3002 : Step(284): len = 170324, overlap = 393.063
PHY-3002 : Step(285): len = 167133, overlap = 397.625
PHY-3002 : Step(286): len = 163499, overlap = 393.219
PHY-3002 : Step(287): len = 163007, overlap = 391.188
PHY-3002 : Step(288): len = 160924, overlap = 388.156
PHY-3002 : Step(289): len = 159401, overlap = 389.656
PHY-3002 : Step(290): len = 158837, overlap = 402.031
PHY-3002 : Step(291): len = 158111, overlap = 404.188
PHY-3002 : Step(292): len = 156805, overlap = 399.531
PHY-3002 : Step(293): len = 156734, overlap = 395.375
PHY-3002 : Step(294): len = 154721, overlap = 398.531
PHY-3002 : Step(295): len = 154505, overlap = 403.656
PHY-3002 : Step(296): len = 153618, overlap = 400.719
PHY-3002 : Step(297): len = 152498, overlap = 401.156
PHY-3002 : Step(298): len = 151390, overlap = 403.094
PHY-3002 : Step(299): len = 150140, overlap = 398.063
PHY-3002 : Step(300): len = 149288, overlap = 398.938
PHY-3002 : Step(301): len = 149677, overlap = 399.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.99108e-06
PHY-3002 : Step(302): len = 150073, overlap = 394.188
PHY-3002 : Step(303): len = 151112, overlap = 393.938
PHY-3002 : Step(304): len = 155474, overlap = 380.938
PHY-3002 : Step(305): len = 157067, overlap = 384.094
PHY-3002 : Step(306): len = 157681, overlap = 369.75
PHY-3002 : Step(307): len = 158533, overlap = 368.938
PHY-3002 : Step(308): len = 157825, overlap = 373.156
PHY-3002 : Step(309): len = 158370, overlap = 381.594
PHY-3002 : Step(310): len = 159778, overlap = 369.188
PHY-3002 : Step(311): len = 162041, overlap = 369.719
PHY-3002 : Step(312): len = 166035, overlap = 336.094
PHY-3002 : Step(313): len = 167595, overlap = 331.594
PHY-3002 : Step(314): len = 169963, overlap = 330.875
PHY-3002 : Step(315): len = 169995, overlap = 317.313
PHY-3002 : Step(316): len = 171774, overlap = 314.5
PHY-3002 : Step(317): len = 172457, overlap = 313.344
PHY-3002 : Step(318): len = 171732, overlap = 311.313
PHY-3002 : Step(319): len = 172314, overlap = 297.594
PHY-3002 : Step(320): len = 171723, overlap = 295.5
PHY-3002 : Step(321): len = 171858, overlap = 309.625
PHY-3002 : Step(322): len = 173238, overlap = 328.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.98217e-06
PHY-3002 : Step(323): len = 173970, overlap = 313.906
PHY-3002 : Step(324): len = 175201, overlap = 318.063
PHY-3002 : Step(325): len = 178910, overlap = 312.875
PHY-3002 : Step(326): len = 183265, overlap = 309.25
PHY-3002 : Step(327): len = 189925, overlap = 304.219
PHY-3002 : Step(328): len = 195810, overlap = 294.406
PHY-3002 : Step(329): len = 202217, overlap = 270.031
PHY-3002 : Step(330): len = 204427, overlap = 259.625
PHY-3002 : Step(331): len = 207025, overlap = 254.469
PHY-3002 : Step(332): len = 207876, overlap = 232.938
PHY-3002 : Step(333): len = 208206, overlap = 227.406
PHY-3002 : Step(334): len = 209165, overlap = 210.781
PHY-3002 : Step(335): len = 209043, overlap = 203.094
PHY-3002 : Step(336): len = 209370, overlap = 199.188
PHY-3002 : Step(337): len = 209783, overlap = 205.313
PHY-3002 : Step(338): len = 209965, overlap = 208.531
PHY-3002 : Step(339): len = 210122, overlap = 206.906
PHY-3002 : Step(340): len = 210212, overlap = 203.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.53748e-05
PHY-3002 : Step(341): len = 211513, overlap = 205.156
PHY-3002 : Step(342): len = 211748, overlap = 209.531
PHY-3002 : Step(343): len = 213706, overlap = 205.25
PHY-3002 : Step(344): len = 214878, overlap = 201.5
PHY-3002 : Step(345): len = 219394, overlap = 187.75
PHY-3002 : Step(346): len = 222193, overlap = 188.938
PHY-3002 : Step(347): len = 224335, overlap = 195.5
PHY-3002 : Step(348): len = 225314, overlap = 202
PHY-3002 : Step(349): len = 225685, overlap = 201.75
PHY-3002 : Step(350): len = 226601, overlap = 204.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013942s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 702488, over cnt = 2091(5%), over = 4570, worst = 15
PHY-1002 : len = 718152, over cnt = 2013(5%), over = 3837, worst = 11
PHY-1002 : len = 809880, over cnt = 1487(4%), over = 2454, worst = 10
PHY-1002 : len = 874744, over cnt = 846(2%), over = 1296, worst = 6
PHY-1002 : len = 917248, over cnt = 492(1%), over = 817, worst = 6
PHY-1001 : End global iterations;  1.351655s wall, 2.000000s user + 0.078125s system = 2.078125s CPU (153.7%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 75.63, top10 = 66.25, top15 = 58.75.
PHY-3001 : End congestion estimation;  1.523985s wall, 2.156250s user + 0.078125s system = 2.234375s CPU (146.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.43959e-06
PHY-3002 : Step(351): len = 226446, overlap = 188.063
PHY-3002 : Step(352): len = 224900, overlap = 207.281
PHY-3002 : Step(353): len = 212333, overlap = 240.656
PHY-3002 : Step(354): len = 201612, overlap = 269.375
PHY-3002 : Step(355): len = 185166, overlap = 322.656
PHY-3002 : Step(356): len = 174133, overlap = 351.125
PHY-3002 : Step(357): len = 166472, overlap = 351.75
PHY-3002 : Step(358): len = 162952, overlap = 358.781
PHY-3002 : Step(359): len = 158424, overlap = 359.219
PHY-3002 : Step(360): len = 154210, overlap = 363.094
PHY-3002 : Step(361): len = 152745, overlap = 363.969
PHY-3002 : Step(362): len = 150708, overlap = 363.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.87918e-06
PHY-3002 : Step(363): len = 160988, overlap = 353.969
PHY-3002 : Step(364): len = 163969, overlap = 351.313
PHY-3002 : Step(365): len = 165274, overlap = 338.531
PHY-3002 : Step(366): len = 167367, overlap = 325.719
PHY-3002 : Step(367): len = 169174, overlap = 318.781
PHY-3002 : Step(368): len = 171226, overlap = 300.906
PHY-3002 : Step(369): len = 171073, overlap = 299.438
PHY-3002 : Step(370): len = 171949, overlap = 296.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.75835e-06
PHY-3002 : Step(371): len = 182334, overlap = 289.75
PHY-3002 : Step(372): len = 194305, overlap = 277.844
PHY-3002 : Step(373): len = 207727, overlap = 252.688
PHY-3002 : Step(374): len = 212222, overlap = 240.969
PHY-3002 : Step(375): len = 206200, overlap = 241.719
PHY-3002 : Step(376): len = 200651, overlap = 237.938
PHY-3002 : Step(377): len = 199986, overlap = 238.125
PHY-3002 : Step(378): len = 199711, overlap = 237.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.07853e-05
PHY-3002 : Step(379): len = 216740, overlap = 217.125
PHY-3002 : Step(380): len = 230429, overlap = 193
PHY-3002 : Step(381): len = 239943, overlap = 174.125
PHY-3002 : Step(382): len = 244024, overlap = 152.469
PHY-3002 : Step(383): len = 240152, overlap = 140.313
PHY-3002 : Step(384): len = 237786, overlap = 130.719
PHY-3002 : Step(385): len = 237882, overlap = 128.875
PHY-3002 : Step(386): len = 237817, overlap = 125.469
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.08219e-05
PHY-3002 : Step(387): len = 259391, overlap = 96.4688
PHY-3002 : Step(388): len = 274571, overlap = 68.8438
PHY-3002 : Step(389): len = 281665, overlap = 56.6563
PHY-3002 : Step(390): len = 282724, overlap = 45.5625
PHY-3002 : Step(391): len = 280872, overlap = 43.7813
PHY-3002 : Step(392): len = 280799, overlap = 44.8125
PHY-3002 : Step(393): len = 279520, overlap = 48.4063
PHY-3002 : Step(394): len = 279309, overlap = 49.25
PHY-3002 : Step(395): len = 279544, overlap = 49.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.16438e-05
PHY-3002 : Step(396): len = 297994, overlap = 27.8125
PHY-3002 : Step(397): len = 310045, overlap = 23.5
PHY-3002 : Step(398): len = 316438, overlap = 20.3125
PHY-3002 : Step(399): len = 316380, overlap = 12
PHY-3002 : Step(400): len = 313873, overlap = 8.8125
PHY-3002 : Step(401): len = 313201, overlap = 6.1875
PHY-3002 : Step(402): len = 313910, overlap = 7.5625
PHY-3002 : Step(403): len = 314518, overlap = 7.8125
PHY-3002 : Step(404): len = 314154, overlap = 8.84375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.32877e-05
PHY-3002 : Step(405): len = 333701, overlap = 6.8125
PHY-3002 : Step(406): len = 342840, overlap = 7.15625
PHY-3002 : Step(407): len = 350017, overlap = 5.46875
PHY-3002 : Step(408): len = 350492, overlap = 2.21875
PHY-3002 : Step(409): len = 349189, overlap = 2.875
PHY-3002 : Step(410): len = 348326, overlap = 5.4375
PHY-3002 : Step(411): len = 348609, overlap = 6.1875
PHY-3002 : Step(412): len = 348879, overlap = 4.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000166575
PHY-3002 : Step(413): len = 362092, overlap = 6.125
PHY-3002 : Step(414): len = 367808, overlap = 7.84375
PHY-3002 : Step(415): len = 372541, overlap = 8.5
PHY-3002 : Step(416): len = 372782, overlap = 8.40625
PHY-3002 : Step(417): len = 373004, overlap = 8.0625
PHY-3002 : Step(418): len = 373264, overlap = 3.90625
PHY-3002 : Step(419): len = 374112, overlap = 5.21875
PHY-3002 : Step(420): len = 374300, overlap = 2.75
PHY-3002 : Step(421): len = 374548, overlap = 2.4375
PHY-3002 : Step(422): len = 374457, overlap = 3.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000333151
PHY-3002 : Step(423): len = 380519, overlap = 3
PHY-3002 : Step(424): len = 384108, overlap = 2.75
PHY-3002 : Step(425): len = 390584, overlap = 2.6875
PHY-3002 : Step(426): len = 389198, overlap = 3.125
PHY-3002 : Step(427): len = 388773, overlap = 3.1875
PHY-3002 : Step(428): len = 388547, overlap = 3.1875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000542856
PHY-3002 : Step(429): len = 393076, overlap = 3
PHY-3002 : Step(430): len = 396879, overlap = 3
PHY-3002 : Step(431): len = 400536, overlap = 3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.20026e+06, over cnt = 546(1%), over = 886, worst = 13
PHY-1002 : len = 1.20576e+06, over cnt = 329(0%), over = 489, worst = 6
PHY-1002 : len = 1.21272e+06, over cnt = 192(0%), over = 264, worst = 6
PHY-1002 : len = 1.21435e+06, over cnt = 150(0%), over = 199, worst = 6
PHY-1002 : len = 1.20859e+06, over cnt = 98(0%), over = 133, worst = 4
PHY-1001 : End global iterations;  0.525202s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (220.2%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 49.38, top10 = 43.75, top15 = 39.38.
PHY-3001 : End congestion estimation;  0.721318s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (190.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000133691
PHY-3002 : Step(432): len = 395106, overlap = 11.5313
PHY-3002 : Step(433): len = 391810, overlap = 10.5313
PHY-3002 : Step(434): len = 379544, overlap = 7.4375
PHY-3002 : Step(435): len = 368359, overlap = 7.3125
PHY-3002 : Step(436): len = 363110, overlap = 10.9688
PHY-3002 : Step(437): len = 354293, overlap = 10
PHY-3002 : Step(438): len = 345489, overlap = 10.0625
PHY-3002 : Step(439): len = 341114, overlap = 10.3125
PHY-3002 : Step(440): len = 337420, overlap = 9.875
PHY-3002 : Step(441): len = 334679, overlap = 9.9375
PHY-3002 : Step(442): len = 333321, overlap = 11.6563
PHY-3002 : Step(443): len = 331486, overlap = 11.5625
PHY-3002 : Step(444): len = 329673, overlap = 12.8125
PHY-3002 : Step(445): len = 327536, overlap = 10.4063
PHY-3002 : Step(446): len = 326235, overlap = 14.1563
PHY-3002 : Step(447): len = 324434, overlap = 12.6875
PHY-3002 : Step(448): len = 323883, overlap = 10.5625
PHY-3002 : Step(449): len = 322984, overlap = 10.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000267383
PHY-3002 : Step(450): len = 331742, overlap = 8.71875
PHY-3002 : Step(451): len = 335712, overlap = 8
PHY-3002 : Step(452): len = 339490, overlap = 7.5625
PHY-3002 : Step(453): len = 342299, overlap = 6.09375
PHY-3002 : Step(454): len = 344593, overlap = 5.625
PHY-3002 : Step(455): len = 345582, overlap = 5.96875
PHY-3002 : Step(456): len = 346003, overlap = 5.75
PHY-3002 : Step(457): len = 346424, overlap = 5.90625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000523909
PHY-3002 : Step(458): len = 349617, overlap = 3.6875
PHY-3002 : Step(459): len = 354553, overlap = 3.25
PHY-3002 : Step(460): len = 364523, overlap = 3.625
PHY-3002 : Step(461): len = 368403, overlap = 3.46875
PHY-3002 : Step(462): len = 369760, overlap = 3.9375
PHY-3002 : Step(463): len = 370517, overlap = 4.4375
PHY-3002 : Step(464): len = 370632, overlap = 4.375
PHY-3002 : Step(465): len = 370763, overlap = 4.09375
PHY-3002 : Step(466): len = 370849, overlap = 3.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00093908
PHY-3002 : Step(467): len = 372658, overlap = 3.875
PHY-3002 : Step(468): len = 375045, overlap = 3.40625
PHY-3002 : Step(469): len = 379244, overlap = 2.96875
PHY-3002 : Step(470): len = 384713, overlap = 3.28125
PHY-3002 : Step(471): len = 386976, overlap = 2.6875
PHY-3002 : Step(472): len = 388787, overlap = 2.8125
PHY-3002 : Step(473): len = 389929, overlap = 2.46875
PHY-3002 : Step(474): len = 389868, overlap = 2.6875
PHY-3002 : Step(475): len = 389755, overlap = 2.4375
PHY-3002 : Step(476): len = 389342, overlap = 2.125
PHY-3002 : Step(477): len = 388983, overlap = 2.53125
PHY-3002 : Step(478): len = 388699, overlap = 2.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00174019
PHY-3002 : Step(479): len = 390147, overlap = 2.875
PHY-3002 : Step(480): len = 392480, overlap = 2.59375
PHY-3002 : Step(481): len = 395401, overlap = 1.78125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 68.25 peak overflow 0.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.23635e+06, over cnt = 354(1%), over = 481, worst = 5
PHY-1002 : len = 1.23833e+06, over cnt = 236(0%), over = 314, worst = 4
PHY-1002 : len = 1.23865e+06, over cnt = 189(0%), over = 251, worst = 4
PHY-1002 : len = 1.23873e+06, over cnt = 149(0%), over = 198, worst = 4
PHY-1002 : len = 1.23807e+06, over cnt = 119(0%), over = 160, worst = 4
PHY-1001 : End global iterations;  0.430273s wall, 1.218750s user + 0.078125s system = 1.296875s CPU (301.4%)

PHY-1001 : Congestion index: top1 = 56.88, top5 = 48.13, top10 = 43.75, top15 = 39.38.
PHY-1001 : End incremental global routing;  0.620505s wall, 1.437500s user + 0.078125s system = 1.515625s CPU (244.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 31803, tnet num: 6703, tinst num: 6457, tnode num: 36556, tedge num: 52026.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.393776s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (103.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.548738s wall, 2.328125s user + 0.125000s system = 2.453125s CPU (158.4%)

OPT-1001 : End physical optimization;  1.624707s wall, 2.406250s user + 0.125000s system = 2.531250s CPU (155.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4888 LUT to BLE ...
SYN-4008 : Packed 4888 LUT and 572 SEQ to BLE.
SYN-4003 : Packing 840 remaining SEQ's ...
SYN-4005 : Packed 821 SEQ with LUT/SLICE
SYN-4006 : 3496 single LUT's are left
SYN-4006 : 19 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4907/5066 primitive instances ...
PHY-3001 : End packing;  0.956618s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (104.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2923 instances
RUN-1001 : 1419 mslices, 1419 lslices, 13 pads, 64 brams, 3 dsps
RUN-1001 : There are total 6295 nets
RUN-1001 : 2924 nets have 2 pins
RUN-1001 : 2371 nets have [3 - 5] pins
RUN-1001 : 542 nets have [6 - 10] pins
RUN-1001 : 232 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2921 instances, 2838 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 410599, Over = 16
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.26187e+06, over cnt = 342(0%), over = 424, worst = 4
PHY-1002 : len = 1.26328e+06, over cnt = 255(0%), over = 303, worst = 3
PHY-1002 : len = 1.26397e+06, over cnt = 184(0%), over = 216, worst = 3
PHY-1002 : len = 1.26059e+06, over cnt = 129(0%), over = 150, worst = 3
PHY-1002 : len = 1.25978e+06, over cnt = 111(0%), over = 132, worst = 3
PHY-1001 : End global iterations;  0.427775s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (211.9%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 49.38, top10 = 43.75, top15 = 39.38.
PHY-3001 : End congestion estimation;  0.664427s wall, 1.125000s user + 0.062500s system = 1.187500s CPU (178.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.23662e-05
PHY-3002 : Step(482): len = 392588, overlap = 24.75
PHY-3002 : Step(483): len = 376990, overlap = 31
PHY-3002 : Step(484): len = 363316, overlap = 48.25
PHY-3002 : Step(485): len = 354869, overlap = 42
PHY-3002 : Step(486): len = 348066, overlap = 45.5
PHY-3002 : Step(487): len = 343904, overlap = 49.25
PHY-3002 : Step(488): len = 338420, overlap = 51
PHY-3002 : Step(489): len = 335843, overlap = 50.5
PHY-3002 : Step(490): len = 333010, overlap = 53.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.47325e-05
PHY-3002 : Step(491): len = 349495, overlap = 39.75
PHY-3002 : Step(492): len = 362743, overlap = 31.75
PHY-3002 : Step(493): len = 362192, overlap = 27
PHY-3002 : Step(494): len = 362256, overlap = 28.5
PHY-3002 : Step(495): len = 363697, overlap = 26.75
PHY-3002 : Step(496): len = 365451, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000164287
PHY-3002 : Step(497): len = 377744, overlap = 20
PHY-3002 : Step(498): len = 389869, overlap = 18.5
PHY-3002 : Step(499): len = 390704, overlap = 16.5
PHY-3002 : Step(500): len = 393145, overlap = 15.25
PHY-3002 : Step(501): len = 397967, overlap = 14.5
PHY-3002 : Step(502): len = 402636, overlap = 12.5
PHY-3002 : Step(503): len = 406111, overlap = 12.5
PHY-3002 : Step(504): len = 407738, overlap = 11.5
PHY-3002 : Step(505): len = 407966, overlap = 10
PHY-3002 : Step(506): len = 408575, overlap = 10.75
PHY-3002 : Step(507): len = 409679, overlap = 10.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000320236
PHY-3002 : Step(508): len = 416701, overlap = 7.5
PHY-3002 : Step(509): len = 425365, overlap = 5.75
PHY-3002 : Step(510): len = 429341, overlap = 5.75
PHY-3002 : Step(511): len = 432327, overlap = 5.25
PHY-3002 : Step(512): len = 435850, overlap = 4.75
PHY-3002 : Step(513): len = 438450, overlap = 3.5
PHY-3002 : Step(514): len = 439705, overlap = 5.75
PHY-3002 : Step(515): len = 440752, overlap = 6
PHY-3002 : Step(516): len = 441665, overlap = 4.75
PHY-3002 : Step(517): len = 441492, overlap = 4.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000638307
PHY-3002 : Step(518): len = 446159, overlap = 2.5
PHY-3002 : Step(519): len = 452116, overlap = 3.25
PHY-3002 : Step(520): len = 453127, overlap = 3.75
PHY-3002 : Step(521): len = 453903, overlap = 4
PHY-3002 : Step(522): len = 455411, overlap = 4.25
PHY-3002 : Step(523): len = 456510, overlap = 4
PHY-3002 : Step(524): len = 456739, overlap = 3.75
PHY-3002 : Step(525): len = 457412, overlap = 4
PHY-3002 : Step(526): len = 458119, overlap = 4.5
PHY-3002 : Step(527): len = 457673, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00124153
PHY-3002 : Step(528): len = 459559, overlap = 4.75
PHY-3002 : Step(529): len = 462392, overlap = 4.75
PHY-3002 : Step(530): len = 463950, overlap = 4.5
PHY-3002 : Step(531): len = 464013, overlap = 5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00225779
PHY-3002 : Step(532): len = 465153, overlap = 5
PHY-3002 : Step(533): len = 467455, overlap = 5
PHY-3002 : Step(534): len = 471187, overlap = 5
PHY-3002 : Step(535): len = 471216, overlap = 4.5
PHY-3002 : Step(536): len = 470789, overlap = 4.25
PHY-3002 : Step(537): len = 470314, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.490761s wall, 1.140625s user + 2.468750s system = 3.609375s CPU (242.1%)

PHY-3001 : Trial Legalized: Len = 478870
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44877e+06, over cnt = 195(0%), over = 220, worst = 2
PHY-1002 : len = 1.44958e+06, over cnt = 135(0%), over = 151, worst = 2
PHY-1002 : len = 1.44927e+06, over cnt = 85(0%), over = 96, worst = 2
PHY-1002 : len = 1.44832e+06, over cnt = 62(0%), over = 69, worst = 2
PHY-1002 : len = 1.44543e+06, over cnt = 43(0%), over = 48, worst = 2
PHY-1001 : End global iterations;  0.468000s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (230.4%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 48.75, top10 = 43.13, top15 = 39.38.
PHY-3001 : End congestion estimation;  0.715765s wall, 1.250000s user + 0.078125s system = 1.328125s CPU (185.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00011632
PHY-3002 : Step(538): len = 452211, overlap = 4
PHY-3002 : Step(539): len = 439352, overlap = 6.5
PHY-3002 : Step(540): len = 431713, overlap = 7.25
PHY-3002 : Step(541): len = 425933, overlap = 9
PHY-3002 : Step(542): len = 423250, overlap = 8
PHY-3002 : Step(543): len = 419599, overlap = 10.5
PHY-3002 : Step(544): len = 418398, overlap = 10.75
PHY-3002 : Step(545): len = 416228, overlap = 11.75
PHY-3002 : Step(546): len = 415901, overlap = 11.25
PHY-3002 : Step(547): len = 415147, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039567s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.5%)

PHY-3001 : Legalized: Len = 421600, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016927s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (276.9%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 421648, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30014e+06, over cnt = 240(0%), over = 279, worst = 3
PHY-1002 : len = 1.30104e+06, over cnt = 171(0%), over = 196, worst = 3
PHY-1002 : len = 1.30064e+06, over cnt = 116(0%), over = 135, worst = 3
PHY-1002 : len = 1.29299e+06, over cnt = 90(0%), over = 104, worst = 3
PHY-1002 : len = 1.27153e+06, over cnt = 61(0%), over = 70, worst = 3
PHY-1001 : End global iterations;  0.474865s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (220.5%)

PHY-1001 : Congestion index: top1 = 56.25, top5 = 48.75, top10 = 43.13, top15 = 40.00.
PHY-1001 : End incremental global routing;  0.690357s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (183.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 31771, tnet num: 6293, tinst num: 2921, tnode num: 35978, tedge num: 53642.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.714002s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (105.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.217789s wall, 2.781250s user + 0.046875s system = 2.828125s CPU (127.5%)

OPT-1001 : End physical optimization;  2.291218s wall, 2.843750s user + 0.062500s system = 2.906250s CPU (126.8%)

RUN-1003 : finish command "place" in  21.688771s wall, 47.187500s user + 10.843750s system = 58.031250s CPU (267.6%)

RUN-1004 : used memory is 919 MB, reserved memory is 916 MB, peak memory is 1338 MB
RUN-1002 : start command "report_area -io_info -file EG4S_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        13
  #input                    3
  #output                   9
  #inout                    1

Utilization Statistics
#lut                     5410   out of  19600   27.60%
#reg                     1412   out of  19600    7.20%
#le                      5429
  #lut only              4017   out of   5429   73.99%
  #reg only                19   out of   5429    0.35%
  #lut&reg               1393   out of   5429   25.66%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       13   out of    188    6.91%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

   Name     Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   RSTn       INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  SWCLK       INPUT         R2        LVCMOS25          N/A          PULLUP      NONE    
   clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
  LED[7]     OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  LED[6]     OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  LED[5]     OUTPUT        E13        LVCMOS25           8            NONE       NONE    
  LED[4]     OUTPUT        C16        LVCMOS25           8            NONE       NONE    
  LED[3]     OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  LED[2]     OUTPUT        B16        LVCMOS25           8            NONE       NONE    
  LED[1]     OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  LED[0]     OUTPUT        B14        LVCMOS25           8            NONE       NONE    
  LEDclk     OUTPUT         F5        LVCMOS25           8            NONE       NONE    
  SWDIO       INOUT         P2        LVCMOS25           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5429  |5336   |74     |1412   |64     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 2923 instances
RUN-1001 : 1419 mslices, 1419 lslices, 13 pads, 64 brams, 3 dsps
RUN-1001 : There are total 6295 nets
RUN-1001 : 2924 nets have 2 pins
RUN-1001 : 2371 nets have [3 - 5] pins
RUN-1001 : 542 nets have [6 - 10] pins
RUN-1001 : 232 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30014e+06, over cnt = 240(0%), over = 279, worst = 3
PHY-1002 : len = 1.30104e+06, over cnt = 171(0%), over = 196, worst = 3
PHY-1002 : len = 1.29802e+06, over cnt = 115(0%), over = 136, worst = 3
PHY-1002 : len = 1.26755e+06, over cnt = 58(0%), over = 65, worst = 3
PHY-1002 : len = 1.1984e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.538969s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (223.2%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 46.88, top10 = 41.88, top15 = 38.75.
PHY-1001 : End global routing;  1.083975s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (161.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LEDclk_pad_gclk_net will be merged with clock LEDclk_pad
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 75880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.203287s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (107.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 75880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.71602e+06, over cnt = 454(0%), over = 456, worst = 2
PHY-1001 : End Routed; 26.762320s wall, 40.890625s user + 0.656250s system = 41.546875s CPU (155.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.69337e+06, over cnt = 130(0%), over = 130, worst = 1
PHY-1001 : End DR Iter 1; 2.910570s wall, 3.625000s user + 0.046875s system = 3.671875s CPU (126.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.68502e+06, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 2; 1.038898s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (106.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.68463e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.68463e+06
PHY-1001 : End DR Iter 3; 0.189830s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (107.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LEDclk_pad_gclk_net will be merged with clock LEDclk_pad
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  35.262534s wall, 50.062500s user + 0.890625s system = 50.953125s CPU (144.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  36.694288s wall, 52.125000s user + 0.937500s system = 53.062500s CPU (144.6%)

RUN-1004 : used memory is 927 MB, reserved memory is 924 MB, peak memory is 1338 MB
RUN-1002 : start command "report_area -io_info -file EG4S_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        13
  #input                    3
  #output                   9
  #inout                    1

Utilization Statistics
#lut                     5410   out of  19600   27.60%
#reg                     1412   out of  19600    7.20%
#le                      5429
  #lut only              4017   out of   5429   73.99%
  #reg only                19   out of   5429    0.35%
  #lut&reg               1393   out of   5429   25.66%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       13   out of    188    6.91%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

   Name     Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   RSTn       INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
  SWCLK       INPUT         R2        LVCMOS25          N/A          PULLUP      NONE    
   clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
  LED[7]     OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  LED[6]     OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  LED[5]     OUTPUT        E13        LVCMOS25           8            NONE       NONE    
  LED[4]     OUTPUT        C16        LVCMOS25           8            NONE       NONE    
  LED[3]     OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  LED[2]     OUTPUT        B16        LVCMOS25           8            NONE       NONE    
  LED[1]     OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  LED[0]     OUTPUT        B14        LVCMOS25           8            NONE       NONE    
  LEDclk     OUTPUT         F5        LVCMOS25           8            NONE       NONE    
  SWDIO       INOUT         P2        LVCMOS25           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5429  |5336   |74     |1412   |64     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2911  
    #2          2       1479  
    #3          3       455   
    #4          4       437   
    #5        5-10      586   
    #6        11-50     360   
    #7       51-100      48   
    #8       101-500     1    
  Average     3.86            

RUN-1002 : start command "export_db EG4S_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db EG4S_pr.db" in  3.720524s wall, 3.531250s user + 0.250000s system = 3.781250s CPU (101.6%)

RUN-1004 : used memory is 929 MB, reserved memory is 926 MB, peak memory is 1338 MB
RUN-1002 : start command "bitgen -bit EG4S.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 2923
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6295, pip num: 93401
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2754 valid insts, and 240767 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file EG4S.bit.
RUN-1003 : finish command "bitgen -bit EG4S.bit -version 0X00 -g ucode:001100000000000000000000" in  10.580810s wall, 73.937500s user + 0.265625s system = 74.203125s CPU (701.3%)

RUN-1004 : used memory is 999 MB, reserved memory is 990 MB, peak memory is 1338 MB
RUN-1002 : start command "download -bit EG4S.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit EG4S.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit EG4S.bit" in  1.432744s wall, 1.390625s user + 0.062500s system = 1.453125s CPU (101.4%)

RUN-1004 : used memory is 1123 MB, reserved memory is 1104 MB, peak memory is 1338 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  8.318385s wall, 0.828125s user + 0.609375s system = 1.437500s CPU (17.3%)

RUN-1004 : used memory is 1154 MB, reserved memory is 1137 MB, peak memory is 1338 MB
RUN-1003 : finish command "download -bit EG4S.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.164791s wall, 2.406250s user + 0.703125s system = 3.109375s CPU (30.6%)

RUN-1004 : used memory is 1096 MB, reserved memory is 1079 MB, peak memory is 1338 MB
GUI-1001 : Download success!
