#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Dec 29 13:21:56 2022
# Process ID: 10948
# Current directory: C:/Projekt/files/mic-1-project/verilog/top-level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15784 C:\Projekt\files\mic-1-project\verilog\top-level\top_level_basys3.xpr
# Log file: C:/Projekt/files/mic-1-project/verilog/top-level/vivado.log
# Journal file: C:/Projekt/files/mic-1-project/verilog/top-level\vivado.jou
# Running On: DESKTOP-SNAS2Q5, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 16966 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/faizs/Desktop/IPCORE_UART_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/faizs/Desktop/3_ip_core_32bit'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1113.137 ; gain = 337.723
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mic1_basys3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11014] non-net output port 'rdata' cannot be initialized at declaration in SystemVerilog mode [C:/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:9]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_UART' is not allowed [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_MIC' is not allowed [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_GUI' is not allowed [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1903.867 ; gain = 396.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mic1_basys3' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:80]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_100_to_6MHz' [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_100_to_6MHz_clk_wiz' [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 38.250000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 127.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_100_to_6MHz_clk_wiz' (0#1) [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_100_to_6MHz' (0#1) [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.v:68]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Projekt/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [C:/Projekt/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Projekt/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
	Parameter MAX_COUNT bound to: 511 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Projekt/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detection' [C:/Projekt/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detection' (0#1) [C:/Projekt/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mic1_soc' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
	Parameter MIC1_PROGRAM bound to: add.mem - type: string 
	Parameter MIC1_MICROCODE bound to: microcode.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mic1' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Projekt/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Projekt/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Projekt/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Projekt/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mic1' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_baud' [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
	Parameter CNT_W bound to: 24 - type: integer 
	Parameter CNT_INC bound to: 24'b000001101000110110111001 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud' (0#1) [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'control_store' [C:/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
	Parameter INIT_F bound to: microcode.mem - type: string 
INFO: [Synth 8-251] Loading microprogram microcode.mem into control_store. [C:/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:16]
INFO: [Synth 8-3876] $readmem data file 'microcode.mem' is read successfully [C:/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'control_store' (0#1) [C:/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
INFO: [Synth 8-6157] synthesizing module 'main_memory' [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
	Parameter INIT_F bound to: add.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-251] Loading program add.mem into main_memory. [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:18]
INFO: [Synth 8-3876] $readmem data file 'add.mem' is read successfully [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'main_memory' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'memory_manager' [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'memory_manager' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'mic1_soc' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'w_en' does not match port width (1) of module 'mic1_soc' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:191]
WARNING: [Synth 8-689] width (32) of port connection 'r_en' does not match port width (1) of module 'mic1_soc' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:192]
INFO: [Synth 8-6157] synthesizing module 'IP006_uart_reg32_0' [C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/realtime/IP006_uart_reg32_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IP006_uart_reg32_0' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/realtime/IP006_uart_reg32_0_stub.v:5]
WARNING: [Synth 8-7071] port 'uartB_rxd' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'input_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'output_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'output_written' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg004' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg005' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg006' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg007' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg008' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg009' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00A' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00B' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00C' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00D' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00E' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00F' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'uartB_txd' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7023] instance 'uart_reg' of module 'IP006_uart_reg32_0' has 41 connections declared, but only 24 given [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
INFO: [Synth 8-6157] synthesizing module 'MUX_DEMUX' [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_DEMUX' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mic1_basys3' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-6014] Unused sequential element sample_a_reg was removed.  [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:57]
WARNING: [Synth 8-6014] Unused sequential element sample_c_reg was removed.  [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:59]
WARNING: [Synth 8-6014] Unused sequential element my_input_reg was removed.  [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:101]
WARNING: [Synth 8-6014] Unused sequential element tx_start_reg was removed.  [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:162]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mic1_soc'. This will prevent further optimization [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:184]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:80]
WARNING: [Synth 8-7129] Port clk in module memory_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[31] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[30] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[29] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[28] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[27] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[26] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[25] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[24] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[23] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[22] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[21] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[20] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[19] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[18] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[17] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[16] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[15] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[14] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[13] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[12] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[11] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[10] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[9] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[8] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[8] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[7] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[6] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[5] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[4] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[3] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[2] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[1] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[0] in module control_store is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2017.016 ; gain = 510.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2017.016 ; gain = 510.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2017.016 ; gain = 510.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/vio_0_1/vio_0.dcp' for cell 'vio_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/IP006_uart_reg32_0_1/IP006_uart_reg32_0.dcp' for cell 'uart_reg'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.307 . Memory (MB): peak = 2017.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc]
WARNING: [Vivado 12-584] No ports matched 'TX'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'RX'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'RX'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'TX'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'r_data[31]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'r_data[30]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'r_data[29]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'r_data[28]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'r_data[27]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'r_data[26]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'r_data[25]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'r_data[24]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'r_data[23]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'r_data[22]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'r_data[21]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'r_data[20]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'r_data[19]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'r_data[18]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'r_data[17]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'r_data[16]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'r_data[15]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'r_data[14]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'r_data[13]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'r_data[12]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'r_data[11]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'r_data[10]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'r_data[9]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'r_data[8]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'r_data[7]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'r_data[6]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'r_data[5]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'r_data[4]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'r_data[3]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'r_data[2]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'r_data[1]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'r_data[0]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'r_data[31]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'r_data[30]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'r_data[29]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'r_data[28]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'r_data[27]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'r_data[26]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'r_data[25]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'r_data[24]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'r_data[23]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'r_data[22]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'r_data[21]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'r_data[20]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'r_data[19]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'r_data[18]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'r_data[17]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'r_data[16]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'r_data[15]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'r_data[14]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'r_data[13]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'r_data[12]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'r_data[11]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'r_data[10]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'r_data[9]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'r_data[8]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'r_data[7]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'r_data[6]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'r_data[5]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'r_data[4]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'r_data[3]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'r_data[2]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'r_data[1]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'r_data[0]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'r_data[31]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'r_data[30]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'r_data[29]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'r_data[28]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'r_data[27]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'r_data[26]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'r_data[25]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'r_data[24]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'r_data[23]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'r_data[22]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'r_data[21]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'r_data[20]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'r_data[19]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'r_data[18]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'r_data[17]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'r_data[16]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'r_data[15]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'r_data[14]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'r_data[13]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'r_data[12]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'r_data[11]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'r_data[10]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'r_data[9]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'r_data[8]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'r_data[7]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'r_data[6]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'r_data[5]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'r_data[4]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'r_data[3]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'r_data[2]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'r_data[1]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'r_data[0]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:128]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:128]
Finished Parsing XDC File [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mic1_basys3_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2119.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2175.035 ; gain = 668.020
64 Infos, 164 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2175.035 ; gain = 1015.250
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11014] non-net output port 'rdata' cannot be initialized at declaration in SystemVerilog mode [C:/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:9]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_UART' is not allowed [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_MIC' is not allowed [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_GUI' is not allowed [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2262.301 ; gain = 68.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mic1_basys3' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:80]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_100_to_6MHz' [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_100_to_6MHz_clk_wiz' [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 38.250000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 127.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_100_to_6MHz_clk_wiz' (0#1) [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_100_to_6MHz' (0#1) [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.v:68]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Projekt/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [C:/Projekt/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Projekt/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
	Parameter MAX_COUNT bound to: 511 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Projekt/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detection' [C:/Projekt/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detection' (0#1) [C:/Projekt/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mic1_soc' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
	Parameter MIC1_PROGRAM bound to: add.mem - type: string 
	Parameter MIC1_MICROCODE bound to: microcode.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mic1' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Projekt/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Projekt/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Projekt/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Projekt/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mic1' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_baud' [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
	Parameter CNT_W bound to: 24 - type: integer 
	Parameter CNT_INC bound to: 24'b000001101000110110111001 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud' (0#1) [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'control_store' [C:/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
	Parameter INIT_F bound to: microcode.mem - type: string 
INFO: [Synth 8-251] Loading microprogram microcode.mem into control_store. [C:/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:16]
INFO: [Synth 8-3876] $readmem data file 'microcode.mem' is read successfully [C:/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'control_store' (0#1) [C:/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
INFO: [Synth 8-6157] synthesizing module 'main_memory' [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
	Parameter INIT_F bound to: add.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-251] Loading program add.mem into main_memory. [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:18]
INFO: [Synth 8-3876] $readmem data file 'add.mem' is read successfully [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'main_memory' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'memory_manager' [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'memory_manager' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'mic1_soc' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'w_en' does not match port width (1) of module 'mic1_soc' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:191]
WARNING: [Synth 8-689] width (32) of port connection 'r_en' does not match port width (1) of module 'mic1_soc' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:192]
INFO: [Synth 8-6157] synthesizing module 'IP006_uart_reg32_0' [C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/realtime/IP006_uart_reg32_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IP006_uart_reg32_0' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/realtime/IP006_uart_reg32_0_stub.v:5]
WARNING: [Synth 8-7071] port 'input_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'output_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'output_written' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg004' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg005' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg006' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg007' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg008' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg009' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00A' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00B' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00C' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00D' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00E' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'reg00F' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7071] port 'uartB_txd' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
WARNING: [Synth 8-7023] instance 'uart_reg' of module 'IP006_uart_reg32_0' has 41 connections declared, but only 25 given [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:210]
INFO: [Synth 8-6157] synthesizing module 'MUX_DEMUX' [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_DEMUX' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mic1_basys3' (0#1) [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-6014] Unused sequential element sample_a_reg was removed.  [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:57]
WARNING: [Synth 8-6014] Unused sequential element sample_c_reg was removed.  [C:/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:59]
WARNING: [Synth 8-6014] Unused sequential element my_input_reg was removed.  [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:101]
WARNING: [Synth 8-6014] Unused sequential element tx_start_reg was removed.  [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:162]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mic1_soc'. This will prevent further optimization [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:184]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:80]
WARNING: [Synth 8-7129] Port clk in module memory_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[31] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[30] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[29] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[28] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[27] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[26] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[25] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[24] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[23] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[22] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[21] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[20] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[19] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[18] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[17] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[16] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[15] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[14] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[13] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[12] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[11] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[10] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[9] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[8] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[8] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[7] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[6] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[5] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[4] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[3] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[2] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[1] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[0] in module control_store is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2353.828 ; gain = 160.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2353.828 ; gain = 160.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2353.828 ; gain = 160.062
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/vio_0_1/vio_0.dcp' for cell 'vio_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Projekt/files/mic-1-project/verilog/top-level/.Xil/Vivado-10948-DESKTOP-SNAS2Q5/IP006_uart_reg32_0_1/IP006_uart_reg32_0.dcp' for cell 'uart_reg'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.332 . Memory (MB): peak = 2353.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc]
WARNING: [Vivado 12-584] No ports matched 'TX'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'RX'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'RX'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'TX'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'r_data[31]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'r_data[30]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'r_data[29]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'r_data[28]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'r_data[27]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'r_data[26]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'r_data[25]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'r_data[24]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'r_data[23]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'r_data[22]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'r_data[21]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'r_data[20]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'r_data[19]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'r_data[18]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'r_data[17]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'r_data[16]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'r_data[15]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'r_data[14]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'r_data[13]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'r_data[12]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'r_data[11]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'r_data[10]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'r_data[9]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'r_data[8]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'r_data[7]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'r_data[6]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'r_data[5]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'r_data[4]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'r_data[3]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'r_data[2]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'r_data[1]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'r_data[0]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'r_data[31]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'r_data[30]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'r_data[29]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'r_data[28]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'r_data[27]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'r_data[26]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'r_data[25]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'r_data[24]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'r_data[23]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'r_data[22]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'r_data[21]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'r_data[20]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'r_data[19]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'r_data[18]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'r_data[17]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'r_data[16]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'r_data[15]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'r_data[14]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'r_data[13]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'r_data[12]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'r_data[11]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'r_data[10]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'r_data[9]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'r_data[8]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'r_data[7]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'r_data[6]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'r_data[5]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'r_data[4]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'r_data[3]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'r_data[2]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'r_data[1]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'r_data[0]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'r_data[31]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'r_data[30]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'r_data[29]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'r_data[28]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'r_data[27]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'r_data[26]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'r_data[25]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'r_data[24]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'r_data[23]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'r_data[22]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'r_data[21]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'r_data[20]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'r_data[19]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'r_data[18]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'r_data[17]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'r_data[16]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'r_data[15]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'r_data[14]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'r_data[13]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'r_data[12]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'r_data[11]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'r_data[10]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'r_data[9]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'r_data[8]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'r_data[7]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'r_data[6]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'r_data[5]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'r_data[4]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'r_data[3]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'r_data[2]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'r_data[1]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'r_data[0]'. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:128]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc:128]
Finished Parsing XDC File [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mic1_basys3_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2354.660 ; gain = 160.895
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Dec 29 13:32:12 2022] Launched synth_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Dec 29 13:36:09 2022] Launched impl_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 29 13:43:44 2022] Launched impl_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Dec 29 13:45:50 2022] Launched synth_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2371.570 ; gain = 16.910
launch_runs impl_1 -jobs 8
[Thu Dec 29 13:48:57 2022] Launched impl_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/impl_1/runme.log
file mkdir C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1
file mkdir C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new
close [ open C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc w ]
add_files -fileset constrs_1 C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc
reset_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_n]]
set_property target_constrs_file C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc [current_fileset -constrset]
save_constraints -force
set_property IOSTANDARD LVCMOS33 [get_ports [list BTN]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BTN1]]
set_property IOSTANDARD LVCMOS25 [get_ports [list BTN2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BTN2]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Dec 29 13:53:22 2022] Launched synth_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mic1_basys3_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2390.195 ; gain = 4.324
reset_run synth_1
launch_runs impl_1 -jobs 8
[Thu Dec 29 13:56:22 2022] Launched synth_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/runme.log
[Thu Dec 29 13:56:22 2022] Launched impl_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Dec 29 14:02:27 2022] Launched synth_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Dec 29 14:04:36 2022] Launched impl_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mic1_basys3_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.426 ; gain = 2.230
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz_board.xdc] for cell 'clk_100to6/inst'
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc] for cell 'clk_100to6/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/clk_wiz_100_to_6MHz/clk_wiz_100_to_6MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2393.414 ; gain = 0.988
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 2394.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2691.070 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2691.070 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2691.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2759.453 ; gain = 365.027
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2759.453 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Dec 29 14:09:51 2022] Launched synth_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 8
[Thu Dec 29 14:29:41 2022] Launched impl_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 29 14:33:47 2022] Launched impl_1...
Run output will be captured here: C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 2783.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.426 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.426 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2783.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2784.586 ; gain = 1.160
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.766 ; gain = 0.996
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 14:39:34 2022...
