EESchema Schematic File Version 4
LIBS:icestick-rj45-shield-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3750 2400 1050 1800
U 5BCC5758
F0 "iCEstick connector" 50
F1 "icestick.sch" 50
F2 "FPGA_112" O R 4800 2500 50 
F3 "FPGA_113" O R 4800 2600 50 
F4 "FPGA_114" O R 4800 2700 50 
F5 "FPGA_115" O R 4800 2800 50 
F6 "FPGA_116" O R 4800 2900 50 
F7 "FPGA_117" O R 4800 3000 50 
F8 "FPGA_118" O R 4800 3100 50 
F9 "FPGA_119" O R 4800 3200 50 
F10 "FPGA_62" O R 4800 3400 50 
F11 "FPGA_61" O R 4800 3500 50 
F12 "FPGA_60" O R 4800 3600 50 
F13 "FPGA_56" O R 4800 3700 50 
F14 "FPGA_48" O R 4800 3800 50 
F15 "FPGA_47" O R 4800 3900 50 
F16 "FPGA_45" O R 4800 4000 50 
F17 "FPGA_44" O R 4800 4100 50 
$EndSheet
$Sheet
S 5800 2450 750  700 
U 5BCC578B
F0 "Isolator 1" 50
F1 "isolator.sch" 50
F2 "IN1" I L 5800 2550 50 
F3 "IN2" I L 5800 2650 50 
F4 "OUT1" O R 6550 2550 50 
F5 "OUT2" O R 6550 2650 50 
F6 "OUT3" O R 6550 2750 50 
F7 "OUT4" O R 6550 2850 50 
F8 "OUT5" O R 6550 2950 50 
F9 "OUT6" O R 6550 3050 50 
F10 "IN3" I L 5800 2750 50 
F11 "IN4" I L 5800 2850 50 
F12 "IN5" I L 5800 2950 50 
F13 "IN6" I L 5800 3050 50 
$EndSheet
$Sheet
S 5800 1450 750  200 
U 5BCC57F6
F0 "5V supply" 50
F1 "dcdc.sch" 50
$EndSheet
$Sheet
S 7700 2350 950  800 
U 5BCC584F
F0 "LED connector 1" 50
F1 "rj45.sch" 50
$EndSheet
Wire Wire Line
	4800 2550 5800 2550
Wire Wire Line
	4800 2650 5800 2650
Wire Wire Line
	4800 2750 5800 2750
Wire Wire Line
	4800 2850 5800 2850
Wire Wire Line
	4800 2950 5800 2950
Wire Wire Line
	4800 3050 5800 3050
$EndSCHEMATC
