{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499702126972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 12:55:26 2017 " "Processing started: Mon Jul 10 12:55:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499702126974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=../verilog/hazardDetection.v --source=../verilog/instructionMem.v --source=../verilog/signEx26.v --source=../verilog/parameters.v --source=../verilog/shiftLeft.v --source=../verilog/ID_EX.v --source=../verilog/pc.v --source=../verilog/mux2.v --source=../verilog/signEx16.v --source=../verilog/EX_MEM.v --source=../verilog/adder.v --source=../verilog/unitControl.v --source=../verilog/memDATA.v --source=../verilog/forwardingUnit.v --source=../verilog/alu.v --source=../verilog/MEM_WB.v --source=../verilog/mips32TOP.v --source=../verilog/registerFile.v --source=../verilog/dataMem.v --source=../verilog/IF_ID.v --source=../verilog/compare.v --source=../verilog/aluControl.v --source=../verilog/mux3.v mips32 " "Command: quartus_map --read_settings_files=on --source=../verilog/hazardDetection.v --source=../verilog/instructionMem.v --source=../verilog/signEx26.v --source=../verilog/parameters.v --source=../verilog/shiftLeft.v --source=../verilog/ID_EX.v --source=../verilog/pc.v --source=../verilog/mux2.v --source=../verilog/signEx16.v --source=../verilog/EX_MEM.v --source=../verilog/adder.v --source=../verilog/unitControl.v --source=../verilog/memDATA.v --source=../verilog/forwardingUnit.v --source=../verilog/alu.v --source=../verilog/MEM_WB.v --source=../verilog/mips32TOP.v --source=../verilog/registerFile.v --source=../verilog/dataMem.v --source=../verilog/IF_ID.v --source=../verilog/compare.v --source=../verilog/aluControl.v --source=../verilog/mux3.v mips32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499702126975 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499702127187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardDetection " "Found entity 1: hazardDetection" {  } { { "../verilog/hazardDetection.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/signEx26.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/signEx26.v" { { "Info" "ISGN_ENTITY_NAME" "1 signEx26 " "Found entity 1: signEx26" {  } { { "../verilog/signEx26.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/signEx26.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/shiftLeft.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/shiftLeft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "../verilog/shiftLeft.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/shiftLeft.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/ID_EX.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/ID_EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../verilog/ID_EX.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/ID_EX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127294 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pc.v(18) " "Verilog HDL warning at pc.v(18): extended using \"x\" or \"z\"" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499702127295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../verilog/mux2.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mux2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/signEx16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/signEx16.v" { { "Info" "ISGN_ENTITY_NAME" "1 signEx16 " "Found entity 1: signEx16" {  } { { "../verilog/signEx16.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/signEx16.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../verilog/EX_MEM.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/EX_MEM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../verilog/adder.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127300 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "unitControl.v(36) " "Verilog HDL warning at unitControl.v(36): extended using \"x\" or \"z\"" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499702127301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 unitControl " "Found entity 1: unitControl" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../verilog/memDATA.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memDATA.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/forwardingUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/forwardingUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "../verilog/forwardingUnit.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/forwardingUnit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../verilog/alu.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/alu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MEM_WB.v(26) " "Verilog HDL information at MEM_WB.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/MEM_WB.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1499702127309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../verilog/MEM_WB.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips32TOP " "Found entity 1: mips32TOP" {  } { { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../verilog/registerFile.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../verilog/IF_ID.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/compare.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "../verilog/compare.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/compare.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/aluControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/aluControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluControl " "Found entity 1: aluControl" {  } { { "../verilog/aluControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/aluControl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../verilog/mux3.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mux3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "destReg mips32TOP.v(126) " "Verilog HDL Implicit Net warning at mips32TOP.v(126): created implicit net for \"destReg\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702127323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "offset16ID mips32TOP.v(174) " "Verilog HDL Implicit Net warning at mips32TOP.v(174): created implicit net for \"offset16ID\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702127323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips32TOP " "Elaborating entity \"mips32TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499702127410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "../verilog/mips32TOP.v" "pc" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127474 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "pc.v(18) " "Verilog HDL Case Statement warning at pc.v(18): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 18 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Quartus II" 0 -1 1499702127475 "|mips32TOP|PC:pc"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pc.v(17) " "Verilog HDL Case Statement warning at pc.v(17): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 17 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1499702127475 "|mips32TOP|PC:pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC pc.v(17) " "Verilog HDL Always Construct warning at pc.v(17): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499702127475 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] pc.v(20) " "Inferred latch for \"PC\[0\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127476 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] pc.v(20) " "Inferred latch for \"PC\[1\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127476 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] pc.v(20) " "Inferred latch for \"PC\[2\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127476 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] pc.v(20) " "Inferred latch for \"PC\[3\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127476 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] pc.v(20) " "Inferred latch for \"PC\[4\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127476 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] pc.v(20) " "Inferred latch for \"PC\[5\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127476 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] pc.v(20) " "Inferred latch for \"PC\[6\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127476 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] pc.v(20) " "Inferred latch for \"PC\[7\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127476 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] pc.v(20) " "Inferred latch for \"PC\[8\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127476 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] pc.v(20) " "Inferred latch for \"PC\[9\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127476 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] pc.v(20) " "Inferred latch for \"PC\[10\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] pc.v(20) " "Inferred latch for \"PC\[11\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] pc.v(20) " "Inferred latch for \"PC\[12\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] pc.v(20) " "Inferred latch for \"PC\[13\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] pc.v(20) " "Inferred latch for \"PC\[14\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] pc.v(20) " "Inferred latch for \"PC\[15\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[16\] pc.v(20) " "Inferred latch for \"PC\[16\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[17\] pc.v(20) " "Inferred latch for \"PC\[17\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[18\] pc.v(20) " "Inferred latch for \"PC\[18\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[19\] pc.v(20) " "Inferred latch for \"PC\[19\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[20\] pc.v(20) " "Inferred latch for \"PC\[20\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[21\] pc.v(20) " "Inferred latch for \"PC\[21\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127477 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[22\] pc.v(20) " "Inferred latch for \"PC\[22\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127478 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[23\] pc.v(20) " "Inferred latch for \"PC\[23\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127478 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[24\] pc.v(20) " "Inferred latch for \"PC\[24\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127478 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[25\] pc.v(20) " "Inferred latch for \"PC\[25\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127478 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[26\] pc.v(20) " "Inferred latch for \"PC\[26\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127478 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[27\] pc.v(20) " "Inferred latch for \"PC\[27\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127478 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[28\] pc.v(20) " "Inferred latch for \"PC\[28\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127478 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[29\] pc.v(20) " "Inferred latch for \"PC\[29\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127478 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[30\] pc.v(20) " "Inferred latch for \"PC\[30\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127478 "|mips32TOP|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[31\] pc.v(20) " "Inferred latch for \"PC\[31\]\" at pc.v(20)" {  } { { "../verilog/pc.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127478 "|mips32TOP|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem instructionMem:instructionMem " "Elaborating entity \"instructionMem\" for hierarchy \"instructionMem:instructionMem\"" {  } { { "../verilog/mips32TOP.v" "instructionMem" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMem:instructionMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMem:instructionMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/instructionMem.v" "altsyncram_component" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMem:instructionMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMem:instructionMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702127647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMem:instructionMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMem:instructionMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoryInit/instruction.mif " "Parameter \"init_file\" = \"memoryInit/instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127648 ""}  } { { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499702127648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_job1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_job1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_job1 " "Found entity 1: altsyncram_job1" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702127713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702127713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_job1 instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated " "Elaborating entity \"altsyncram_job1\" for hierarchy \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127714 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "instruction.mif " "Width of data items in \"instruction.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" 13 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Quartus II" 0 -1 1499702127724 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "31 32 0 1 1 " "31 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 31 " "Addresses ranging from 1 to 31 are not initialized" {  } { { "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1499702127724 ""}  } { { "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1499702127724 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 32 /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif " "Memory depth (1024) in the design file differs from memory depth (32) in the Memory Initialization File \"/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1499702127725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adderIF " "Elaborating entity \"adder\" for hierarchy \"adder:adderIF\"" {  } { { "../verilog/mips32TOP.v" "adderIF" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2IF1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2IF1\"" {  } { { "../verilog/mips32TOP.v" "mux2IF1" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:ifid " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:ifid\"" {  } { { "../verilog/mips32TOP.v" "ifid" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardDetection hazardDetection:hazardDetection " "Elaborating entity \"hazardDetection\" for hierarchy \"hazardDetection:hazardDetection\"" {  } { { "../verilog/mips32TOP.v" "hazardDetection" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127809 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump hazardDetection.v(28) " "Verilog HDL Always Construct warning at hazardDetection.v(28): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/hazardDetection.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499702127810 "|mips32TOP|hazardDetection:hazardDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump hazardDetection.v(34) " "Inferred latch for \"jump\" at hazardDetection.v(34)" {  } { { "../verilog/hazardDetection.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127811 "|mips32TOP|hazardDetection:hazardDetection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unitControl unitControl:unitControl " "Elaborating entity \"unitControl\" for hierarchy \"unitControl:unitControl\"" {  } { { "../verilog/mips32TOP.v" "unitControl" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127816 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "unitControl.v(36) " "Verilog HDL Case Statement warning at unitControl.v(36): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 36 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Quartus II" 0 -1 1499702127816 "|mips32TOP|unitControl:unitControl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unitControl.v(35) " "Verilog HDL Case Statement warning at unitControl.v(35): incomplete case statement has no default case item" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1499702127817 "|mips32TOP|unitControl:unitControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controlOut unitControl.v(35) " "Verilog HDL Always Construct warning at unitControl.v(35): inferring latch(es) for variable \"controlOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499702127818 "|mips32TOP|unitControl:unitControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isJump unitControl.v(35) " "Verilog HDL Always Construct warning at unitControl.v(35): inferring latch(es) for variable \"isJump\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499702127819 "|mips32TOP|unitControl:unitControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branchSrc unitControl.v(35) " "Verilog HDL Always Construct warning at unitControl.v(35): inferring latch(es) for variable \"branchSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499702127819 "|mips32TOP|unitControl:unitControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compareCode unitControl.v(35) " "Verilog HDL Always Construct warning at unitControl.v(35): inferring latch(es) for variable \"compareCode\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1499702127819 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compareCode\[0\] unitControl.v(35) " "Inferred latch for \"compareCode\[0\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127820 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compareCode\[1\] unitControl.v(35) " "Inferred latch for \"compareCode\[1\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127820 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branchSrc\[0\] unitControl.v(35) " "Inferred latch for \"branchSrc\[0\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127820 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branchSrc\[1\] unitControl.v(35) " "Inferred latch for \"branchSrc\[1\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127820 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isJump unitControl.v(35) " "Inferred latch for \"isJump\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127820 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlOut\[0\] unitControl.v(35) " "Inferred latch for \"controlOut\[0\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127821 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlOut\[1\] unitControl.v(35) " "Inferred latch for \"controlOut\[1\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127821 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlOut\[2\] unitControl.v(35) " "Inferred latch for \"controlOut\[2\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127821 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlOut\[3\] unitControl.v(35) " "Inferred latch for \"controlOut\[3\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127821 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlOut\[4\] unitControl.v(35) " "Inferred latch for \"controlOut\[4\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127821 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlOut\[5\] unitControl.v(35) " "Inferred latch for \"controlOut\[5\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127821 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlOut\[6\] unitControl.v(35) " "Inferred latch for \"controlOut\[6\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127821 "|mips32TOP|unitControl:unitControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlOut\[7\] unitControl.v(35) " "Inferred latch for \"controlOut\[7\]\" at unitControl.v(35)" {  } { { "../verilog/unitControl.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499702127821 "|mips32TOP|unitControl:unitControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3ID3 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3ID3\"" {  } { { "../verilog/mips32TOP.v" "mux3ID3" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registerFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registerFile\"" {  } { { "../verilog/mips32TOP.v" "registerFile" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:compare " "Elaborating entity \"compare\" for hierarchy \"compare:compare\"" {  } { { "../verilog/mips32TOP.v" "compare" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signEx16 signEx16:signEx16 " "Elaborating entity \"signEx16\" for hierarchy \"signEx16:signEx16\"" {  } { { "../verilog/mips32TOP.v" "signEx16" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft shiftLeft:shiftLeft " "Elaborating entity \"shiftLeft\" for hierarchy \"shiftLeft:shiftLeft\"" {  } { { "../verilog/mips32TOP.v" "shiftLeft" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:idex " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:idex\"" {  } { { "../verilog/mips32TOP.v" "idex" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702127987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3EX3 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3EX3\"" {  } { { "../verilog/mips32TOP.v" "mux3EX3" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "../verilog/mips32TOP.v" "alu" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControl aluControl:aluControl " "Elaborating entity \"aluControl\" for hierarchy \"aluControl:aluControl\"" {  } { { "../verilog/mips32TOP.v" "aluControl" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:forwardUnit " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:forwardUnit\"" {  } { { "../verilog/mips32TOP.v" "forwardUnit" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:exmem " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:exmem\"" {  } { { "../verilog/mips32TOP.v" "exmem" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMem " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMem\"" {  } { { "../verilog/mips32TOP.v" "dataMem" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:dataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/dataMem.v" "altsyncram_component" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:dataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:dataMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:dataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:dataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoryInit/data.mif " "Parameter \"init_file\" = \"memoryInit/data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128152 ""}  } { { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499702128152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7j1 " "Found entity 1: altsyncram_i7j1" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702128227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702128227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i7j1 dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated " "Elaborating entity \"altsyncram_i7j1\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128227 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "data.mif " "Width of data items in \"data.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" 13 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Quartus II" 0 -1 1499702128234 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "31 32 0 1 1 " "31 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 31 " "Addresses ranging from 1 to 31 are not initialized" {  } { { "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1499702128234 ""}  } { { "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1499702128234 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 32 /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif " "Memory depth (16384) in the design file differs from memory depth (32) in the Memory Initialization File \"/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1499702128234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702128373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702128373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_i7j1.tdf" "decode3" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499702128429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499702128429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_i7j1.tdf" "mux2" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:memwb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:memwb\"" {  } { { "../verilog/mips32TOP.v" "memwb" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499702128456 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128644 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128644 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128644 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128645 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128645 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128645 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128645 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128645 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128645 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128647 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128647 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128647 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128648 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128648 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128651 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128653 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128655 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128658 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128670 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128674 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlWB\[2\] " "Net \"controlWB\[2\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "controlWB\[2\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128677 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlWB\[2\] " "Net \"controlWB\[2\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "controlWB\[2\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128680 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlWB\[2\] " "Net \"controlWB\[2\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "controlWB\[2\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128684 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlWB\[2\] " "Net \"controlWB\[2\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "controlWB\[2\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128687 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlWB\[2\] " "Net \"controlWB\[2\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "controlWB\[2\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128691 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlWB\[2\] " "Net \"controlWB\[2\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "controlWB\[2\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128694 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlWB\[2\] " "Net \"controlWB\[2\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "controlWB\[2\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128696 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlWB\[2\] " "Net \"controlWB\[2\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "controlWB\[2\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128699 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlWB\[2\] " "Net \"controlWB\[2\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "controlWB\[2\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128701 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlWB\[2\] " "Net \"controlWB\[2\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "controlWB\[2\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128704 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[31\] " "Net \"opcodeEX\[31\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[31\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[30\] " "Net \"opcodeEX\[30\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[30\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[29\] " "Net \"opcodeEX\[29\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[29\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[28\] " "Net \"opcodeEX\[28\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[28\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[27\] " "Net \"opcodeEX\[27\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[27\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[26\] " "Net \"opcodeEX\[26\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[26\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[25\] " "Net \"opcodeEX\[25\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[25\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[24\] " "Net \"opcodeEX\[24\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[24\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[23\] " "Net \"opcodeEX\[23\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[23\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[22\] " "Net \"opcodeEX\[22\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[22\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[21\] " "Net \"opcodeEX\[21\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[21\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[20\] " "Net \"opcodeEX\[20\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[20\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[19\] " "Net \"opcodeEX\[19\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[19\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[18\] " "Net \"opcodeEX\[18\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[18\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[17\] " "Net \"opcodeEX\[17\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[17\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[16\] " "Net \"opcodeEX\[16\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[16\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[15\] " "Net \"opcodeEX\[15\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[15\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[14\] " "Net \"opcodeEX\[14\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[14\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[13\] " "Net \"opcodeEX\[13\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[13\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[12\] " "Net \"opcodeEX\[12\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[12\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[11\] " "Net \"opcodeEX\[11\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[11\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[10\] " "Net \"opcodeEX\[10\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[10\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[9\] " "Net \"opcodeEX\[9\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[9\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[8\] " "Net \"opcodeEX\[8\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[8\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[7\] " "Net \"opcodeEX\[7\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[7\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "opcodeEX\[6\] " "Net \"opcodeEX\[6\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "opcodeEX\[6\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[5\] " "Net \"aluControlOut\[5\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[5\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "aluControlOut\[4\] " "Net \"aluControlOut\[4\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "aluControlOut\[4\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlWB\[2\] " "Net \"controlWB\[2\]\" is missing source, defaulting to GND" {  } { { "../verilog/mips32TOP.v" "controlWB\[2\]" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499702128706 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a0 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a1 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a2 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a3 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a4 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a5 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a6 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a7 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a8 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a9 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a10 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a11 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a12 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a13 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a14 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a15 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a16 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a17 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a18 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a19 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a20 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a21 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a22 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a23 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a24 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a25 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a26 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a27 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a28 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a29 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a30 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a31 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a32 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a33 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 873 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a34 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a35 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a36 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a37 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a38 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a39 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1023 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a40 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1048 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a41 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a42 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a43 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a44 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1148 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a45 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1173 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a46 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a47 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a48 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a49 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1273 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a50 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a51 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a52 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1348 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a53 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a54 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1398 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a55 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a56 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a57 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a58 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a59 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a60 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1548 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a61 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1573 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a62 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1598 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a63 " "Synthesized away node \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_i7j1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_i7j1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_i7j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/dataMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 272 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|dataMem:dataMem|altsyncram:altsyncram_component|altsyncram_i7j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[0\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[1\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[2\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[3\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[4\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[5\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[6\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[7\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[8\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[9\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[10\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[11\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[12\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[13\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[14\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[15\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[16\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[17\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[18\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[19\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[20\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[21\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[22\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[23\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[24\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[25\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[26\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[27\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[28\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[29\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[30\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[31\] " "Synthesized away node \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_job1.tdf" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../verilog/instructionMem.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } } { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702129066 "|mips32TOP|instructionMem:instructionMem|altsyncram:altsyncram_component|altsyncram_job1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1499702129066 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1499702129066 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1499702129367 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "369 " "369 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1499702129543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/mips32.map.smsg " "Generated suppressed messages file /home/darts/Documentos/GitHub/SD-2017.1/processador mips32/fpga/mips32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499702129712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499702130040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702130040 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702131054 "|mips32TOP|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/home/darts/Documentos/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499702131054 "|mips32TOP|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499702131054 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499702131055 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499702131055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499702131055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 642 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 642 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499702131119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 12:55:31 2017 " "Processing ended: Mon Jul 10 12:55:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499702131119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499702131119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499702131119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499702131119 ""}
