[11:25:26.75] /o 
              /c                          PrimeWave Design Environment 
              /c 
              /c                Version W-2024.09-SP1-2 for linux64 - Jan 15, 2025
              /c              Based on Custom Infrastructure
              /c Version W-2024.09-SP1-2
              /c 
              /c                     Copyright (c) 2004 - 2025 Synopsys, Inc.
              /c    This software and the associated documentation are proprietary to Synopsys,
              /c  Inc. This software may only be used in accordance with the terms and conditions
              /c  of a written license agreement with Synopsys, Inc. All other use, reproduction,
              /c    or distribution of this software is strictly prohibited.  Licensed Products
              /c      communicate with Synopsys servers for the purpose of providing software
              /c     updates, detecting software piracy and verifying that customers are using
              /c     Licensed Products in conformity with the applicable License Key for such
              /c   Licensed Products. Synopsys will use information gathered in connection with
              /c     this process to deliver software updates and pursue software pirates and
              /c                                    infringers.
              /c 
              /c  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
              /c             Inclusivity and Diversity" (Refer to article 000036315 at
              /c                         https://solvnetplus.synopsys.com)
              /c 
              /c Build  (OPT) Config 11252589 compiled on Wed Jan 15 11:01:36 2025 for AlmaLinux 8.4
              /c Invocation: /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069ee71b9cccebafe1c064d49f0484e1ba41a3b3a965d3326affa7ee5bd5cdccc75e88306a5142d8c44b4 -python 0 -command "source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/sim_server_init.tcl" -log /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/primewave_session0_sim_server_job1 -libDefFile /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/lib.defs
              /c Execution time: Thu Apr  3 11:25:21 2025
              /c Host: hydra12.ece.ncsu.edu
              /c Working directory: /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project
              /c 
[11:25:35.63] /m Information: Registering ICV PERC package...
[11:25:36.45] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[11:25:36.65] /o 
[11:25:36.68] /i source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/sim_server_init.tcl
[11:25:37.34] /o SimServer socket started on hydra12.ece.ncsu.edu:42175
[11:25:37.84] /m Information: Launching Waveform Viewer "cd /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/logs &&  /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/../linux64/swv/bin/swv  -bg_gui -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_0cn0tt -unique_string 424077b79e1069ee10df3d3581da22ab4d49f0484e1ba41a3b3a965d3326affa43ab9aba1263e4a517fd2571a94e2f930fc08eb121a3e686 -lic_type 2   -parent_cc_pid 3891441  > /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/logs/viewer.log 2>&1"
[11:25:37.89] /o ==== Received Msg ====
              /c len=212 sourceSoc=sock4cf241c0 msgIndex=1 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/task0/sim_script0.tcl 0 saeSession0 1 overwrite
[11:25:37.89] /o 
[11:25:41.07] /m Information: "Starting incremental netlisting for design "group8/SRAM_8x4_array/schematic"..." (NETLISTING-010)
[11:25:41.18] /o Loading: Callback files...
[11:25:41.20] /o Loading: scripts/callbacks/callbacks.tcl
[11:25:41.20] /o 
              /c [INFO] : Loading display.drf from /mnt/designkits/ncsu/FreePDK3/syncust/NCSU_TechLib_FreePDK3
              /c 
              /c  if you wish to Load other display.drf, please set shell environment valiable "iPDK_load_display_NCSU_TechLib_FreePDK3" to value = 0
[11:25:41.20] /o 
[11:25:41.26] /w Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtStarTcadGrdFile because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtLPEStarOADeviceMappingFile because it does not exist. (PREFERENCE-016)
[11:25:41.26] /w Warning: Could not set the value of preference xtStarOALayerMappingFile because it does not exist. (PREFERENCE-016)
[11:25:41.26] /o 	#######################################
[11:25:41.26] /o 	CC-PDK Library Name	: FreePDK3
[11:25:41.26] /o 	#######################################
[11:25:41.26] /o 
[11:25:41.34] /o Netlisting
[11:25:41.34] /o Creating output directories
[11:25:41.84] /o No Design Integrity rule violations found in "group8/SRAM_8x4_array/schematic"
[11:25:41.84] /o Scanning: group8/SRAM_8x4_array/schematic
[11:25:42.14] /o Scanning: group8/sram_6t/schematic
[11:25:42.35] /m Information: 
[11:25:42.35] /o Checking "group8/static_row_decoder_3by8/schematic"
[11:25:42.35] /o No rule violations found in "group8/static_row_decoder_3by8/schematic"
[11:25:42.35] /o Scanning: group8/static_row_decoder_3by8/schematic
[11:25:42.40] /o Scanning: group8/nand_i3/schematic
[11:25:42.45] /o Scanning: group8/inv/schematic
[11:25:42.53] /m Information: 
[11:25:42.53] /o Checking "group8/2to4_decoder/schematic"
[11:25:42.53] /o No rule violations found in "group8/2to4_decoder/schematic"
[11:25:42.53] /o Scanning: group8/2to4_decoder/schematic
[11:25:42.58] /m Information: 
[11:25:42.58] /o Checking "group8/precharge_logic/schematic"
[11:25:42.58] /o No rule violations found in "group8/precharge_logic/schematic"
[11:25:42.58] /o Scanning: group8/precharge_logic/schematic
[11:25:42.69] /o Scanning: group8/nand/schematic
[11:25:42.69] /o Computing terminal lists
[11:25:42.69] /o Processing terminals of module group8/sram_6t/schematic
[11:25:42.70] /o Processing terminals of module group8/nand_i3/schematic
[11:25:42.71] /o Processing terminals of module group8/inv/schematic
[11:25:42.71] /o Processing terminals of module group8/static_row_decoder_3by8/schematic
[11:25:42.71] /o Processing terminals of module group8/2to4_decoder/schematic
[11:25:42.71] /o Processing terminals of module group8/precharge_logic/schematic
[11:25:42.71] /o Processing terminals of module group8/nand/schematic
[11:25:42.71] /o Processing terminals of module group8/SRAM_8x4_array/schematic
[11:25:42.72] /o Starting netlisting
[11:25:43.16] /o Formatting group8/nand/schematic
[11:25:43.18] /m Information: "group8 nand schematic" renetlisted. (NETLISTING-056)
[11:25:43.31] /o Formatting group8/SRAM_8x4_array/schematic
[11:25:43.43] /m Information: "group8 SRAM_8x4_array schematic" renetlisted. (NETLISTING-056)
[11:25:43.85] /m Information: "Netlisting design "group8/SRAM_8x4_array/schematic" finished successfully." (NETLISTING-012)
[11:25:43.99] /# Composing simulator input file for design "group8/SRAM_8x4_array/schematic"...
[11:25:46.88] /# Simulator input file composed successfully for design "group8/SRAM_8x4_array/schematic"
[11:25:47.14] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,SRAM_8x4_array,schematic/history_1/simulation/default/PrimeSimHSPICE/nominal/results/outputs.tcl for AVA evaluation.
[11:25:49.44] /o 
[11:25:51.37] /o                                          Composing Nominal                                         
[11:25:52.00] /o                             Launching jobs for testbench default started                            
[11:25:52.02] /# Starting PrimeSimHSPICE simulation for design: group8/SRAM_8x4_array/schematic
[11:25:52.14] /o                             Creating jobs for testbench default (0 / 1)                            
[11:25:52.25] /o                                Launching 1 jobs for testbench default                               
[11:25:52.89] /o                            Launching jobs for testbench default finished                           
[11:25:54.42] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[11:25:58.03] /m Information: Job distribution master (saeSession0,default.Simulation_Simulation session:session0 testbench:default) : up to 1 job running workers.
[11:26:08.74] /o ==== Received Msg ====
              /c len=26 sourceSoc=sock4cf241c0 msgIndex=3 rawMsg=evalCmd ::wf::viewerExited
[11:26:08.74] /o 
[11:26:13.80] /o ==== Received Msg ====
              /c len=35 sourceSoc=sock4cf241c0 msgIndex=4 rawMsg=evalCmd ::wf::updateViewerLicense 2
[11:26:13.80] /o 
[11:26:34.03] /# Simulation completed successfully for design: group8/SRAM_8x4_array/schematic  (PW-651)
[11:26:34.18] /# Netlisting and simulation completed for testbench: default in 54s
[11:26:34.20] /# Evaluating and plotting outputs...
[11:26:39.98] /m Information: Jobs distribution master quit! (PW_GUI-822)
[11:26:41.10] /# Evaluating and plotting completed for testbench: default in 7s
[11:26:41.18] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[11:28:02.82] /o ==== Received Msg ====
              /c len=212 sourceSoc=sock3dfe7e40 msgIndex=2 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/task1/sim_script1.tcl 1 saeSession0 1 overwrite
[11:28:02.82] /o 
[11:28:03.13] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[11:28:03.16] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[11:28:06.76] /m Information: "Starting incremental netlisting for design "group8/SRAM_8x4_array/schematic"..." (NETLISTING-010)
[11:28:06.93] /o Netlisting
[11:28:06.93] /o Creating output directories
[11:28:07.28] /o No Design Integrity rule violations found in "group8/SRAM_8x4_array/schematic"
[11:28:07.28] /o Scanning: group8/SRAM_8x4_array/schematic
[11:28:07.42] /o Scanning: group8/sram_6t/schematic
[11:28:07.66] /m Information: 
[11:28:07.66] /o Checking "group8/static_row_decoder_3by8/schematic"
[11:28:07.66] /o No rule violations found in "group8/static_row_decoder_3by8/schematic"
[11:28:07.66] /o Scanning: group8/static_row_decoder_3by8/schematic
[11:28:07.74] /o Scanning: group8/nand_i3/schematic
[11:28:07.83] /o Scanning: group8/inv/schematic
[11:28:07.92] /m Information: 
[11:28:07.92] /o Checking "group8/2to4_decoder/schematic"
[11:28:07.92] /o No rule violations found in "group8/2to4_decoder/schematic"
[11:28:07.92] /o Scanning: group8/2to4_decoder/schematic
[11:28:08.02] /m Information: 
[11:28:08.02] /o Checking "group8/precharge_logic/schematic"
[11:28:08.02] /o No rule violations found in "group8/precharge_logic/schematic"
[11:28:08.02] /o Scanning: group8/precharge_logic/schematic
[11:28:08.16] /o Scanning: group8/nand/schematic
[11:28:08.16] /o Computing terminal lists
[11:28:08.16] /o Processing terminals of module group8/sram_6t/schematic
[11:28:08.17] /o Processing terminals of module group8/nand_i3/schematic
[11:28:08.18] /o Processing terminals of module group8/inv/schematic
[11:28:08.18] /o Processing terminals of module group8/static_row_decoder_3by8/schematic
[11:28:08.18] /o Processing terminals of module group8/2to4_decoder/schematic
[11:28:08.18] /o Processing terminals of module group8/precharge_logic/schematic
[11:28:08.18] /o Processing terminals of module group8/nand/schematic
[11:28:08.18] /o Processing terminals of module group8/SRAM_8x4_array/schematic
[11:28:08.18] /o Starting netlisting
[11:28:09.33] /m Information: "Netlisting design "group8/SRAM_8x4_array/schematic" finished successfully." (NETLISTING-012)
[11:28:09.48] /# Composing simulator input file for design "group8/SRAM_8x4_array/schematic"...
[11:28:13.36] /# Simulator input file composed successfully for design "group8/SRAM_8x4_array/schematic"
[11:28:13.61] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,SRAM_8x4_array,schematic/history_1/simulation/default/PrimeSimHSPICE/nominal/results/outputs.tcl for AVA evaluation.
[11:28:15.98] /o 
[11:28:18.00] /o                                          Composing Nominal                                         
[11:28:18.60] /o                             Launching jobs for testbench default started                            
[11:28:18.63] /# Starting PrimeSimHSPICE simulation for design: group8/SRAM_8x4_array/schematic
[11:28:18.76] /o                             Creating jobs for testbench default (0 / 1)                            
[11:28:18.88] /o                                Launching 1 jobs for testbench default                               
[11:28:21.96] /o                            Launching jobs for testbench default finished                           
[11:28:22.16] /o 
[11:28:23.91] /m Information: 1 of 2 testbench(es) done. (PW_GUI-714)
[11:28:25.01] /m Information: Job distribution master (saeSession0,default.Simulation_Simulation session:session1 testbench:default) : up to 1 job running workers.
[11:28:59.64] /# Simulation completed successfully for design: group8/SRAM_8x4_array/schematic  (PW-651)
[11:28:59.80] /# Netlisting and simulation completed for testbench: default in 54s
[11:28:59.82] /# Evaluating and plotting outputs...
[11:29:06.06] /m Information: Jobs distribution master quit! (PW_GUI-822)
[11:29:06.71] /# Evaluating and plotting completed for testbench: default in 7s
[11:29:06.80] /m Information: 2 of 2 testbench(es) done. (PW_GUI-714)
[11:30:21.15] /o ==== Received Msg ====
              /c len=8 sourceSoc=sock3dfe7e40 msgIndex=5 rawMsg=idleExit
[11:30:21.15] /o 
[11:30:21.24] /m Information: Exiting simulation server process. (PW_GUI-984)
[11:30:25.11] /o Shutdown time: Thu Apr  3 11:30:25 2025
[11:30:25.11] /o Elapsed session real time: 5.05 minutes
[11:30:25.11] /o Session terminated. Log is at /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/logs/primewave.nbandeh.2025_4_3_112521_3891441.log
[11:30:25.15] /e Error: {}
