#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Sunghye Park
    tagline: Master Student of CAD & Soc Design
    avatar: SHP.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: shpark96@postech.ac.kr
    website: sunghyepark.github.io/online-cv/ #do not add http://
    github: sunghyepark

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Elementary

    interests:
      - item: Quantum Computing / Quantum compiler
        link:

      - item: VLSI CAD
        link:

career-profile:
    title: Career Profile
    summary: |
      Sunghye Park is currently a Master student in the Department of Electrical Engineering, 
      Pohang University of Science and Technology (POSTECH), Korea. He is working with Prof. Seokhyeong Kang in [CAD & SoC Design Lab.](http://csdl.postech.ac.kr)  
      
      Her current research interests include quantum computing and VLSI CAD.  
      
education:
    - degree: M.Sc in Electrical Engineering
      university: Pohang University of Science and Technology, Pohang, Republic of Korea 
      time: Feb.2019 - (Ongoing) 
      details: | 
          - Advisor: Prof. Seokhyeong Kang 
    - degree: B.Sc Graduated
      university: Kyungpook National University, Daegu, Republic of Korea 
      time: Mar.2015 - Feb.2019
       
experiences:
    - role: Graduate Student 
      time: Feb.2019 - Present
      company: CAD & SoC Design Lab in POSTECH, Prof. Seokhyeong Kang
      details: |
    - role: Undergraduate Student Researcher 
      time: Feb.2018 - May.2017
      company: Mobild SOC & Microprocessor Lab in KNU, Prof. Joonho Kong  
      details: |
      
      
      
      
projects:
    title: Projects

    assignments:
      - title: d
        tagline: d

      - title: d
        tagline: "d
        
publications:
    # very confusing but publication --> journal and conference... site.data.data error
    title: Papers 
    papers:
      - title: d
        authors: d
        conference: d
         
awards:
    title: Awards
    awards:
        - title: "Bd
    
skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Linux
        level: 80%

      - name: C++
        level: 70%

      - name: Verilog
        level: 70%
        
footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
