pin,slack
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:CLK,7332
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:D,11335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:EN,5914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:Q,7332
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:C,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:Y,5303
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_a4[20]:A,9246
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_a4[20]:B,8163
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_a4[20]:C,6934
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_a4[20]:Y,6934
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2_RNIFE2B:A,5603
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2_RNIFE2B:B,6001
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2_RNIFE2B:Y,5603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:A,1729
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:B,1112
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:C,3815
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:D,3510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:Y,1112
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[7]:A,5079
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[7]:B,4942
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[7]:C,6686
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[7]:D,5449
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2[7]:Y,4942
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:CLK,9431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:D,8464
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:Q,9431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:CLK,6651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:D,9298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:Q,6651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:CLK,9500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:EN,9118
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:Q,9500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SLn,
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:CLK,2156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:Q,2156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:A,5575
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:B,5478
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:C,1336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:D,2248
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:Y,1336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_113:A,10717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_113:B,10601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_113:C,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_113:Y,10601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:CLK,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:D,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:Q,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNINCM81:A,4891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNINCM81:B,4498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNINCM81:C,3740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNINCM81:D,3152
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNINCM81:Y,3152
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:CLK,484
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:Q,484
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:B,996116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:S,996013
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:B,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:C,11544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:FCI,10000
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:S,8933
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config_0_a2_0_a4:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config_0_a2_0_a4:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config_0_a2_0_a4:Y,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2[2]:A,4137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2[2]:B,3895
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2[2]:C,3836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2[2]:Y,3836
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable_1:A,2842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable_1:B,3281
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable_1:Y,2842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:CLK,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:EN,10341
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:Q,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:CLK,567
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:D,6406
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:Q,567
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:B,5814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:C,8492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:D,8187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:Y,4774
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[6]:A,8501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[6]:B,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[6]:C,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[6]:D,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[6]:Y,7285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:A,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:Y,10711
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m90_i:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m90_i:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m90_i:C,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m90_i:D,10359
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m90_i:Y,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:CLK,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:D,10614
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:Q,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[2]:A,3390
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[2]:B,8482
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[2]:C,3042
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[2]:D,3045
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[2]:Y,3042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:A,8315
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:B,7031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:C,10779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:D,10546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:Y,7031
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:B,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:S,8872
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m103_i_i:A,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m103_i_i:B,11831
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m103_i_i:Y,10565
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:CLK,2564
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:Q,2564
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:CLK,8148
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:Q,8148
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m_i[4]:A,9572
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m_i[4]:B,9500
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m_i[4]:C,9213
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m_i[4]:D,3600
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m_i[4]:Y,3600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2_ns[23]:A,9475
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2_ns[23]:B,8034
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2_ns[23]:C,6855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2_ns[23]:D,6754
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2_ns[23]:Y,6754
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a3:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a3:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a3:C,10614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a3:D,11654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a3:Y,10614
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:A,10349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:B,2804
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCO,2677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:CLK,6533
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:D,9188
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:Q,6533
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:CLK,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:Q,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:SLn,
SF2_MSS_sys_sb_0/OR3_0/U0:A,3139
SF2_MSS_sys_sb_0/OR3_0/U0:B,3048
SF2_MSS_sys_sb_0/OR3_0/U0:C,2788
SF2_MSS_sys_sb_0/OR3_0/U0:Y,2788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:CLK,7979
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:D,5447
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:Q,7979
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[0]:A,11837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[0]:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[0]:C,8378
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[0]:D,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[0]:Y,8378
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_2_sqmuxa_i:A,11833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_2_sqmuxa_i:B,11634
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_2_sqmuxa_i:C,11703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_2_sqmuxa_i:Y,11634
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:A,11732
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:B,11641
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:C,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:Y,9358
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:B,8923
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:S,8906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:CLK,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:D,10614
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:Q,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[3]:A,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[3]:B,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[3]:C,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[3]:D,10174
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[3]:Y,6643
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa_1:A,6322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa_1:B,6580
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa_1:C,6600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa_1:Y,6322
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:B,8116
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:C,7011
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:Y,7011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:A,4305
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:B,4078
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:D,7847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:Y,4078
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_0_tz_1:A,9620
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_0_tz_1:B,9545
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_0_tz_1:C,7070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_0_tz_1:D,8043
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_0_tz_1:Y,7070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[1]:A,9545
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[1]:B,8393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[1]:C,8302
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[1]:D,3320
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[1]:Y,3320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:A,2375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:B,1758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:C,4461
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:D,4156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:Y,1758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2_0:A,9416
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2_0:B,8912
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2_0:C,4497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2_0:D,3349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2_0:Y,3349
GPIO_IN_ibuf[1]/U0/U_IOINFF:A,
GPIO_IN_ibuf[1]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:CLK,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:D,8488
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:Q,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:CLK,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:D,10722
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:Q,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o2[1]:A,4358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o2[1]:B,10594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o2[1]:C,10570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o2[1]:Y,4358
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[23]:A,8213
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[23]:B,6987
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[23]:C,9366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[23]:D,8322
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[23]:Y,6987
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:CLK,3297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:Q,3297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:CLK,2889
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:Q,2889
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:A,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:B,1873
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:C,1789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:D,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:Y,484
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:CLK,10483
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:D,11630
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:EN,10686
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:Q,10483
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:B,9581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:D,11606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:Y,9581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:CLK,10717
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:Q,10717
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:A,4591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:B,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:C,8616
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:D,8502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:Y,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:A,10869
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:B,10778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:C,6337
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:D,6217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:Y,6217
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:A,5897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:B,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:Y,5897
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:A,8132
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:C,6636
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:D,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:Y,6636
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_a4[0]:A,1993
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_a4[0]:B,1941
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_a4[0]:C,1882
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_a4[0]:D,1802
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_a4[0]:Y,1802
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNIROUF1[1]:A,9989
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNIROUF1[1]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNIROUF1[1]:C,6773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNIROUF1[1]:D,8899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNIROUF1[1]:Y,6773
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:B,8872
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:C,11563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:S,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:D,10622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:EN,10579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:CLK,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:Q,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa_i_i_a2_i_o4:A,10733
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa_i_i_a2_i_o4:B,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa_i_i_a2_i_o4:C,10570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa_i_i_a2_i_o4:Y,10570
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:CLK,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:EN,10508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:Q,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIHQKM[0]:A,7964
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIHQKM[0]:B,5765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIHQKM[0]:C,5752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIHQKM[0]:D,4887
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIHQKM[0]:Y,4887
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:A,10275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:B,2736
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCO,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:CLK,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:Q,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:CLK,9403
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:D,7880
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:EN,8171
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:Q,9403
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:A,6545
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:B,6757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:C,1151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:D,1758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:Y,1151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:A,3386
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCO,3164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:CLK,5860
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:Q,5860
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:A,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:B,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:C,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:D,9691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:Y,7608
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:CLK,2581
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:Q,2581
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:D,11768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:YWn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:A,9497
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:B,8910
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:C,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:Y,5623
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:A,2156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:B,2598
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCO,1985
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:FCO,2890
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:C,11600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:Y,11536
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:A,10235
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:B,6476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:Y,6476
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_317_a2:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_317_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_317_a2:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_317_a2:Y,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:A,4862
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:Y,4862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_0_RNO:A,7147
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_0_RNO:B,6977
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_0_RNO:C,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_0_RNO:D,9211
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_0_RNO:Y,6977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:A,4624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:B,5669
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:C,8342
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:D,8037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:Y,4624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[1]:A,11829
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[1]:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[1]:C,7322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[1]:D,8283
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[1]:Y,7322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:CLK,1806
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:EN,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:Q,1806
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:CLK,9308
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:EN,9118
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:Q,9308
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:B,11631
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:C,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:D,11274
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:S,8686
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:A,3437
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCO,3164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:CLK,9038
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:D,9723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:Q,9038
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIB1G31[3]:A,9716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIB1G31[3]:B,9618
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIB1G31[3]:C,9559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIB1G31[3]:Y,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:A,11891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:B,10623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:D,11559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:Y,10623
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:CLK,2437
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:Q,2437
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:CLK,6143
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:Q,6143
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:SLn,
SPISDI_ibuf/U0/U_IOPAD:PAD,
SPISDI_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0_RNI86GS[3]:A,4238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0_RNI86GS[3]:B,3023
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0_RNI86GS[3]:C,5864
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0_RNI86GS[3]:Y,3023
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_0[0]:A,3201
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_0[0]:B,2852
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_0[0]:C,7982
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_0[0]:D,6781
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_0[0]:Y,2852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:A,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:B,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:C,10564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:D,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:Y,8162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:EN,6681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_1:A,2924
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_1:B,2858
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_1:Y,2858
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:CLK,9282
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:D,9575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:EN,9236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:Q,9282
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[19]:A,9611
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[19]:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[19]:C,6797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[19]:D,7989
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[19]:Y,6797
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_5_2[1]:A,3997
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_5_2[1]:B,4235
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_5_2[1]:Y,3997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_8:A,6894
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_8:B,5882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_8:C,6630
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_8:Y,5882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:A,10660
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:B,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:D,11559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:Y,8460
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[22]:A,10673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[22]:B,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[22]:C,6706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[22]:D,7917
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[22]:Y,6706
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_read:A,6418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_read:B,6382
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_read:C,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_read:D,6214
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_read:Y,6158
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_3_1_0[1]:A,2811
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_3_1_0[1]:B,7979
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_3_1_0[1]:Y,2811
SPISCLK_obuf/U0/U_IOOUTFF:A,
SPISCLK_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:CLK,8437
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:D,11393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:EN,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:Q,8437
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:CLK,8888
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:D,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:Q,8888
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m94_0_a2_1:A,9606
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m94_0_a2_1:B,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m94_0_a2_1:C,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m94_0_a2_1:D,9384
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m94_0_a2_1:Y,8366
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un52_spi_clk_ticklto4:A,8310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un52_spi_clk_ticklto4:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un52_spi_clk_ticklto4:Y,8310
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIGIA77[5]:A,6103
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIGIA77[5]:B,3410
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIGIA77[5]:C,3365
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIGIA77[5]:D,1230
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIGIA77[5]:Y,1230
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[0]:A,1012
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[0]:B,3927
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[0]:Y,1012
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[21]:A,6960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[21]:B,9513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[21]:C,6832
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[21]:Y,6832
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:A,10850
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:B,10759
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:C,6318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:D,6198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:Y,6198
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:CLK,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:D,11737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:Q,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:A,6605
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:B,5221
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:C,4498
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:D,3738
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:Y,3738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:Y,1985
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_727_i_i:A,10707
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_727_i_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_727_i_i:Y,10707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:A,3349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:B,7873
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:C,7483
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:Y,3349
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4_1[7]:A,5578
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4_1[7]:B,7786
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4_1[7]:C,4518
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4_1[7]:D,5046
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4_1[7]:Y,4518
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:CLK,2547
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:Q,2547
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:B,6651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:C,6817
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPB,6651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPC,6817
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0_o4:A,7339
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0_o4:B,7132
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0_o4:C,7072
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0_o4:Y,7072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:A,4598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:B,5643
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:C,8316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:D,8011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:Y,4598
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:B,6987
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:C,6754
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:Y,4732
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:B,995945
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:S,996272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:CLK,2004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:Q,2004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:A,5042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:B,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:C,7118
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:D,6813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:Y,4445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:B,11669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:C,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:D,11312
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:S,8652
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46_0_a2:A,3502
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46_0_a2:B,5412
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46_0_a2:C,4454
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46_0_a2:Y,3502
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:D,10453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:A,1320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:B,7969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:C,3228
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:D,4082
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:Y,1320
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m96_i:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m96_i:B,10557
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m96_i:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m96_i:Y,10557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:CLK,9471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:D,11507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:EN,7123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:Q,9471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:CLK,2770
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:Q,2770
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:CLK,9384
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:D,10469
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:Q,9384
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:A,9445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:B,10686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:Y,9445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:A,1821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:C,5539
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:D,5234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:Y,1821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:A,6416
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:B,6344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:C,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:Y,3052
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:CLK,3316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:Q,3316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:A,4062
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:B,3083
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:C,5325
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:D,4769
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:Y,3083
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIFPV3:A,4740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIFPV3:B,7528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIFPV3:Y,4740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:CLK,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:D,9509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:Q,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:CLK,8261
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:D,11393
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:EN,7526
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:Q,8261
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_m2:A,8067
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_m2:B,7116
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_m2:C,10654
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_m2:D,10480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_m2:Y,7116
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:A,4963
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:B,4163
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:C,3416
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:D,3365
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:Y,3365
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:CLK,6817
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:D,10410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:Q,6817
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,484
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,484
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:CLK,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:D,9560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:Q,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i_0[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i_0[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i_0[2]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i_0[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i_0[2]:Y,10060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0[1]:A,9298
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0[1]:B,9210
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0[1]:C,9506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0[1]:Y,9210
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:CLK,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:D,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:EN,9051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:Q,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_a2_1:A,9484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_a2_1:B,9359
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_a2_1:C,8208
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_a2_1:D,8067
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_a2_1:Y,8067
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:A,2541
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:B,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:C,4627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:D,4322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:Y,1924
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:A,10569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:B,9512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:C,10562
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:Y,9512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[2]:A,10334
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[2]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[2]:C,3836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[2]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[2]:Y,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:A,8358
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:B,10426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:C,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:Y,8358
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:A,8916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:B,8432
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:C,8760
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:D,7740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:Y,7740
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:B,6960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:C,6843
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:Y,4732
GPIO_OUT_obuf[1]/U0/U_IOPAD:D,
GPIO_OUT_obuf[1]/U0/U_IOPAD:E,
GPIO_OUT_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_9L19:A,9519
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_9L19:B,9412
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_9L19:C,9158
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_9L19:D,3481
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_9L19:Y,3481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:A,3288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:B,9362
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:C,4921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:Y,3288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:CLK,9321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:D,8358
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:Q,9321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa_i_0_o4:A,5764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa_i_0_o4:B,9223
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa_i_0_o4:Y,5764
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:CLK,7344
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:D,11326
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:EN,7526
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:Q,7344
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:CLK,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:D,9550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:Q,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:CLK,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:D,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:EN,9051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:Q,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:SLn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:YWn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:CLK,10605
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:D,7061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:Q,10605
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:CLK,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:D,11812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:EN,10686
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:Q,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,2788
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,2788
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:DEVRST_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:FF_TO_START,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:POWER_ON_RESET_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TCK,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TDI,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TMS,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TRSTB,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:UTDO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:A,9043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:B,8665
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:C,8483
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:D,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:Y,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:B,11700
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:C,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:D,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:Y,11700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:A,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:B,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:Y,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:CLK,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:D,11391
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:Q,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:B,10562
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:C,10107
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:D,5625
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:Y,5625
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a2_0_o2[16]:A,5695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a2_0_o2[16]:B,9180
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a2_0_o2[16]:C,7941
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a2_0_o2[16]:Y,5695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:CLK,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:EN,10508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:Q,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:CLK,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:Q,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[7]:A,3997
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[7]:B,3944
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[7]:C,3729
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[7]:D,3481
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[7]:Y,3481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:CLK,7133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:D,11700
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:Q,7133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:C,11352
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPC,11352
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:B,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:C,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:D,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:Y,8200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:CLK,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:Q,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:A,5274
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:B,3102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:C,6957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:Y,3102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_3_0_a2:A,7545
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_3_0_a2:B,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_3_0_a2:Y,7545
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:A,10865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:B,10774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:C,6333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:D,6213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:Y,6213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:CLK,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:D,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:Q,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:A,2560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:B,1943
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:C,4646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:D,4341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:Y,1943
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:A,5240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:B,5066
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:C,2030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:D,1927
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:Y,1927
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:CLK,5500
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:D,7798
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:Q,5500
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_6:A,10813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_6:B,10756
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_6:C,10659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_6:D,9512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_6:Y,9512
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_0_o2_i_o2:A,6715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_0_o2_i_o2:B,6616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_0_o2_i_o2:C,7883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_0_o2_i_o2:D,6569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_0_o2_i_o2:Y,6569
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:A,5431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:B,4814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:C,7517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:D,7212
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:Y,4814
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO_0:A,9327
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO_0:B,9375
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO_0:C,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO_0:D,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO_0:Y,3805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0_a2:A,9021
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0_a2:B,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0_a2:C,9411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0_a2:D,9601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0_a2:Y,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:CLK,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:D,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:Q,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:C,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:A,1336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:B,7978
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:C,3237
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:D,4091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[3]:Y,1336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:A,8110
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:B,7976
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:C,7901
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:FCI,7866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:FCO,7866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:S,8227
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:CLK,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:EN,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:Q,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:SLn,
PWM_obuf[3]/U0/U_IOOUTFF:A,
PWM_obuf[3]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:EN,6681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:CLK,2632
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:Q,2632
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:EN,6681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_0:A,7783
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_0:B,7691
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_0:C,4273
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_0:D,2973
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_0:Y,2973
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:A,5299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:B,4682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:C,7385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:D,7080
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:Y,4682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:CLK,8269
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:D,8147
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:Q,8269
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[4]:A,7201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[4]:B,7102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[4]:C,5242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[4]:Y,5242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:CLK,7925
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:D,5625
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:Q,7925
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:A,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:B,5493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:C,8206
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:D,7901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:Y,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:A,5475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:B,4858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:C,7561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:D,7256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:Y,4858
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:CLK,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:Q,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0_0_1[0]:A,10482
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0_0_1[0]:B,10530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0_0_1[0]:C,7061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0_0_1[0]:D,8134
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0_0_1[0]:Y,7061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0_a4_0:A,8308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0_a4_0:B,8210
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0_a4_0:Y,8210
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_0_a2_2_a2_4:A,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_0_a2_2_a2_4:B,7153
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_0_a2_2_a2_4:C,7056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_0_a2_2_a2_4:D,6938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_0_a2_2_a2_4:Y,6938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:CLK,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:D,11216
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:Q,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2[19]:A,7032
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2[19]:B,6960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2[19]:C,9541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2[19]:D,6797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2[19]:Y,6797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:A,5450
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:B,4833
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:C,7536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:D,7231
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:Y,4833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:B,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:Y,8200
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2:A,7999
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2:B,7909
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2:C,6470
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2:D,6261
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2:Y,6261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:A,2674
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:B,2063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:C,4750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:D,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:Y,2063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:A,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:B,5317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:C,8030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:D,7745
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:Y,4298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:CLK,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:D,9552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:Q,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:CLK,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:D,9575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:Q,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m73_0_o2:A,10655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m73_0_o2:B,10615
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m73_0_o2:Y,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:CLK,7968
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:D,7753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:Q,7968
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:A,5016
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:B,4864
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:C,4885
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:D,2842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:Y,2842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1MNT3[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1MNT3[5]:B,8179
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1MNT3[5]:C,8019
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1MNT3[5]:D,6453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1MNT3[5]:FCI,6728
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1MNT3[5]:S,6453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[5]:A,6470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[5]:B,8198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[5]:C,4245
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[5]:D,6221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[5]:Y,4245
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:A,8488
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:Y,8488
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:CLK,7056
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:D,2878
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:Q,7056
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2_0:A,8808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2_0:B,8415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2_0:C,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2_0:D,7740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2_0:Y,7696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:CLK,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:Q,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:C,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_4[1]:A,5323
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_4[1]:B,5264
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_4[1]:C,4856
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_4[1]:D,4153
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_4[1]:Y,4153
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:C,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_0[2]:A,3049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_0[2]:B,10384
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_0[2]:Y,3049
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:CLK,2023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:Q,2023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:A,996253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:Y,3156
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:CLK,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:D,9548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:Q,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_a4[6]:A,7470
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_a4[6]:B,7422
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_a4[6]:C,4601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_a4[6]:D,5002
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_a4[6]:Y,4601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:Y,10142
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:A,3376
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:B,996028
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:C,995938
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:D,2981
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCO,2896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:C,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1[0]:A,7089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1[0]:B,5111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1[0]:C,5162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1[0]:D,2766
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1[0]:Y,2766
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0_0[0]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0_0[0]:B,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0_0[0]:C,8515
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0_0[0]:D,7061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0_0[0]:Y,7061
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_1[5]:A,8453
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_1[5]:B,4501
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_1[5]:C,4537
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_1[5]:D,3416
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_1[5]:Y,3416
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:EN,5440
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:IPENn,5440
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:B,11650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:C,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:D,11293
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:S,8669
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:Y,1988
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:A,996215
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:Y,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[0]:A,5134
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[0]:B,4960
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[0]:C,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[0]:D,1821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[0]:Y,1821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un6_clock_rx_fe_0_a2:A,8198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un6_clock_rx_fe_0_a2:B,8247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un6_clock_rx_fe_0_a2:C,8171
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un6_clock_rx_fe_0_a2:Y,8171
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:CLK,2683
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:Q,2683
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[3]:A,10767
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[3]:B,10784
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[3]:C,5853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[3]:D,7854
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[3]:Y,5853
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:A,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:B,11785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:C,9062
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:D,8147
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:Y,8147
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:CLK,7840
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:EN,6692
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:Q,7840
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIETE64[3]:A,6663
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIETE64[3]:B,6271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIETE64[3]:C,2842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIETE64[3]:Y,2842
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:CLK,4083
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:D,9153
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:Q,4083
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:CLK,6893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:D,5087
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:Q,6893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:SLn,
GPIO_OUT_obuf[2]/U0/U_IOENFF:A,
GPIO_OUT_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0:A,9403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0:B,8070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0:C,6737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0:D,3855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0:Y,3855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:CLK,9560
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:D,6636
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:EN,8171
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:Q,9560
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:A,5340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:B,4723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:C,7426
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:D,7121
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:Y,4723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[3]:A,8501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[3]:B,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[3]:C,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[3]:D,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[3]:Y,7285
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:B,996078
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:S,996051
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:CLK,8043
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:EN,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:Q,8043
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:C,6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:IPC,6129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[2]:A,5435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[2]:B,5338
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[2]:C,1196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[2]:D,2108
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[2]:Y,1196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:Y,1988
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:A,3587
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:B,1336
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:C,6039
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:D,3023
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:Y,1336
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_3:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_3:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_3:C,10585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_3:D,10597
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_3:Y,10585
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0[0]:A,3045
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0[0]:B,1802
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0[0]:C,1662
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0[0]:D,1592
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0[0]:Y,1592
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:CLK,9572
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:D,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:EN,8171
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:Q,9572
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:A,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:B,8261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:C,3202
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:D,2766
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:Y,2766
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1_o4:A,7182
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1_o4:B,7105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1_o4:Y,7105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1_o2:A,5882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1_o2:B,8368
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1_o2:C,5900
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1_o2:Y,5882
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:CLK,6952
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:EN,6692
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:Q,6952
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0_1[3]:A,9457
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0_1[3]:B,9401
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0_1[3]:C,8226
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0_1[3]:D,7912
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0_1[3]:Y,7912
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:CLK,9518
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:EN,9118
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:Q,9518
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:A,8335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:B,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:C,9658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:D,8695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:Y,6715
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:A,8808
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:B,9051
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:C,8581
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:D,8134
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:Y,8134
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:CLK,2615
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:Q,2615
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIMOGT[1]:A,6748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIMOGT[1]:B,8594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIMOGT[1]:C,5581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIMOGT[1]:D,5652
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIMOGT[1]:Y,5581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:IPENn,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:A,5400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:B,3228
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:C,7083
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:Y,3228
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:A,1940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:B,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:C,5658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:D,5353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:Y,1940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:A,1861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:B,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:C,5579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:D,5274
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:Y,1861
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:C,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPC,11745
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_RNI7JHF[0]:A,7500
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_RNI7JHF[0]:B,7444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_RNI7JHF[0]:C,5581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_RNI7JHF[0]:D,7115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_RNI7JHF[0]:Y,5581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:CLK,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:EN,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:Q,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:A,4594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:B,5639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:C,8312
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:D,8007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:Y,4594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[4]:A,3464
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[4]:B,9538
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[4]:C,5097
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[4]:Y,3464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:A,11802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:B,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:C,8244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:D,9248
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:Y,8244
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:A,10776
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:B,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:Y,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:CLK,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:D,5904
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:Q,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:A,7447
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:B,7389
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:C,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:Y,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:CLK,7841
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:D,3198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:Q,7841
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_2[3]:A,7419
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_2[3]:B,5853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_2[3]:C,9591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_2[3]:D,8222
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_2[3]:Y,5853
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:A,2647
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:B,2030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:C,4733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:D,4428
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:Y,2030
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_i_m2[4]:A,4556
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_i_m2[4]:B,7238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_i_m2[4]:C,7177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_i_m2[4]:Y,4556
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:C,11433
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPC,11433
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:A,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:B,9480
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:C,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:D,9177
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:Y,8162
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_723_i:A,10508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_723_i:B,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_723_i:Y,10508
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:CLK,7184
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:EN,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:Q,7184
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:CLK,8578
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:D,11391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:EN,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:Q,8578
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:A,8317
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:B,8261
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:C,8157
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:D,8043
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:Y,8043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:A,4447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:B,5492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:C,8165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:D,7860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:Y,4447
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[13]:A,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[13]:B,8165
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[13]:C,10722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[13]:D,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[13]:Y,8165
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_0_o2:A,3080
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_0_o2:B,3247
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_0_o2:Y,3080
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_2_o4:A,7058
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_2_o4:B,6967
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_2_o4:C,6776
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_2_o4:D,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_2_o4:Y,5523
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
GPIO_IN_ibuf[2]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[2]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0:A,10620
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0:B,11658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0:C,8426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0:D,10434
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0:Y,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0_1[3]:A,9583
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0_1[3]:B,9452
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0_1[3]:C,9306
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0_1[3]:D,6990
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0_1[3]:Y,6990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27_i_a2[3]:A,5087
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27_i_a2[3]:B,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27_i_a2[3]:Y,5087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:A,2024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:B,3069
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:C,5742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:D,5437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:Y,2024
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[2]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[2]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[2]:C,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[2]:D,9188
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[2]:Y,9188
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:Y,1985
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:D,11216
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:A,7840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:B,7687
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:C,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:D,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:Y,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:CLK,7932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:D,5364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:Q,7932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_bitsel_0_sqmuxa_i:A,7322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_bitsel_0_sqmuxa_i:B,10563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_bitsel_0_sqmuxa_i:C,8245
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_bitsel_0_sqmuxa_i:Y,7322
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:CLK,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:D,11314
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:Q,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[7]:A,6246
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[7]:B,5079
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[7]:C,5657
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[7]:D,4518
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[7]:Y,4518
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:A,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:B,5897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:C,8586
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:D,8273
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:Y,4852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:A,4475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:B,5494
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:C,8207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:D,7922
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:Y,4475
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m94_0_x2:A,8442
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m94_0_x2:B,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m94_0_x2:Y,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[3]:A,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[3]:B,11899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[3]:Y,11745
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:A,5482
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:B,4865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:C,7568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:D,7263
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:Y,4865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:A,5390
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:B,5293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:C,1151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:D,2063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:Y,1151
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:A,11737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:B,8031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:C,10066
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:Y,8031
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[6]:A,7279
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[6]:B,7180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[6]:C,7019
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[6]:D,5199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[6]:Y,5199
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:D,11335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:EN,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:Q,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_a2_1_1[6]:A,7880
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_a2_1_1[6]:B,8319
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_a2_1_1[6]:Y,7880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_1[3]:A,6296
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_1[3]:B,9555
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_1[3]:Y,6296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:A,5111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:B,4514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:C,7187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:D,6882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:Y,4514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:A,2142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:B,3175
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:C,5860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:D,5555
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:Y,2142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:CLK,7081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:D,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:Q,7081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:A,5845
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:B,4562
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:C,5731
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:Y,4562
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:A,1818
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:B,1201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:C,3894
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:D,3589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:Y,1201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:C,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:D,7925
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:Y,7925
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:A,2194
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:B,2632
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCO,1985
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[6]:A,9519
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[6]:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[6]:C,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[6]:D,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[6]:Y,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:D,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:EN,10579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:A,4080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:B,6289
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:C,3282
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:D,2842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:Y,2842
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config_0_a2_0_a4:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config_0_a2_0_a4:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config_0_a2_0_a4:Y,10613
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOOUTFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:A,10237
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:B,2702
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCO,2677
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,1196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,4481
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,1196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,4481
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_full_tx_i:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_full_tx_i:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_full_tx_i:C,11724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_full_tx_i:D,11598
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_full_tx_i:Y,11598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:Y,1985
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:C,11359
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPC,11359
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:CLK,8360
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:D,11216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:EN,7123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:Q,8360
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:CLK,537
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:Q,537
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:A,11813
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:B,11839
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:C,9252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:D,9449
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:Y,9252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:A,1201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:B,2240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:C,4919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:D,4614
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:Y,1201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:A,4738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:B,5783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:C,8456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:D,8151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:Y,4738
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_1_a2:A,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_1_a2:B,7834
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_1_a2:Y,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SLn,
RX_ibuf/U0/U_IOINFF:A,
RX_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIA523:A,3209
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIA523:B,3198
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIA523:Y,3198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:A,6946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:B,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:Y,6897
ip_interface_inst:A,
ip_interface_inst:B,
ip_interface_inst:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:B,8390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:D,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:Y,8390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:CLK,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:D,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:Q,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[3]:A,8156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[3]:B,9320
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[3]:C,5536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[3]:D,6569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[3]:Y,5536
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2_1:A,9328
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2_1:B,8973
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2_1:C,4585
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2_1:D,3198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2_1:Y,3198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:A,837
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:B,715
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:C,716
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:D,574
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:Y,574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:C,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m80_i_a2:A,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m80_i_a2:B,10505
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m80_i_a2:C,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m80_i_a2:Y,10468
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:CLK,2649
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:Q,2649
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:CLK,6616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:D,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:Q,6616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int_0_a2:A,11937
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int_0_a2:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int_0_a2:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int_0_a2:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int_0_a2:Y,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_0_0:A,9339
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_0_0:B,7847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_0_0:C,10482
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_0_0:D,10133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_0_0:Y,7847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:C,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:D,10246
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:Y,9386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:B,7942
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:FCI,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:FCO,7636
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:S,7464
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:CLK,9435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:D,10582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:Q,9435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:A,574
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:B,514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:C,1708
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:Y,514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:A,2849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:B,2232
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:C,4926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:D,4621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:Y,2232
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:B,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:D,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:Y,8200
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:CLK,10768
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:D,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:Q,10768
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable:A,3198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable:B,5238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable:Y,3198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:CLK,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:D,8184
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:Q,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:CLK,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:D,11393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:EN,5914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:Q,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:B,996002
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:S,996225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:A,8991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:B,9447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:C,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:D,8368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:Y,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:CLK,769
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:EN,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:Q,769
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_2[7]:A,9665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_2[7]:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_2[7]:C,7999
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_2[7]:D,9066
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_2[7]:Y,7999
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:CLK,2513
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:Q,2513
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_2_1:A,10859
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_2_1:B,10799
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_2_1:C,10738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_2_1:D,10692
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_2_1:Y,10692
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNIJ46C2:A,9559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNIJ46C2:B,9356
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNIJ46C2:C,8316
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNIJ46C2:D,8179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNIJ46C2:Y,8179
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:CLK,3202
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:Q,3202
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_984_i:A,11837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_984_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_984_i:C,8169
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_984_i:D,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_984_i:Y,8169
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[25]:A,7943
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[25]:B,7976
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[25]:C,6737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[25]:D,6556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[25]:Y,6556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:B,996135
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:S,995994
TX_obuf/U0/U_IOPAD:D,
TX_obuf/U0/U_IOPAD:E,
TX_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:Y,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2_0_1[2]:A,8230
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2_0_1[2]:B,8147
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2_0_1[2]:Y,8147
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],6817
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],6651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],6533
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],6147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],7545
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[1],8403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[2],8319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[3],8304
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[4],6213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[5],7230
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[6],6979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[7],6202
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[8],6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],13125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],7398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],11419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],11445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],11396
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],11621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],11445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],11430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],11359
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],11343
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,5440
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:A,4898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:B,5943
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:C,8616
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:D,8311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:Y,4898
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:A,6730
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:B,7999
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:C,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:D,5695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:Y,5523
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:A,4430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:B,5449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:C,8162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:D,7864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:Y,4430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:CLK,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:Q,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:B,10459
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:C,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:Y,9386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:CLK,7083
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:D,11391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:EN,5914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:Q,7083
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:A,9495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:B,9428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:C,9413
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:Y,9413
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:A,1906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:B,2951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:C,5624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:D,5319
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:Y,1906
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0:A,8865
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0:B,9023
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0:C,8408
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0:Y,8408
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:B,8106
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:Y,4852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o2_5:A,8723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o2_5:B,8590
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o2_5:C,7419
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o2_5:Y,7419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2_1:A,7684
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2_1:B,4230
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2_1:C,2992
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2_1:D,2878
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2_1:Y,2878
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:A,5879
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:C,3855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:D,4742
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:Y,3855
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:A,11922
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:B,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:Y,11673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_o2_0:A,9573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_o2_0:B,5771
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_o2_0:C,5127
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_o2_0:D,4812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_o2_0:Y,4812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_RNO[2]:A,11883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_RNO[2]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_RNO[2]:C,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_RNO[2]:D,11630
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_RNO[2]:Y,11630
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:B,996261
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:S,996212
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata47_i_o2:A,3365
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata47_i_o2:B,5338
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata47_i_o2:C,4359
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata47_i_o2:Y,3365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:CLK,2598
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:Q,2598
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SLn,
GPIO_OUT_obuf[0]/U0/U_IOENFF:A,
GPIO_OUT_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[6]:A,11821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[6]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[6]:C,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[6]:D,9943
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[6]:Y,6014
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:A,9261
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:B,7841
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:C,6954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:D,7040
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:Y,6954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:A,4865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:B,5910
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:C,8583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:D,8278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:Y,4865
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_8L17:A,6326
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_8L17:B,4425
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_8L17:C,3729
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_8L17:Y,3729
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:EN,11666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:IPENn,11666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:D,10361
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:B,9690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:Y,9690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[26]:A,10594
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[26]:B,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[26]:C,5603
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[26]:D,7829
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[26]:Y,5603
GPIO_OUT_obuf[2]/U0/U_IOPAD:D,
GPIO_OUT_obuf[2]/U0/U_IOPAD:E,
GPIO_OUT_obuf[2]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:B,995810
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCO,3164
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM_0_x2[0]:A,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM_0_x2[0]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM_0_x2[0]:Y,11729
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:B,996288
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:Y,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:A,3221
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:B,995708
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCO,3164
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:B,7531
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:C,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:Y,6907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:A,7808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:B,7657
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:C,4598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:D,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:Y,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[2]:A,8483
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[2]:B,8392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[2]:C,3333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[2]:D,3831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[2]:Y,3333
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:D,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_281_a2:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_281_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_281_a2:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_281_a2:Y,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1:A,10605
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1:B,10547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1:C,10497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1:D,10355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1:Y,10355
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:CLK,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:EN,12856
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:Q,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2[0]:A,9690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2[0]:B,10720
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2[0]:Y,9690
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_796_i_i:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_796_i_i:B,10614
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_796_i_i:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_796_i_i:D,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_796_i_i:Y,10614
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L8:A,9403
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L8:B,9296
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L8:C,9044
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L8:D,3365
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L8:Y,3365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:A,2061
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:B,2513
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCO,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJUNV4[4]:A,6892
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJUNV4[4]:B,6481
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJUNV4[4]:C,3071
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJUNV4[4]:Y,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[6]:A,10733
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[6]:B,10655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[6]:C,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[6]:D,10453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[6]:Y,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2_RNIMT3C1:A,7118
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2_RNIMT3C1:B,7020
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2_RNIMT3C1:C,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2_RNIMT3C1:D,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2_RNIMT3C1:Y,5523
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:A,4514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:B,5533
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:C,8246
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:D,7944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:Y,4514
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:D,8588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:SLn,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:A,8220
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:B,8086
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:C,6740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:FCI,6702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:FCO,6702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:S,6741
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2_RNIIFQ81:A,6969
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2_RNIIFQ81:B,6406
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2_RNIIFQ81:C,6527
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2_RNIIFQ81:Y,6406
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:A,10677
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:B,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:C,10549
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:Y,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNINBSN1:A,5581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNINBSN1:B,4518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNINBSN1:C,6246
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNINBSN1:Y,4518
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:D,8169
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:EN,10464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:Q,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:C,10252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:D,5904
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:Y,5904
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config_0_x2_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config_0_x2_0_x2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config_0_x2_0_x2:Y,10613
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:CLK,9846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:D,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:Q,9846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:CLK,5853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:D,11236
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:EN,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:Q,5853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/g0:A,4732
SF2_MSS_sys_sb_0/CoreGPIO_0/g0:B,1230
SF2_MSS_sys_sb_0/CoreGPIO_0/g0:C,5025
SF2_MSS_sys_sb_0/CoreGPIO_0/g0:D,3246
SF2_MSS_sys_sb_0/CoreGPIO_0/g0:Y,1230
GPIO_OUT_obuf[0]/U0/U_IOPAD:D,
GPIO_OUT_obuf[0]/U0/U_IOPAD:E,
GPIO_OUT_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/g0_3_1:A,6845
SF2_MSS_sys_sb_0/CORESPI_0/USPI/g0_3_1:B,6386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/g0_3_1:C,4682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/g0_3_1:Y,4682
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:C,11716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:D,11646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:Y,11646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:CLK,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:Q,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:A,2541
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:B,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:C,4627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:D,4322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:Y,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:A,10434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:B,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCO,2677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:B,996174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:S,995937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[2]:A,1196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[2]:B,4102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[2]:Y,1196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:B,9102
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:C,6843
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:Y,4732
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:A,6217
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:B,5346
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:C,4449
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:D,5772
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:Y,4449
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_2[1]:A,9415
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_2[1]:B,9308
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_2[1]:C,9056
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_2[1]:D,3377
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_2[1]:Y,3377
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_0_a2[1]:A,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_0_a2[1]:B,10672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_0_a2[1]:Y,10672
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:A,4562
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:B,3500
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:C,5434
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:D,4384
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:Y,3500
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:CLK,5648
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:Q,5648
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_0_2:A,10761
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_0_2:B,10701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_0_2:C,10689
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_0_2:D,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_0_2:Y,10515
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_0_tz:A,10779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_0_tz:B,8172
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_0_tz:C,7070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_0_tz:D,6938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_0_tz:Y,6938
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:CLK,7083
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:EN,6692
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:Q,7083
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o2[0]:A,8396
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o2[0]:B,9668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o2[0]:C,8390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o2[0]:Y,8390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a3_0_a2_0_a4:A,5770
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a3_0_a2_0_a4:B,10508
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a3_0_a2_0_a4:C,7962
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a3_0_a2_0_a4:Y,5770
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:YWn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_987_i:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_987_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_987_i:C,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_987_i:Y,8162
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:CLK,6899
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:D,10601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:Q,6899
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:A,10585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:B,9657
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:C,10414
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:D,10496
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:Y,9657
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[1]:A,11813
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[1]:B,11773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[1]:Y,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:A,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:B,8948
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:D,11544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:Y,8948
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:CLK,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:D,9327
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:Q,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:CLK,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:Q,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:A,10485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:B,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCO,2677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:A,4870
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:Y,4870
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:A,5211
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:B,4594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:C,7297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:D,6992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:Y,4594
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:Y,10613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:A,7098
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:B,11593
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:C,10545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:Y,7098
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:A,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:B,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:C,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:FCO,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:Y,8601
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:A,996244
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:CLK,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:Q,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SLn,
PWM_obuf[1]/U0/U_IOPAD:D,
PWM_obuf[1]/U0/U_IOPAD:E,
PWM_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:CLK,7155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:D,11314
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:EN,7123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:Q,7155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:CLK,8038
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:D,11335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:EN,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:Q,8038
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:B,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:C,11570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:Y,10343
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:CLK,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:D,10707
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:Q,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:A,3703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:B,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:C,3429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:D,3349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:Y,3349
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:CLK,3139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:D,11598
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:Q,3139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:A,2454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:B,1837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:C,4540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:D,4235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:Y,1837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:A,2118
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:B,2564
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCO,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:CLK,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:D,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:Q,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:A,9983
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:B,8971
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:C,8134
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:D,6692
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:Y,6692
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNI95IF:A,6959
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNI95IF:B,6914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNI95IF:Y,6914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:A,4612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:Y,4612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:SLn,
PWM_obuf[1]/U0/U_IOENFF:A,
PWM_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_0_a2:A,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_0_a2:B,7824
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_0_a2:Y,7699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0:A,4214
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0:B,3202
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0:C,3669
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0:Y,3202
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:A,8520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:B,7587
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:D,9341
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:Y,7587
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:A,2641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:B,2024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:C,4727
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:D,4422
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:Y,2024
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_o2:A,8188
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_o2:B,8087
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_o2:C,6757
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_o2:D,6404
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_o2:Y,6404
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:SLn,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:A,6198
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:B,5327
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:C,4430
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:D,5753
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:Y,4430
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:CLK,9469
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:D,7880
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:EN,8171
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:Q,9469
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_1[0]:A,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_1[0]:B,1863
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_1[0]:C,1790
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_1[0]:D,1662
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_1[0]:Y,1662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:D,11314
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:EN,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:Q,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:A,2024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:B,3069
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:C,5742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:D,5437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:Y,2024
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe:A,9654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe:B,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe:C,9539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe:D,9406
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe:Y,8522
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:A,8206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:D,6556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:Y,4852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:B,996242
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:S,996231
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:A,2137
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:B,2581
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCO,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un22_spi_clk_tick_0_a2:A,7254
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un22_spi_clk_tick_0_a2:B,7251
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un22_spi_clk_tick_0_a2:Y,7251
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_0_1:A,10627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_0_1:B,10571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_0_1:C,10483
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_0_1:D,10361
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_a2_0_1:Y,10361
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[9]:A,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[9]:B,5946
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[9]:Y,5713
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_1[3]:A,3424
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_1[3]:B,3365
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_1[3]:Y,3365
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:B,996299
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:S,996272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:CLK,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:D,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:EN,11578
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:Q,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:D,9528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:EN,10328
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:A,5215
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:B,4598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:C,7301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:D,6996
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:Y,4598
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:A,11737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:C,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:D,9443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:Y,8376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIJCJD6[2]:A,6195
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIJCJD6[2]:B,3152
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIJCJD6[2]:C,3042
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIJCJD6[2]:D,1196
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIJCJD6[2]:Y,1196
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:B,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:C,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:D,11217
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:S,8737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:A,9004
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:B,9536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:C,7741
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:D,8120
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:Y,7741
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:A,8622
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:B,8566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:C,8447
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:D,8309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:Y,8309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:A,9922
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:B,9430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:C,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:D,8755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:Y,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3_i_0_o2[2]:A,10600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3_i_0_o2[2]:B,8074
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3_i_0_o2[2]:C,10460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3_i_0_o2[2]:Y,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:CLK,10570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:D,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:Q,10570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:CLK,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:Q,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:CLK,2700
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:Q,2700
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:CLK,8224
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:Q,8224
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:CLK,9068
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:D,8923
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:Q,9068
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:CLK,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:D,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:Q,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:CLK,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:EN,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:Q,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:A,3420
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCO,3164
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,1012
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,1012
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_1:A,4333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_1:B,3971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_1:C,3773
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_1:Y,3773
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_0_o2_RNI14NK:A,3082
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_0_o2_RNI14NK:B,3502
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_0_o2_RNI14NK:C,7650
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_0_o2_RNI14NK:D,3809
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_0_o2_RNI14NK:Y,3082
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_3:A,10862
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_3:B,10773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_3:C,10722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_3:D,10597
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_3:Y,10597
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:A,10215
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:B,6261
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:Y,6261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:B,10459
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:C,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:Y,8272
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:A,6797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:B,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:D,7904
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:Y,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2[3]:A,9766
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2[3]:B,9690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2[3]:Y,9690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[3]:A,9004
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[3]:B,7753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[3]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[3]:D,10443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[3]:Y,7753
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_i_o2_0:A,5471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_i_o2_0:B,5702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_i_o2_0:Y,5471
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_a2_2_0[0]:A,4138
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_a2_2_0[0]:B,4245
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_a2_2_0[0]:Y,4138
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:B,9201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:C,9068
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:D,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:FCO,10000
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:Y,8855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:CLK,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:D,7411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:Q,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:CLK,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:EN,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:Q,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m90_i_a2:A,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m90_i_a2:B,10607
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m90_i_a2:C,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m90_i_a2:D,9302
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m90_i_a2:Y,8366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:C,10568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:D,9373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:Y,9373
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:A,1837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:B,2882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:C,5555
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:D,5250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:Y,1837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_0[7]:A,5928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_0[7]:B,5830
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_0[7]:C,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_0[7]:Y,5772
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:A,9655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:C,9187
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:D,9092
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:Y,9092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_0_o2[1]:A,10814
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_0_o2[1]:B,10738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_0_o2[1]:Y,10738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:A,1758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:B,2803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:C,5476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:D,5171
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:Y,1758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:CLK,9804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:Q,9804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:A,3031
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:B,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:C,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:Y,2896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:CLK,7942
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:D,4862
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:Q,7942
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:Y,1988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:CLK,7367
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:D,11236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:EN,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:Q,7367
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:A,10601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:B,10545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:Y,10545
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:CLK,7238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:D,11326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:EN,7123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:Q,7238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:A,10702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:B,10561
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:C,9399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:D,8244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:Y,8244
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:A,1230
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:B,7872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:C,4245
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:D,3993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:Y,1230
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:C,11826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPC,11826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5_0_a2:A,7933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5_0_a2:B,7247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5_0_a2:C,10241
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5_0_a2:D,9479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5_0_a2:Y,7247
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:Y,1985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:CLK,8056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:D,5764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:Q,8056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa_0_a2_0_a2_i_o4:A,6492
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa_0_a2_0_a2_i_o4:B,8963
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa_0_a2_0_a2_i_o4:Y,6492
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m_i[0]:A,9560
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m_i[0]:B,9488
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m_i[0]:C,9201
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m_i[0]:D,3588
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m_i[0]:Y,3588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:CLK,9539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:D,9368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:Q,9539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:A,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:Y,11714
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:C,4020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:IPC,4020
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[0]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[0]:B,11757
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[0]:C,10410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[0]:D,11621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[0]:Y,10410
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:A,10313
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:B,6476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:Y,6476
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr_4_u:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr_4_u:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr_4_u:C,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr_4_u:D,11553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr_4_u:Y,8522
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:A,11783
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:Y,11783
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:CLK,4020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:D,4556
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:Q,4020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:CLK,7072
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:Q,7072
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
TX_obuf/U0/U_IOENFF:A,
TX_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:A,6243
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:B,5372
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:C,4475
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:D,5798
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:Y,4475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_0_i[2]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_0_i[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_0_i[2]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_0_i[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_0_i[2]:Y,10060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:A,1768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:B,1151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:C,3844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:D,3539
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:Y,1151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:A,5046
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:B,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:C,7122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:D,6817
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:Y,4449
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO0:A,8390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO0:B,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO0:Y,8390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:CLK,2175
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:Q,2175
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:A,10356
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:B,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:C,10296
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:Y,9140
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_1:A,8176
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_1:B,7838
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_1:C,4371
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_1:D,3071
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_1:Y,3071
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:A,10506
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:B,6261
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:Y,6261
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:CLK,9268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:EN,10508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:Q,9268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:CLK,5787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:Q,5787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2_1[2]:A,3397
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2_1[2]:B,3386
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2_1[2]:Y,3386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_4:A,9660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_4:B,9569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_4:Y,9569
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m25_0_o2:A,9411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m25_0_o2:B,9328
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m25_0_o2:C,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m25_0_o2:Y,9220
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI5K131[3]:A,8224
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI5K131[3]:B,8106
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI5K131[3]:C,5821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI5K131[3]:Y,5821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:CLK,3964
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:D,5897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:Q,3964
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGT3M1[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGT3M1[5]:B,7932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGT3M1[5]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGT3M1[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGT3M1[5]:FCI,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGT3M1[5]:S,6158
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_i_a2_0[4]:A,7360
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_i_a2_0[4]:B,5095
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_i_a2_0[4]:C,4498
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_i_a2_0[4]:Y,4498
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
PWM_obuf[6]/U0/U_IOOUTFF:A,
PWM_obuf[6]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[3]:A,10506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[3]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[3]:C,3836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[3]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[3]:Y,3805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a2_0:A,9604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a2_0:B,9569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a2_0:Y,9569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:A,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:B,11835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:C,10570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:Y,8256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:D,9613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:CLK,8025
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:D,11335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:EN,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:Q,8025
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCO,3105
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0_tz[5]:A,7965
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0_tz[5]:B,8254
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0_tz[5]:Y,7965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:C,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:IPC,13002
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:C,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:A,2859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:B,2248
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:C,4935
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:D,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:Y,2248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:B,6706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:C,6835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:Y,4732
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:A,3202
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:B,995691
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCO,3164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[24]:A,10797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[24]:B,8206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[24]:C,10772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[24]:Y,8206
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa:A,6322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa:B,4902
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa:C,7599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa:D,6595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa:Y,4902
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_0_o2[2]:A,10637
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_0_o2[2]:B,10543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_0_o2[2]:C,10411
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_0_o2[2]:D,8114
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_0_o2[2]:Y,8114
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:CLK,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:D,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:EN,9051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:Q,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0_i_a2_i:A,8328
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0_i_a2_i:B,11816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0_i_a2_i:Y,8328
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/PRDATA_i_a2_1[2]:A,4527
SF2_MSS_sys_sb_0/COREI2C_0/PRDATA_i_a2_1[2]:B,8243
SF2_MSS_sys_sb_0/COREI2C_0/PRDATA_i_a2_1[2]:Y,4527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m6:A,4403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m6:B,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m6:C,7071
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m6:D,5240
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m6:Y,4403
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:B,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:D,11621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:Y,7355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[1]:A,9246
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[1]:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[1]:C,5372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[1]:D,8720
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[1]:Y,5372
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNIVRP6:A,6301
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNIVRP6:B,6206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNIVRP6:Y,6206
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:CLK,10468
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:D,10383
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:Q,10468
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:B,996097
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:S,996032
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:CLK,8218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:D,3049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:Q,8218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:CLK,9342
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:D,10530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:Q,9342
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:A,10390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:B,11777
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:C,3836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:Y,3805
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:CLK,9687
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:Q,9687
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:D,6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:CLK,7177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:D,11326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:EN,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:Q,7177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:A,10721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:B,8429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:C,11669
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:D,11662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:Y,8429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:CLK,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:D,9542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:Q,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:C,11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPC,11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:A,11906
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:B,9531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:C,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:Y,9531
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:A,11922
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:B,11824
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:C,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:Y,11585
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:CLK,6418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:Q,6418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:SLn,
PWM_obuf[0]/U0/U_IOPAD:D,
PWM_obuf[0]/U0/U_IOPAD:E,
PWM_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:CLK,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:D,10659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:Q,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:S,996139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m25_0_m2:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m25_0_m2:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m25_0_m2:C,10539
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m25_0_m2:D,10427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m25_0_m2:Y,10427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:CLK,9459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:D,8398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:EN,8431
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:Q,9459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:CLK,9625
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:D,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:EN,8171
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:Q,9625
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:C,11798
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPC,11798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:A,1320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:B,2365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:C,5038
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:D,4733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:Y,1320
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:A,7098
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:B,9445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:Y,7098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:A,6720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:B,6933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:C,1320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:D,1927
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:Y,1320
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2_0[3]:A,8176
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2_0[3]:B,8134
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2_0[3]:Y,8134
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:CLK,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:D,8403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:EN,9051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:Q,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:SLn,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOINFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:EN,6681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:A,9552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:B,9566
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:D,11662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:Y,9552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:CLK,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:D,8147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:Q,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel_RNIEPBI:A,10686
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel_RNIEPBI:B,11737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel_RNIEPBI:Y,10686
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_1[3]:A,6495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_1[3]:B,9259
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_1[3]:Y,6495
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:CLK,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:Q,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:C,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:B,996021
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:S,996206
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:C,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:IPC,13010
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:CLK,7288
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:D,11507
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:EN,7526
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:Q,7288
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOINFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:A,8086
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:B,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:C,7873
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:FCI,7866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:FCO,7901
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:S,7866
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[5]:A,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[5]:B,7908
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[5]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[5]:D,7880
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[5]:Y,7880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:A,10775
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:B,9478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:C,10651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:D,10492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:Y,9478
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:A,1151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:B,7793
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:C,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:D,3906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:Y,1151
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:A,1803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:B,2848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:C,5521
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:D,5216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:Y,1803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_0_sqmuxa_1_i_o3:A,9638
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_0_sqmuxa_1_i_o3:B,9532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_0_sqmuxa_1_i_o3:C,7322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_0_sqmuxa_1_i_o3:Y,7322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:C,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:IPC,13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out_RNI8PC5:A,11813
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out_RNI8PC5:Y,11813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:A,1336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:B,2375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:C,5054
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:D,4749
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:Y,1336
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:CLK,8677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:D,11391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:EN,7123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:Q,8677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:CLK,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:Q,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_2:A,7947
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_2:B,7628
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_2:C,4142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_2:D,2842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0_a2_2:Y,2842
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:D,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:EN,10579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:CLK,8498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:D,11236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:EN,7123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:Q,8498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:CO,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:FCI,3164
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:A,10325
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:B,5764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:C,10534
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:D,9200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:Y,5764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:Y,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[7]:A,8501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[7]:B,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[7]:C,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[7]:D,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[7]:Y,7285
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:CLK,7011
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:Q,7011
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:CLK,11755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:Q,11755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe_RNIUDS9:A,6616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe_RNIUDS9:Y,6616
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:A,6936
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:D,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:Y,4852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[2]:A,9519
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[2]:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[2]:C,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[2]:D,8304
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[2]:Y,7285
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:EN,6681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_x2[3]:A,9556
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_x2[3]:B,9465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_x2[3]:C,9397
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_x2[3]:D,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_x2[3]:Y,9300
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:A,9628
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:B,9421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:C,8403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:Y,8403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIPI5J1[0]:A,10830
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIPI5J1[0]:B,10723
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIPI5J1[0]:C,10668
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIPI5J1[0]:D,9448
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIPI5J1[0]:Y,9448
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:A,9159
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:B,8028
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:C,9222
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:Y,8028
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i:A,8376
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i:B,8254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i:C,10622
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i:D,10469
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m19_i:Y,8254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:A,1911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:B,2956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:C,5629
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:D,5324
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:Y,1911
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[4]:A,10325
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[4]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[4]:C,3836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[4]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[4]:Y,3805
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIIFR61[6]:A,5652
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIIFR61[6]:B,5582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIIFR61[6]:C,5500
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIIFR61[6]:D,3855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIIFR61[6]:Y,3855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[2]:A,7587
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[2]:B,10625
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[2]:Y,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_0[3]:A,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_0[3]:B,9151
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_0[3]:C,10418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_0[3]:D,9263
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_0[3]:Y,9151
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36_0_0[2]:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36_0_0[2]:B,11824
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36_0_0[2]:C,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36_0_0[2]:D,4902
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36_0_0[2]:Y,4902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:A,7879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:B,9732
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:C,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:D,8593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:Y,6723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36_0_0_o2[2]:A,4902
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36_0_0_o2[2]:B,9002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36_0_0_o2[2]:Y,4902
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_a4_0[2]:A,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_a4_0[2]:B,10486
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_a4_0[2]:C,9153
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_a4_0[2]:Y,9153
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_12:A,5510
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_12:B,4498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_12:C,5246
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_12:Y,4498
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:A,10670
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:B,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:C,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:Y,10440
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:A,5355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:B,4738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:C,7441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:D,7136
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:Y,4738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:CLK,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:D,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:EN,9051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:Q,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:A,8177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:B,8008
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:C,6663
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:FCI,6702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:FCO,6728
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:S,6663
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:CLK,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:Q,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:C,11387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPC,11387
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:CLK,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:D,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:Q,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o2[3]:A,9678
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o2[3]:B,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o2[3]:C,9549
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o2[3]:Y,9514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:CLK,10760
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:D,11781
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:Q,10760
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_o2:A,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_o2:B,6404
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa_0_o2:Y,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_a4_0[0]:A,1862
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_a4_0[0]:B,1806
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_a4_0[0]:C,1751
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_a4_0[0]:D,1592
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_a4_0[0]:Y,1592
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIHMRU2[3]:A,8212
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIHMRU2[3]:B,9392
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIHMRU2[3]:C,8099
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIHMRU2[3]:Y,8099
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNINNHQ[0]:A,2019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNINNHQ[0]:B,6639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNINNHQ[0]:C,1012
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNINNHQ[0]:D,1821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNINNHQ[0]:Y,1012
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[7]:A,9570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[7]:B,9653
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[7]:C,7999
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[7]:D,8205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[7]:Y,7999
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5_0_a2_4:A,9088
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5_0_a2_4:B,8909
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5_0_a2_4:C,8963
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5_0_a2_4:D,7933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5_0_a2_4:Y,7933
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:CLK,7056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:EN,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:Q,7056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:C,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:Y,5303
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:CLK,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:D,10557
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:Q,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:A,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:B,2437
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCO,1985
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_6L11:A,4831
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_6L11:B,3997
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_6L11:C,6932
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_6L11:D,5952
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_6L11:Y,3997
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:C,13125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPC,13125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:CLK,10406
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:Q,10406
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[3]:A,6601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[3]:B,6529
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[3]:C,3237
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[3]:Y,3237
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:Y,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:A,1937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:B,1320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:C,4020
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:D,3715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:Y,1320
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:CLK,5652
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:D,7735
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:Q,5652
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:SLn,
PWM_obuf[7]/U0/U_IOPAD:D,
PWM_obuf[7]/U0/U_IOPAD:E,
PWM_obuf[7]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:CLK,10607
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:D,10493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:Q,10607
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SLn,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:CLK,9552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:D,4358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:Q,9552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:B,10712
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:D,11606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:Y,10712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:B,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:D,11331
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:S,8635
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:CLK,2872
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:Q,2872
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:A,5185
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:B,4394
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:C,3865
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:D,3587
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:Y,3587
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:Y,10139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[7]:A,9519
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[7]:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[7]:C,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[7]:D,8357
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[7]:Y,7285
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:CLK,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:Q,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:A,3297
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:B,995776
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCO,3164
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:CLK,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:D,10426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:Q,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
PWM_obuf[7]/U0/U_IOOUTFF:A,
PWM_obuf[7]/U0/U_IOOUTFF:Y,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:A,9866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:B,8971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:C,8391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:D,5914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:Y,5914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:C,11649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:Y,11536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:B,8032
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:C,6792
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:D,4738
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:Y,4738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:A,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:B,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:Y,11656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:CLK,8099
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:Q,8099
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2_0:A,9571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2_0:B,9515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2_0:Y,9515
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:CLK,1662
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:D,6476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:Q,1662
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:B,10415
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:C,10080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:D,5625
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:Y,5625
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:A,10468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:B,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCO,2677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse_0_o2:A,9302
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse_0_o2:B,9374
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse_0_o2:Y,9302
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:A,5208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:B,4591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:C,7294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:D,6989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:Y,4591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:CLK,9415
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:D,11393
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:EN,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:Q,9415
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:CLK,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:Q,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:CLK,7942
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:D,4870
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:Q,7942
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:CLK,4009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:D,4612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:Q,4009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_0_a2:A,7490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_0_a2:B,7285
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_0_a2:C,6206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_0_a2:Y,6206
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:Y,1985
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:CLK,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:D,8906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:Q,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_1:A,9374
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_1:B,9274
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_1:C,7961
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_1:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_1:Y,7608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[4]:A,8501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[4]:B,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[4]:C,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[4]:D,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[4]:Y,7285
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:A,2438
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:B,1821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:C,4524
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:D,4219
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:Y,1821
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:C,11533
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPC,11533
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:A,8165
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:D,7904
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:Y,4852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2_i_o2[3]:A,10607
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2_i_o2[3]:B,9269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2_i_o2[3]:C,10468
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2_i_o2[3]:Y,9269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:A,10730
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:B,10694
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:C,9515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:D,8147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:Y,8147
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[2]:A,3435
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[2]:B,3042
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[2]:C,3438
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[2]:Y,3042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:A,11803
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:B,11688
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:Y,11688
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:B,11536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:C,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:D,11179
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:S,8764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:A,996177
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:Y,3156
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:CLK,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:D,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:Q,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:A,4895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:B,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:C,6971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:D,6666
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:Y,4298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:A,9621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:B,9475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:C,11666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:D,11538
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:Y,9475
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:CLK,6606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:D,5764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:Q,6606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:CLK,5904
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:Q,5904
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:A,5469
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:B,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:C,7416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:D,7242
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:Y,4852
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:A,2523
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:B,1906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:C,4609
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:D,4304
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:Y,1906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[2]:A,1196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[2]:B,7838
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[2]:C,3097
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[2]:D,3951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[2]:Y,1196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:A,5078
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:B,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:C,7154
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:D,6849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:Y,4481
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:B,5087
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:C,11755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:D,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:Y,5087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:A,1921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:B,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:C,5639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:D,5334
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:Y,1921
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[6]:A,1151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[6]:B,4057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[6]:Y,1151
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_1:A,5280
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_1:B,4739
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_1:C,3333
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_1:D,1196
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_1:Y,1196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[4]:A,8314
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[4]:B,5489
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[4]:C,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[4]:Y,5489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:A,6730
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:B,8004
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:C,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:D,5695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:Y,5523
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:CLK,1993
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:EN,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:Q,1993
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:CLK,8246
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:D,7587
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:Q,8246
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_0:A,10829
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_0:B,10723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_0:C,6202
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_0:D,6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_0:Y,6129
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0_o2_0:A,6175
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0_o2_0:B,6073
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0_o2_0:C,5977
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0_o2_0:D,5946
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0_o2_0:Y,5946
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:A,6928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:B,6681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:Y,6681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_282_a2_0_a3_0_a2_0_a4:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_282_a2_0_a3_0_a2_0_a4:B,11681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_282_a2_0_a3_0_a2_0_a4:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_282_a2_0_a3_0_a2_0_a4:D,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_282_a2_0_a3_0_a2_0_a4:Y,11681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:A,3410
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:B,996062
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:C,995972
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:D,3015
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCO,2896
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m2[1]:A,8173
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m2[1]:B,8090
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m2[1]:C,3083
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m2[1]:D,7903
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m2[1]:Y,3083
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen_0_a2:A,6938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen_0_a2:B,9409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen_0_a2:Y,6938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:C,10469
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:D,11647
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:Y,10469
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:C,11440
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPC,11440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_269_a2:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_269_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_269_a2:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_269_a2:Y,11700
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOOUTFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:CLK,9596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:D,9560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:EN,9236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:Q,9596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_223_i_o4:A,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_223_i_o4:B,9218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_223_i_o4:Y,9218
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:Y,10654
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:CLK,9415
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:D,6773
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:EN,8171
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:Q,9415
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:B,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:C,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:D,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:Y,8200
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:A,9679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:B,8309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:C,9574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:D,9423
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:Y,8309
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:CLK,9778
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:D,6636
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:EN,8171
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:Q,9778
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:B,997411
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:Y,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:A,9452
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:B,8127
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:C,11700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:D,11460
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:Y,8127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:A,10721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:B,8147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:C,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:D,11559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:Y,8147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:A,7834
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:B,7683
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:C,4624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:D,4475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:Y,4475
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:EN,7282
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SLn,
PWM_obuf[3]/U0/U_IOENFF:A,
PWM_obuf[3]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:A,1629
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:B,1012
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:C,3715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:D,3410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:Y,1012
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:CLK,8565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:D,9471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:Q,8565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:A,857
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:B,808
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:C,696
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:D,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:Y,567
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:CLK,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:D,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:Q,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SLn,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_0_0:A,8717
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_0_0:B,7794
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_0_0:C,8244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_0_0:Y,7794
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:A,3342
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:B,995994
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:C,995904
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCO,2896
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_7_0[1]:A,8483
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_7_0[1]:B,6926
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_7_0[1]:C,4535
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_7_0[1]:D,4166
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_7_0[1]:Y,4166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2:A,7083
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2:B,8165
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2:Y,7083
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:A,10313
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:B,2770
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCO,2677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o2_0:A,7116
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o2_0:B,8321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o2_0:Y,7116
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_3:A,9081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_3:B,6914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_3:C,9066
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_3:D,8939
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_3:Y,6914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:D,8546
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:EN,9191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:CLK,6781
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:EN,7497
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:Q,6781
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:CLK,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:D,11335
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:Q,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:A,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:Y,3156
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_RNI38OR3[0]:A,1592
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_RNI38OR3[0]:B,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_RNI38OR3[0]:C,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_i_0_RNI38OR3[0]:Y,484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:A,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:B,9375
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:C,10615
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:D,10504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:Y,9375
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:A,10622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:C,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:D,10139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:Y,6014
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:CLK,7470
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:D,11236
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:EN,7526
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:Q,7470
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:C,11642
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:D,11569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:Y,11569
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m23_0_m2_ns_1:A,10589
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m23_0_m2_ns_1:B,10498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m23_0_m2_ns_1:C,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m23_0_m2_ns_1:D,10301
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m23_0_m2_ns_1:Y,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:S,8601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:A,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:B,514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:C,2835
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:D,2661
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:Y,484
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_a2[2]:A,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_a2[2]:B,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_a2[2]:C,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_a2[2]:D,10174
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_a2[2]:Y,6643
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:A,2046
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:B,3091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:C,5764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:D,5459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:Y,2046
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:CLK,7180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:D,11792
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:Q,7180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:CLK,6992
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:D,11314
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:EN,5914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:Q,6992
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[8]:A,10733
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[8]:B,10655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[8]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[8]:D,10511
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[8]:Y,10511
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:CLK,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:D,9493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:Q,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[15]:A,10806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[15]:B,10659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[15]:C,9102
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[15]:D,6960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[15]:Y,6960
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:CLK,6337
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:EN,7497
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:Q,6337
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2[1]:A,8264
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2[1]:B,8208
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2[1]:Y,8208
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:A,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:B,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:C,6954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:D,11443
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:Y,6954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:A,7657
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:B,7506
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:C,4447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:D,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:Y,4298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:A,8157
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:D,6556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:Y,4852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI9QKL1:A,4478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI9QKL1:B,6133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI9QKL1:C,3513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI9QKL1:D,3410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI9QKL1:Y,3410
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:CLK,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:D,12892
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:Q,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[1]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[1]:B,11812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[1]:C,9298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[1]:Y,9298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:CLK,9493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:D,11623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:Q,9493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:C,11445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPC,11445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:CLK,8301
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:D,5460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:Q,8301
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_4_0_x2:A,7426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_4_0_x2:B,7386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_4_0_x2:Y,7386
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:A,8438
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:B,8347
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:C,3288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:D,3786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:Y,3288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_2:A,4170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_2:B,5216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_2:C,4969
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_2:D,4495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_2:Y,4170
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:A,3183
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:B,995674
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCO,3164
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:CLK,8104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:D,5617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:Q,8104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:A,8520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:B,11700
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:C,9404
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:Y,8520
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2_RNO[2]:A,4137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2_RNO[2]:B,6955
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2_RNO[2]:C,5893
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2_RNO[2]:Y,4137
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:A,6242
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:B,5371
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:C,4474
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:D,5796
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:Y,4474
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:IPC,
SPISCLK_obuf/U0/U_IOPAD:D,
SPISCLK_obuf/U0/U_IOPAD:E,
SPISCLK_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:A,3278
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:B,995759
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCO,3164
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2[2]:A,4811
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2[2]:B,4695
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2[2]:C,4562
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i_o2[2]:Y,4562
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:C,11421
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPC,11421
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:CLK,10733
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:D,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:Q,10733
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:C,11430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPC,11430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:C,11445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPC,11445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:A,8298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:B,8133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:C,6796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:FCI,6728
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:FCO,6728
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:S,6892
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIVVIC[2]:A,5596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIVVIC[2]:B,7332
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIVVIC[2]:C,7166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIVVIC[2]:Y,5596
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_226:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_226:B,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_226:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_226:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_226:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_226:FCO,996139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:C,8028
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:D,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:Y,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:CLK,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:D,11507
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:Q,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:CLK,8387
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:D,9062
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:Q,8387
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:B,7833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:C,7841
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:D,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:FCO,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_223_i_1:A,9563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_223_i_1:B,8310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_223_i_1:C,10564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_223_i_1:D,10390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_223_i_1:Y,8310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:CLK,2061
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:Q,2061
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_5:A,9654
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_5:B,9597
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_5:C,9500
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_5:D,8346
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_5:Y,8346
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:CLK,8566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:D,11765
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:EN,10213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:Q,8566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4_0[2]:A,10605
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4_0[2]:B,10563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4_0[2]:C,9341
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4_0[2]:D,10333
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4_0[2]:Y,9341
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_s[1]:A,5382
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_s[1]:B,7587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_s[1]:C,4655
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_s[1]:D,4081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_s[1]:Y,4081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit_2:A,9695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit_2:B,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit_2:Y,9695
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[1]:A,4788
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[1]:B,4395
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[1]:C,1112
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[1]:D,2811
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[1]:Y,1112
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:B,996174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:S,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:B,996173
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:S,995956
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_o2[1]:A,9506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_o2[1]:B,9516
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_o2[1]:Y,9506
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:CLK,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:D,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:Q,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:A,9799
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:B,9715
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:C,9655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:Y,9655
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:B,995956
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[5]:A,8501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[5]:B,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[5]:C,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[5]:D,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0_0[5]:Y,7285
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_0_o2_1[0]:A,7443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_0_o2_1[0]:B,8536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_0_o2_1[0]:C,6998
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_0_o2_1[0]:D,7195
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_0_o2_1[0]:Y,6998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNI326F[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNI326F[0]:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNI326F[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNI326F[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNI326F[0]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:B,7963
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:FCI,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:FCO,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:S,7856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:A,6227
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:B,6246
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:C,5131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:D,3825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:Y,3825
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:A,3823
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:B,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:Y,3805
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_6_0_a2[1]:A,3416
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_6_0_a2[1]:B,3903
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_6_0_a2[1]:Y,3416
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI37VL1[3]:A,8179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI37VL1[3]:B,5615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI37VL1[3]:C,8091
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI37VL1[3]:Y,5615
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,1320
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,4430
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,1320
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,4430
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m27_0_o2:A,10687
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m27_0_o2:B,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m27_0_o2:Y,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:A,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:B,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:C,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:Y,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m102_i:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m102_i:B,11831
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m102_i:C,10432
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m102_i:D,10426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m102_i:Y,10426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[2]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[2]:B,11827
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[2]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[2]:D,10383
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[2]:Y,10383
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:CLK,7102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:D,4902
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:Q,7102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2:A,9636
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2:B,6202
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2:C,9596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2:Y,6202
SF2_MSS_sys_sb_0/CoreGPIO_0/g1_1:A,3246
SF2_MSS_sys_sb_0/CoreGPIO_0/g1_1:B,3773
SF2_MSS_sys_sb_0/CoreGPIO_0/g1_1:C,9123
SF2_MSS_sys_sb_0/CoreGPIO_0/g1_1:D,4643
SF2_MSS_sys_sb_0/CoreGPIO_0/g1_1:Y,3246
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[0]:A,10733
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[0]:B,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[0]:C,6770
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[0]:D,6636
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[0]:Y,6636
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIP4N8[5]:A,7155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIP4N8[5]:B,5177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIP4N8[5]:C,5228
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIP4N8[5]:D,4177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIP4N8[5]:Y,4177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:CLK,2251
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:Q,2251
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIDVMK[6]:A,5755
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIDVMK[6]:B,5672
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIDVMK[6]:Y,5672
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:A,4663
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:B,5708
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:C,8381
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:D,8076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:Y,4663
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_i_m2_i_m2[4]:A,7516
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_i_m2_i_m2[4]:B,5221
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_i_m2_i_m2[4]:C,7380
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_i_m2_i_m2[4]:Y,5221
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:CLK,10482
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:D,8031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:EN,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:Q,10482
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:B,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:C,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:D,11160
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:S,8764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO:A,9571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO:B,6849
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO:C,5787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO:D,3823
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO:Y,3823
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:B,11793
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:C,10469
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:Y,10469
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:A,8960
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:B,9430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:C,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:D,8368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:Y,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:A,2544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:B,1927
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:C,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:D,4325
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:Y,1927
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:A,2023
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:B,2479
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCO,1985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1_i_0_0_o4:A,7105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1_i_0_0_o4:B,5787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1_i_0_0_o4:C,8113
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1_i_0_0_o4:Y,5787
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:A,10934
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:B,10843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:C,6402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:D,6282
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:Y,6282
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:D,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:E,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:CLK,9668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:D,10737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:Q,9668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:C,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:IPC,12988
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:CLK,5582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:D,7064
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:EN,5641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:Q,5582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[7]:A,1201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[7]:B,4107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[7]:Y,1201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[2]:A,5269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[2]:B,3097
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[2]:C,6952
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[2]:Y,3097
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i[2]:A,4652
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i[2]:B,4554
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i[2]:C,3386
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i[2]:D,4344
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_i[2]:Y,3386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[3]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[3]:B,11827
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[3]:C,9379
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[3]:Y,9379
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:CLK,8388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:EN,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:Q,8388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:CLK,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:D,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:Q,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:IPC,
PWM_obuf[7]/U0/U_IOENFF:A,
PWM_obuf[7]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:A,7789
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:B,7638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:C,4579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:D,4430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:Y,4430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0[3]:A,5436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0[3]:B,6261
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0[3]:C,3023
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0[3]:D,4114
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0[3]:Y,3023
PWM_obuf[2]/U0/U_IOPAD:D,
PWM_obuf[2]/U0/U_IOPAD:E,
PWM_obuf[2]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:CLK,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:EN,9118
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:Q,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:A,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:B,9933
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:Y,6907
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_a2:A,10717
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_a2:B,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_a2:C,10425
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_a2:D,10444
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_a2:Y,10425
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[3]:A,8138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[3]:B,8056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[3]:C,7912
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[3]:Y,7912
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_1[0]:A,6998
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_1[0]:B,9578
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_1[0]:Y,6998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:EN,12728
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:IPENn,12728
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIH4EK[2]:A,5515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIH4EK[2]:B,3152
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIH4EK[2]:C,8144
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIH4EK[2]:D,8025
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIH4EK[2]:Y,3152
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2[2]:A,9563
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2[2]:B,9465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2[2]:C,9412
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2[2]:D,7925
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2[2]:Y,7925
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:CLK,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:D,9553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:Q,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_834_i_i:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_834_i_i:B,11781
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_834_i_i:Y,11781
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_17:EN,
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,1112
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,4445
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,1112
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,4445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:CLK,7444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:D,5879
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:Q,7444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[14]:A,7097
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[14]:B,8052
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[14]:C,6994
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[14]:Y,6994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa:A,8588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa:B,9415
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa:Y,8588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:A,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:Y,10711
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:CLK,2462
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:Q,2462
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_3:A,8391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_3:B,8750
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_3:Y,8391
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2_RNIPHG4:A,6953
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2_RNIPHG4:B,7252
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2_RNIPHG4:Y,6953
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:A,10396
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:B,5447
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:Y,5447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:A,8858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:B,7734
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:C,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:Y,6723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0_o2:A,8414
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0_o2:B,7072
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0_o2:C,6789
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0_o2:D,5897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0_o2:Y,5897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:C,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:Y,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_4:A,3083
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_4:B,3570
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_4:C,4117
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_4:D,4038
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_4:Y,3083
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:A,1808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:B,2853
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:C,5526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:D,5221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:Y,1808
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:A,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:B,10453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:Y,9300
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:B,995964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:S,996263
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:A,6466
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:B,6394
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:C,3102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:Y,3102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a2:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a2:Y,10613
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:A,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:B,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:C,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:D,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:Y,8941
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:CLK,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:D,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:Q,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:A,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:Y,8256
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:C,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:Y,5303
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:C,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:A,996206
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:Y,3105
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:D,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:E,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:CLK,7198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:D,11326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:EN,5914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:Q,7198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:CLK,6715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:D,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:Q,6715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:A,4859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:B,5904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:C,8577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:D,8272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:Y,4859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:A,1953
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:B,1336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:C,4029
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:D,3724
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:Y,1336
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNIMJ0E[1]:A,9384
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNIMJ0E[1]:B,6773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNIMJ0E[1]:C,9504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNIMJ0E[1]:D,9393
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNIMJ0E[1]:Y,6773
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g2:A,6875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g2:B,5863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g2:C,6611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g2:Y,5863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:A,4807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:B,5852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:C,8525
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:D,8220
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:Y,4807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:CLK,8309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:D,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:Q,8309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:CLK,7223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:D,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:Q,7223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_0[6]:A,10775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_0[6]:B,10721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_0[6]:C,10535
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_0[6]:D,10426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_0[6]:Y,10426
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:Y,10142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:A,11929
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:B,11824
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:C,4741
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:D,3320
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:Y,3320
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:A,8677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:B,8578
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:C,5765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:Y,5765
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:C,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:Y,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:A,1151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:B,2190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:C,4869
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:D,4564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:Y,1151
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o4[7]:A,6725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o4[7]:B,8027
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o4[7]:C,7901
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o4[7]:Y,6725
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a2:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a2:Y,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:CLK,8154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:D,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:Q,8154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:A,627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:B,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:C,1761
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:Y,567
PWM_obuf[4]/U0/U_IOPAD:D,
PWM_obuf[4]/U0/U_IOPAD:E,
PWM_obuf[4]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m50_ns_1_1:A,9657
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m50_ns_1_1:B,6901
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m50_ns_1_1:C,9588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m50_ns_1_1:Y,6901
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:CLK,8622
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:D,11769
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:EN,10213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:Q,8622
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[0]:A,4191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[0]:B,2019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[0]:C,5874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[0]:Y,2019
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_112:A,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_112:B,10582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_112:C,11780
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_112:D,11509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_112:Y,10582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:B,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:C,11582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:S,8933
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[0]:A,4081
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[0]:B,2766
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[0]:C,3500
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[0]:D,1012
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[0]:Y,1012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_1[2]:A,7587
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_1[2]:B,8574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_1[2]:Y,7587
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:A,3308
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:B,995960
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:C,995870
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:D,2913
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCO,2896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:A,2099
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:B,2547
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCO,1985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:A,10722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:B,10627
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:C,10425
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:D,9471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:Y,9471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3_i_0[2]:A,3320
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3_i_0[2]:B,10384
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3_i_0[2]:Y,3320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:A,4898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:B,4807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:C,7716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:Y,4807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:A,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:B,5464
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:C,8177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:D,7892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:Y,4445
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:CLK,8180
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:D,11391
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:Q,8180
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:B,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:S,8889
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m85_i:A,11787
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m85_i:B,11734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m85_i:C,10419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m85_i:D,11527
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m85_i:Y,10419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:D,8537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:A,5506
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:B,7835
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:C,3377
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:D,4667
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:Y,3377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:CLK,6399
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:D,8948
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:Q,6399
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:EN,10360
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:IPENn,10360
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:CLK,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:D,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:EN,12694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:Q,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:A,11898
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:B,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:C,8453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:D,7735
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:Y,7735
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:CLK,9519
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:D,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:EN,8171
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:Q,9519
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:CLK,3164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:Q,3164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SLn,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:A,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:A,5409
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:B,3237
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:C,7092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:Y,3237
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_a2_1_0[0]:A,6841
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_a2_1_0[0]:B,6781
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_a2_1_0[0]:Y,6781
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_3L4:A,5667
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_3L4:B,9471
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_3L4:C,6676
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_3L4:Y,5667
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2_2_1:A,6797
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2_2_1:B,6741
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2_2_1:C,2992
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2_2_1:D,6246
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2_2_1:Y,2992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0_0_0:A,10568
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0_0_0:B,10596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0_0_0:C,5069
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0_0_0:D,5764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0_0_0:Y,5069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:CLK,7941
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:D,4355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:Q,7941
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:CLK,7153
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:EN,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:Q,7153
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:SLn,
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:CLK,8544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:D,11393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:EN,7123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:Q,8544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:CLK,8252
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:D,11216
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:EN,7526
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:Q,8252
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:B,9723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:D,11606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:Y,9723
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:CLK,9562
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:D,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:Q,9562
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:A,4768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:B,4475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:C,8793
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:D,8679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:Y,4475
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[3],3042
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[4],3393
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[0],4138
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[1],5323
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[2],3042
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[3],4394
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[4],4387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[5],4163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[6],4240
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[7],4066
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[3],10367
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[4],10781
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[0],11533
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[1],11421
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[2],11387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[3],11568
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[4],11440
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[5],11433
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[6],11352
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[7],11339
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WEN,7418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:A,8315
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:B,9822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:C,8480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:Y,8315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_2:A,6990
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_2:B,6914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_2:C,7968
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_2:D,7860
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_2:Y,6914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:A,7093
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:B,6926
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:Y,4852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:A,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:B,5671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:C,8348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:D,8043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:Y,4630
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_110:A,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_110:B,8254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_110:C,11734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_110:Y,8254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_112_i:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_112_i:B,11793
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_112_i:C,9517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_112_i:D,10359
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_112_i:Y,9517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:A,8245
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:B,9342
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:Y,8245
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[3]:A,8679
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[3]:B,7353
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[3]:C,6296
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[3]:D,5897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[3]:Y,5897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[4]:A,9519
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[4]:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[4]:C,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[4]:D,8282
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[4]:Y,7285
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[4]:A,9283
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[4]:B,8134
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[4]:C,9145
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[4]:D,9038
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[4]:Y,8134
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:A,5027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:B,4430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:C,7103
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:D,6798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:Y,4430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:B,11812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:C,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:D,9188
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:Y,9188
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:A,10707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:B,10530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:C,10572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:Y,10530
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:A,4723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:B,4430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:C,8748
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:D,8634
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:Y,4430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:CLK,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:EN,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:Q,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:C,13133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPC,13133
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:EN,7497
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:CLK,7148
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:D,11507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:EN,5914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:Q,7148
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_RNO[2]:A,10828
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_RNO[2]:B,10753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_RNO[2]:C,10715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_RNO[2]:D,10601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_RNO[2]:Y,10601
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_a2_2_0_RNI07PG1[0]:A,4310
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_a2_2_0_RNI07PG1[0]:B,4138
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_a2_2_0_RNI07PG1[0]:C,2852
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_a2_2_0_RNI07PG1[0]:D,3082
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_a2_2_0_RNI07PG1[0]:Y,2852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:C,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:CLK,1863
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:Q,1863
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:B,7960
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:FCI,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:FCO,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:S,6481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:A,7713
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:B,7992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:C,7638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:D,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:Y,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:EN,6681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:C,11343
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPC,11343
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8_1:A,8171
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8_1:B,8099
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8_1:C,9137
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8_1:Y,8099
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:A,9322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:B,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:C,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:D,9068
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:Y,9068
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:CLK,597
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:D,6406
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:Q,597
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNI8OHM[2]:A,8301
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNI8OHM[2]:B,8218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNI8OHM[2]:Y,8218
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_3:A,5641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_3:B,6715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_3:Y,5641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[11]:A,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[11]:B,8165
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[11]:C,10715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[11]:D,10549
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[11]:Y,8165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_1_0[1]:A,10679
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_1_0[1]:B,10654
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_1_0[1]:C,9506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_1_0[1]:D,10473
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_1_0[1]:Y,9506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:A,9505
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:B,10513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:C,9569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:Y,9505
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_0_sqmuxa_1:A,9414
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_0_sqmuxa_1:B,10426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_0_sqmuxa_1:C,9265
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_0_sqmuxa_1:D,9188
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_0_sqmuxa_1:Y,9188
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:CLK,8134
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:D,11646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:Q,8134
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:B,11498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:C,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:D,11141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:FCI,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:S,8764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L9:A,4394
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L9:B,8240
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L9:C,4473
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L9:Y,4394
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:A,10895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:B,10804
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:C,6363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:D,6243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:Y,6243
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:CLK,7020
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:D,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:Q,7020
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:CLK,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:D,8099
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:Q,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_35_0_i:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_35_0_i:B,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_35_0_i:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_35_0_i:Y,10666
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:A,620
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:B,544
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:C,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:Y,484
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:D,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:C,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:IPC,10837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:A,2113
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:B,3146
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:C,5831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:D,5526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:Y,2113
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_i_a2_i_a2_RNIHT28:A,6706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_i_a2_i_a2_RNIHT28:B,7081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_i_a2_i_a2_RNIHT28:Y,6706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:A,7740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:B,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:C,10071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:D,9540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:Y,6776
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_733_i_i:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_733_i_i:B,10659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_733_i_i:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_733_i_i:D,11621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_733_i_i:Y,10659
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2_RNIC8BU:A,8025
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2_RNIC8BU:B,8485
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2_RNIC8BU:C,6527
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2_RNIC8BU:D,6261
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_2_RNIC8BU:Y,6261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:C,10469
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:D,10550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:Y,10469
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:B,8104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:C,6931
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:D,6616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:FCI,7901
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:S,6616
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:C,13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPC,13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:CLK,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:D,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:Q,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:A,8279
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:B,8180
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:C,8127
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:D,8028
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:Y,8028
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:A,7344
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:B,7288
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:C,7184
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:D,7070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:Y,7070
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_a4:A,4139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_a4:B,4083
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_a4:C,3964
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_a4:D,3855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_a4:Y,3855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:A,8148
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:B,8099
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:Y,8099
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:CLK,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:D,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:Q,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:B,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:C,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:Y,11719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:C,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:D,10246
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:Y,8272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:A,9497
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:B,8900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:C,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:Y,5623
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:CLK,9547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:D,11813
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:Q,9547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:A,10366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:B,2821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCO,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[2]:A,11736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[2]:B,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[2]:Y,11736
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_4_0_o2_RNIO84O:A,5676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_4_0_o2_RNIO84O:B,6071
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_4_0_o2_RNIO84O:C,7403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_4_0_o2_RNIO84O:Y,5676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:A,9545
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:B,9454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:C,4395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:D,4893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:Y,4395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1_2_i_o2:A,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1_2_i_o2:B,8320
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1_2_i_o2:Y,7285
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:A,5359
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:B,4742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:C,7445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:D,7140
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:Y,4742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:A,4742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:B,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:C,8767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:D,8653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:Y,4449
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_3[3]:A,8518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_3[3]:B,6301
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_3[3]:C,6206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_3[3]:D,5853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_3[3]:Y,5853
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:A,2175
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:B,2615
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCO,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:A,5241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:B,4624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:C,7327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:D,7022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:Y,4624
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:CLK,8071
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:D,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:EN,7098
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:Q,8071
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:CLK,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:D,8328
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:Q,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOENFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:EN,6681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:CLK,10701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:D,9478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:Q,10701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_0:A,10556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_0:B,11623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_0:C,9409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_0:D,9311
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_0:Y,9311
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:D,11507
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_a2_1_0_o2:A,7436
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_a2_1_0_o2:B,7393
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_a2_1_0_o2:Y,7393
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:CLK,7524
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:D,11216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:EN,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:Q,7524
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:CLK,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:Q,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i_x2_0_x2_0_o2[3]:A,7431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i_x2_0_x2_0_o2[3]:B,7393
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i_x2_0_x2_0_o2[3]:C,6296
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i_x2_0_x2_0_o2[3]:D,6906
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i_x2_0_x2_0_o2[3]:Y,6296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:A,7873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:B,7722
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:C,4663
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:D,4514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:Y,4514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:A,5853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:B,5764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:C,10357
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:D,6495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:Y,5764
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:CLK,2753
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:Q,2753
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIO93K5[2]:A,3703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIO93K5[2]:B,8227
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIO93K5[2]:C,7856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIO93K5[2]:Y,3703
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:A,5234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:B,5060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:C,2024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:D,1921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:Y,1921
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:CLK,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:D,12892
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:Q,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:A,5071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:B,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:C,7147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:D,6842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:Y,4474
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:A,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:B,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:C,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:D,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:Y,8888
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:A,9086
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:B,8976
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:C,8888
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:D,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:Y,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:CLK,4496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:D,4721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:Q,4496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:A,4862
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:Y,4862
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:CLK,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:EN,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:Q,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0:A,9696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0:B,10559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0:C,7116
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0:D,9315
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0:Y,7116
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:A,5897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:B,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:Y,5897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:A,1943
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:B,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:C,5661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:D,5356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:Y,1943
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8_0_a2:A,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8_0_a2:B,8417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8_0_a2:C,8349
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8_0_a2:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8_0_a2:Y,8272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0:A,8473
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0:B,8426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0:C,9321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0:D,9258
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0:Y,8426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:CLK,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:EN,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:Q,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:A,2538
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:B,1921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:C,4624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:D,4319
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:Y,1921
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:CLK,9671
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:EN,9118
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:Q,9671
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:A,11883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:B,10629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:C,9493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:Y,9493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:B,11831
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:C,4374
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:D,3049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:Y,3049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:C,6147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:IPC,6147
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_2[0]:A,9623
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_2[0]:B,5621
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_2[0]:C,5707
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_2[0]:D,3903
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_2[0]:Y,3903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:CLK,7758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:D,7247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:Q,7758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:SLn,
PWM_obuf[5]/U0/U_IOPAD:D,
PWM_obuf[5]/U0/U_IOPAD:E,
PWM_obuf[5]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6:A,3416
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6:B,3740
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6:C,5016
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6:Y,3416
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:CLK,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:D,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:Q,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:A,4623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:B,5668
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:C,8341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:D,8036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:Y,4623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:A,10417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:B,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCO,2677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:CLK,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:D,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:Q,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[4]:A,11798
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[4]:B,11938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[4]:Y,11798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:C,6533
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:IPC,6533
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[17]:A,10806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[17]:B,10659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[17]:C,9102
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[17]:D,6980
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[17]:Y,6980
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:CLK,4414
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:D,3320
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:Q,4414
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIS3J51:A,7258
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIS3J51:B,7160
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIS3J51:C,5913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIS3J51:D,5787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIS3J51:Y,5787
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:A,4009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:B,5490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:C,7132
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:D,7083
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:Y,4009
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:CO,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:FCI,2677
SF2_MSS_sys_sb_0/COREI2C_0/PRDATA_i_o2[2]:A,5588
SF2_MSS_sys_sb_0/COREI2C_0/PRDATA_i_o2[2]:B,3903
SF2_MSS_sys_sb_0/COREI2C_0/PRDATA_i_o2[2]:C,5960
SF2_MSS_sys_sb_0/COREI2C_0/PRDATA_i_o2[2]:Y,3903
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_0[2]:A,10571
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_0[2]:B,10480
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_0[2]:C,8147
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_0[2]:D,10288
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_0[2]:Y,8147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:CLK,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:EN,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:Q,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:A,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:B,7788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:Y,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:A,5247
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:B,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:C,7325
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:D,7020
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:Y,4630
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:CLK,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:D,10715
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:Q,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:A,4341
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:Y,4341
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:CLK,5977
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:D,11681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:EN,11573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:Q,5977
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a2:A,9695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a2:B,9660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a2:Y,9660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:CLK,9180
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:D,4812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:Q,9180
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:CLK,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:D,12899
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:Q,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:B,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:C,11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPB,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPC,11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[0]:A,11826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[0]:B,11959
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[0]:Y,11826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:CLK,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:D,9269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:Q,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:B,996297
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:Y,3254
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_a2_3_a4_1:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_a2_3_a4_1:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_a2_3_a4_1:C,10722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_a2_3_a4_1:Y,10722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNIHL7H2:A,10493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNIHL7H2:B,9299
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNIHL7H2:C,8251
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNIHL7H2:D,5821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNIHL7H2:Y,5821
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:A,2232
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:B,2666
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCO,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:CLK,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:D,9531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:Q,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:A,8442
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:C,9356
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:Y,8442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:CLK,11637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:D,4285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:Q,11637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:A,3349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:B,7866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:C,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:Y,3349
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_USBA_DATA0_MGPIO2A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_BASE,1012
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_MDDR_APB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:COLF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CONFIG_PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CRSF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2HCALIB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[0],2788
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[1],484
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_AVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_HOSTDISCON,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_IDDIG,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_M3_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_PLL_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXACTIVE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXERROR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALIDH,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_SESSEND,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_TXREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VBUSVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_MDDR_ARESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARVALID_HWRITE1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWVALID_HWRITE0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_BREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_MASTLOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_TRANS1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[0],4038
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[12],4228
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[13],3341
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[14],3198
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[15],3365
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[1],4117
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[2],1012
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[3],1629
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[4],2696
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[5],2924
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[6],2858
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[7],4235
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[8],4582
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ENABLE,5238
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[0],1012
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[10],4449
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[11],4430
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[12],4298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[13],4514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[14],4475
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[15],4474
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[1],1112
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[2],1196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[3],1336
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[4],1320
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[5],1230
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[6],1151
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[7],1201
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[8],4445
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[9],4481
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RESP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_SEL,3209
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[0],10139
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[10],11431
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[11],11399
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[12],11444
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[13],11296
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[14],11512
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[15],11400
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[1],10142
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[2],9002
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[3],9347
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[4],10163
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[5],10148
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[6],9943
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[7],9049
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[8],11353
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[9],11376
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WRITE,5216
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RMW_AXI,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[32],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[33],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[34],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[35],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[36],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[37],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[38],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[39],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[40],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[41],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[42],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[43],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[44],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[45],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[46],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[47],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[48],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[49],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[50],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[51],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[52],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[53],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[54],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[55],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[56],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[57],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[58],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[59],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[60],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[61],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[62],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[63],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WLAST,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:GTX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_USBC_DATA1_MGPIO31B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_USBC_DATA0_MGPIO30B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PSEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDIF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO0A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO10A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO12A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO13A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO14A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO15A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO16A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO17B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO18B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO19B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO1A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO20B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO21B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO22B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO24B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO27B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO28B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO29B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO2A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO30B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO31B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO3A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO4A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO5A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO6A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO7A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO8A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO9A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_USBC_DATA7_MGPIO19B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_MGPIO22B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_MGPIO20B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_USBC_DATA6_MGPIO18B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_MGPIO21B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_USBC_DATA5_MGPIO17B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_USBC_STP_MGPIO28B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_USBC_NXT_MGPIO29B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_MGPIO13B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_MGPIO16B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_MGPIO14B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DTR_MGPIO12B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_MGPIO15B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_MGPIO11B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_USBC_DATA3_MGPIO26B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_USBC_DATA4_MGPIO25B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PSLVERR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDC_RMII_MDC_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD3_USBB_DATA4_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD0_RMII_TXD0_USBB_DIR_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD1_RMII_TXD1_USBB_STP_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD2_USBB_DATA5_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD3_USBB_DATA6_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_DVF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_ERRF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_EV,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SLEEPHOLDREQ,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_OUT,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_USBA_DIR_MGPIO5A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_MGPIO6A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_USBA_STP_MGPIO6A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_USBA_NXT_MGPIO7A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_MGPIO8A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_MGPIO9A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_USBA_DATA6_MGPIO9A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_MGPIO10A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_USBA_DATA7_MGPIO10A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS5_MGPIO20A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS6_MGPIO21A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS7_MGPIO22A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SCK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_MGPIO11A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_MGPIO12A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_MGPIO13A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_MGPIO14A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_MGPIO15A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_MGPIO16A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS4_MGPIO17A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS5_MGPIO18A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS6_MGPIO23A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS7_MGPIO24A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:TX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USBC_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_GPIO_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:XCLK_FAB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:B,8906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:S,8923
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:CLK,7903
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:D,5372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:Q,7903
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:CLK,8437
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:EN,7427
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:Q,8437
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:B,8155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:FCI,7636
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:S,7636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:CLK,6050
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:Q,6050
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_2:A,5816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_2:B,5760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_2:C,5641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_2:Y,5641
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa_0_a2:A,8501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa_0_a2:B,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa_0_a2:Y,8501
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:A,6249
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:B,5378
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:C,4481
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:D,5799
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:Y,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:CLK,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:D,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:Q,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:CLK,7141
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:D,5676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:Q,7141
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_13:A,7244
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_13:B,5879
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_13:C,10725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_13:Y,5879
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63[0]:A,8115
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63[0]:B,8067
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63[0]:Y,8067
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:Y,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[0]:A,11868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[0]:B,11750
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[0]:C,11623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[0]:D,11629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[0]:Y,11623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:C,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0:A,3071
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0:B,2973
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0:C,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0:D,2842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_0:Y,2842
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:CLK,5913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:Q,5913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[17]:A,9594
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[17]:B,9051
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[17]:C,6843
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[17]:Y,6843
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIUF4V[5]:A,7701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIUF4V[5]:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIUF4V[5]:C,6507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIUF4V[5]:D,5568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIUF4V[5]:Y,5568
SF2_MSS_sys_sb_0/COREI2C_0/PRDATA_i_o2_0_0_o4[2]:A,4403
SF2_MSS_sys_sb_0/COREI2C_0/PRDATA_i_o2_0_0_o4[2]:B,4863
SF2_MSS_sys_sb_0/COREI2C_0/PRDATA_i_o2_0_0_o4[2]:Y,4403
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:CLK,8467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:EN,10508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:Q,8467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:CLK,5929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:Q,5929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:A,3325
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:B,995977
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:C,995887
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:D,2930
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCO,2896
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:C,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:C,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_a4_1:A,9737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_a4_1:B,9696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_a4_1:C,10699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_a4_1:Y,9696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNI1V0I1[1]:A,9552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNI1V0I1[1]:B,9488
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNI1V0I1[1]:C,3049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNI1V0I1[1]:D,8218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNI1V0I1[1]:Y,3049
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[0]:A,4355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[0]:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[0]:Y,4355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_i_0[5]:A,9340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_i_0[5]:B,7636
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_i_0[5]:C,6616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_i_0[5]:D,3198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_i_0[5]:Y,3198
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:A,5173
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:B,4387
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:C,3738
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:D,3600
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:Y,3600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:CLK,10361
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:D,11749
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:EN,10686
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:Q,10361
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2[6]:A,10553
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2[6]:B,7965
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2[6]:C,10543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2[6]:Y,7965
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_1[0]:A,4207
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_1[0]:B,9375
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_1[0]:C,3118
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_1[0]:D,2852
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_1[0]:Y,2852
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:CLK,7925
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:D,10123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:Q,7925
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[12]:A,9670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[12]:B,7006
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[12]:C,6953
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[12]:Y,6953
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o4[9]:A,6942
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o4[9]:B,6974
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o4[9]:Y,6942
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_28_0_i:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_28_0_i:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_28_0_i:C,11700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_28_0_i:D,11579
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_28_0_i:Y,11579
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[27]:A,8080
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[27]:B,8035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[27]:C,6835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o4[27]:Y,6835
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:A,10451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:B,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCO,2677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:A,9622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:B,11816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:Y,9622
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[1]:A,8441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[1]:B,7849
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[1]:C,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[1]:D,10470
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[1]:Y,7849
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[0]:A,8533
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[0]:B,8450
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[0]:C,5621
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[0]:D,6065
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[0]:Y,5621
PWM_obuf[6]/U0/U_IOPAD:D,
PWM_obuf[6]/U0/U_IOPAD:E,
PWM_obuf[6]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:C,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:IPC,10967
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:CLK,8533
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:D,11391
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:EN,7526
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:Q,8533
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:SLn,
PWM_obuf[3]/U0/U_IOPAD:D,
PWM_obuf[3]/U0/U_IOPAD:E,
PWM_obuf[3]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:A,6165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:B,3993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:C,7840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:Y,3993
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6_1:A,7141
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6_1:B,6668
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6_1:C,5374
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6_1:D,6873
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6_1:Y,5374
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:A,10694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:B,10638
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:C,8276
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:D,8028
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:Y,8028
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[6]:A,5235
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[6]:B,4700
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[6]:C,3288
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[6]:D,1151
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[6]:Y,1151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIB61D:A,6606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIB61D:B,5594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIB61D:C,5046
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIB61D:D,3513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIB61D:Y,3513
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:A,4296
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:B,2858
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:C,3466
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:D,2811
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:Y,2811
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:A,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:B,10496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:C,8032
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:D,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:Y,6897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:A,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:B,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:C,8179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:Y,8179
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:A,11841
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:B,11758
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:Y,11758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:A,2528
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:B,1911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:C,4614
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:D,4309
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:Y,1911
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:CLK,8572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:D,9581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:Q,8572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:CLK,2804
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:Q,2804
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:CLK,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:D,11768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:Q,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:CLK,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:D,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:Q,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:C,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:IPC,12988
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2:A,5788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2:B,5738
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2:C,5648
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2:D,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2:Y,5523
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_RNO:A,9477
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_RNO:B,8103
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_RNO:C,11634
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_RNO:D,10535
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_RNO:Y,8103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:A,5235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:B,4760
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:C,3773
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:D,4068
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:Y,3773
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:A,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:B,7238
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:Y,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:A,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:Y,10711
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u:B,8588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u:C,11747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u:D,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u:Y,8588
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[27]:A,9495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[27]:B,6807
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[27]:C,5603
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[27]:Y,5603
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIK43N1:A,3730
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIK43N1:B,3390
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIK43N1:C,7390
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIK43N1:Y,3390
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:A,10241
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:B,7938
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:C,8147
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:D,7526
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:Y,7526
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:EN,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:Q,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:A,5440
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:B,5343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:C,1201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:D,2113
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:Y,1201
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:A,10506
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:B,6476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:C,11749
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:Y,6476
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_0:A,9555
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_0:B,9512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_0:Y,9512
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:CLK,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:D,5904
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:Q,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:A,2030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:B,3075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:C,5748
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:D,5443
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:Y,2030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:CLK,10492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:D,8429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:Q,10492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:A,5072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:B,4475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:C,7148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:D,6843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:Y,4475
SPISCLK_obuf/U0/U_IOENFF:A,
SPISCLK_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:A,6595
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:B,6807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:C,1201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:D,1808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:Y,1201
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:A,2213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:B,2649
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCO,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI10V31[3]:A,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI10V31[3]:B,9545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI10V31[3]:C,9448
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI10V31[3]:Y,9448
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1:A,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1:B,10650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1:C,10584
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1:D,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1:Y,10440
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:A,1196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:B,2235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:C,4914
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:D,4609
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:Y,1196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:A,8614
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:B,8523
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:C,3464
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:D,3962
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:Y,3464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:B,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:Y,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_2_wmux:A,9676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_2_wmux:B,9585
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_2_wmux:C,9587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_2_wmux:D,9282
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_2_wmux:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_2_wmux:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_2_wmux:Y,9282
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:A,5280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:B,4663
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:C,7365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:D,7060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:Y,4663
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:CLK,7960
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:D,4355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:Q,7960
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:B,8390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:Y,8390
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:A,10383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:B,2838
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCO,2677
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:CLK,8067
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:D,8067
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:Q,8067
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:CLK,5788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:Q,5788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_0_a2_0:A,7552
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_0_a2_0:B,6636
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_0_a2_0:C,7122
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_0_a2_0:Y,6636
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:D,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:EN,9051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:A,9521
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:B,8910
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:C,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:Y,5623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m4_0_m3_1_2:A,4403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m4_0_m3_1_2:B,4523
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m4_0_m3_1_2:C,4556
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m4_0_m3_1_2:D,5242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m4_0_m3_1_2:Y,4403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:A,5256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:B,5082
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:C,2046
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:D,1943
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:Y,1943
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:A,11868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:B,5823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:C,11677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:D,11498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:Y,5823
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_0:A,5900
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_0:B,5036
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_0:C,7821
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_0:D,5624
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_0:Y,5036
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIR7VH:A,6994
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIR7VH:B,7260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIR7VH:Y,6994
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:A,2251
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:B,2683
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCO,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIAREE2:A,5107
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIAREE2:B,4887
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIAREE2:C,5658
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIAREE2:D,4009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIAREE2:Y,4009
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:A,5121
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:B,4947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:C,1911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:D,1808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:Y,1808
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:CLK,8110
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:D,7741
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:Q,8110
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[4]:A,1320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[4]:B,4233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[4]:Y,1320
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:A,7031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:B,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:D,6780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:Y,4940
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:A,4518
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:B,4942
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:C,3481
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:D,1201
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:Y,1201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg_RNIBC9H[5]:A,3773
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg_RNIBC9H[5]:B,8070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg_RNIBC9H[5]:Y,3773
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli:A,4582
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli:B,4036
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli:C,4235
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli:Y,3805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4_RNO:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4_RNO:Y,11891
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:A,5515
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:B,4898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:C,7601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:D,7296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:Y,4898
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_a2[2]:A,9159
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_a2[2]:B,9339
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0_a2[2]:Y,9159
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2_0_a2:A,9610
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2_0_a2:B,9508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2_0_a2:Y,9508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un36_clock_rx_fe:A,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un36_clock_rx_fe:B,9547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un36_clock_rx_fe:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un36_clock_rx_fe:D,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un36_clock_rx_fe:Y,9358
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:SLn,
GPIO_IN_ibuf[0]/U0/U_IOINFF:A,
GPIO_IN_ibuf[0]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:CLK,7922
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:D,5372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:Q,7922
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[1]:A,11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[1]:B,11867
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[1]:Y,11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:CLK,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:EN,10508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:Q,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:CLK,4720
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:D,5823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:Q,4720
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:CLK,5830
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:Q,5830
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:CLK,9488
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:EN,9118
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:Q,9488
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:A,11791
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:B,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:D,11490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:Y,11490
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:A,6936
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:D,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:Y,4852
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:CLK,8208
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:D,7925
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:Q,8208
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:CLK,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:D,11490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:Q,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:CLK,2042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:Q,2042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4[6]:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4[6]:B,10827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4[6]:C,8358
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4[6]:D,8452
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4[6]:Y,8358
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:A,5248
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:B,4773
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:C,3786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:D,4021
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:Y,3786
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:A,9922
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:B,7794
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:C,8711
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:D,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:Y,6631
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_a2_0:A,4078
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_a2_0:B,9049
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_a2_0:Y,4078
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:B,997534
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:Y,3254
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:D,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:EN,10579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:EN,7418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:IPENn,7418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60_0[2]:A,10314
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60_0[2]:B,5447
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60_0[2]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60_0[2]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60_0[2]:Y,5447
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:CLK,7390
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:EN,7427
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:Q,7390
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:A,4807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:B,4514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:C,8832
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:D,8718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:Y,4514
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:CLK,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:D,8390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:Q,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1_RNIMJP11[0]:A,4009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1_RNIMJP11[0]:B,4411
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1_RNIMJP11[0]:C,6090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1_RNIMJP11[0]:Y,4009
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:C,11807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPC,11807
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:B,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:Y,8200
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:CLK,10712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:D,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:Q,10712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/data_out_d_0_a2[8]:A,7545
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/data_out_d_0_a2[8]:B,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/data_out_d_0_a2[8]:Y,7545
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:CLK,6882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:D,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:Q,6882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_o2:A,10415
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_o2:B,9186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_o2:C,8130
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_o2:D,5641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_o2:Y,5641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:A,8315
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:B,9822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:C,8480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:Y,8315
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:CLK,8144
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:D,11335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:EN,7123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:Q,8144
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6_RNO:A,9448
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6_RNO:B,8099
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6_RNO:C,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6_RNO:D,10461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6_RNO:Y,8099
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[2]:A,10738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[2]:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[2]:C,7322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[2]:D,8283
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[2]:Y,7322
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:CLK,9346
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:D,8426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:Q,9346
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:SLn,
RX_ibuf/U0/U_IOPAD:PAD,
RX_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:A,7824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:B,7432
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:C,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:Y,5456
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:A,6156
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:B,4306
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:C,3431
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:D,1151
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:Y,1151
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:CLK,6907
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:EN,6692
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:Q,6907
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:CLK,9283
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:D,6990
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:Q,9283
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:CLK,8421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:D,8310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:EN,8431
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:Q,8421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:CLK,7106
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:D,11314
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:EN,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:Q,7106
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m4_0_m3:A,5478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m4_0_m3:B,4403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m4_0_m3:C,7509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m4_0_m3:D,5489
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_m4_0_m3:Y,4403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_i_a2_i_o4_RNI6K8M:A,8229
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_i_a2_i_o4_RNI6K8M:B,5768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_i_a2_i_o4_RNI6K8M:C,3836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_i_a2_i_o4_RNI6K8M:Y,3836
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:D,11393
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:EN,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:Q,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:B,11555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:C,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:D,11198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:S,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:A,9221
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:B,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:C,9077
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:Y,6897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:B,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:Y,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:B,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:S,8855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:A,2753
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:B,2142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:C,4829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:D,4524
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:Y,2142
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_o2_RNITH8D2:A,6923
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_o2_RNITH8D2:B,5803
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_o2_RNITH8D2:C,5672
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_o2_RNITH8D2:D,3855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_o2_RNITH8D2:Y,3855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:A,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:B,10312
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:Y,9418
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2_0[2]:A,9404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2_0[2]:B,9363
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2_0[2]:C,8147
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2_0[2]:D,9153
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_a2_0[2]:Y,8147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_2:A,8572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_2:B,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_2:Y,8522
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_6[2]:A,7552
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_6[2]:B,6664
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_6[2]:C,7122
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_6[2]:Y,6664
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:A,8488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:B,8397
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:C,3338
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:D,3836
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:Y,3338
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:A,3080
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:B,3508
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:C,3083
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:D,2811
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:Y,2811
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[21]:A,10682
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[21]:B,10771
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[21]:C,6832
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[21]:D,7917
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[21]:Y,6832
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:D,11507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:EN,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:Q,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:CLK,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:D,10614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:Q,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_4_0_a2:A,4302
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_4_0_a2:B,3916
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_4_0_a2:Y,3916
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:A,10235
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:B,6261
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:Y,6261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:A,11852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:B,11812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:C,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:D,11456
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:Y,10441
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:CLK,2479
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:Q,2479
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[2]:A,3333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[2]:B,9407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[2]:C,4966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[2]:Y,3333
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:CLK,5974
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:EN,6692
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:Q,5974
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:A,8162
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:B,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:C,11788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:D,7965
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:Y,4940
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m27_0_o2_1:A,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m27_0_o2_1:B,10538
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m27_0_o2_1:C,10427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m27_0_o2_1:Y,10427
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[5]:A,9820
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[5]:B,9511
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[5]:C,9687
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[5]:Y,9511
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:C,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPC,11800
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:CLK,6382
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:D,9318
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:Q,6382
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:A,3291
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:B,995935
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:C,995853
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:D,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCO,2896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:B,7941
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:FCI,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:FCO,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:S,6271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_1:A,4156
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_1:B,4062
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_1:Y,4062
PWM_obuf[1]/U0/U_IOOUTFF:A,
PWM_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:C,11568
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPC,11568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out_RNI6189:A,6931
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out_RNI6189:Y,6931
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[4]:A,5857
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[4]:B,5221
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[4]:C,8424
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[4]:D,6171
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[4]:Y,5221
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:A,2042
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:B,2496
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCO,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:CLK,9406
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:D,9581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:Q,9406
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_5[3]:A,7377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_5[3]:B,7244
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_5[3]:C,6049
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_5[3]:D,5853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_5[3]:Y,5853
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:D,8103
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[4]:A,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[4]:B,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[4]:C,6742
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[4]:D,6664
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[4]:Y,6664
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:CLK,2666
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:Q,2666
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SLn,
PWM_obuf[5]/U0/U_IOENFF:A,
PWM_obuf[5]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[1]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[1]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[1]:C,10493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[1]:Y,10493
PWM_obuf[4]/U0/U_IOOUTFF:A,
PWM_obuf[4]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:A,10894
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:B,10803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:C,6362
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:D,6242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:Y,6242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:A,10294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:B,2753
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCO,2677
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:A,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:Y,3156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_2:A,7495
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_2:B,7732
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_2:C,7040
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_2:Y,7040
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_m3_bm:A,7251
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_m3_bm:B,6423
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_m3_bm:C,6474
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_m3_bm:D,5046
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_m3_bm:Y,5046
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[2]:A,8520
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[2]:B,8437
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[2]:C,3438
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[2]:D,8250
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[2]:Y,3438
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIOHCI1:A,4682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIOHCI1:B,4520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIOHCI1:C,4875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIOHCI1:D,4316
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIOHCI1:Y,4316
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:CLK,620
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:D,6261
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:Q,620
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:B,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:Y,11844
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:Y,10139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:A,7398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:B,10261
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:C,7908
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:Y,7398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:CLK,2496
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:Q,2496
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:CLK,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:Q,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_a4[0]:A,8453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_a4[0]:B,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_a4[0]:Y,8453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_1[14]:A,10829
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_1[14]:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_1[14]:C,6994
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_1[14]:D,8020
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_1[14]:Y,6994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:CLK,3240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:Q,3240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:A,2232
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:B,3272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:C,5950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:D,5645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:Y,2232
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIOTU7[1]:A,5772
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIOTU7[1]:B,5426
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIOTU7[1]:C,2119
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIOTU7[1]:Y,2119
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:CLK,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:D,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:Q,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:A,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:B,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:C,9775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:Y,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:CLK,9687
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:Q,9687
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_0:A,10738
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_0:B,10559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_0:C,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_0:D,10578
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_0_0:Y,10559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[6]:A,5816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[6]:B,8498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[6]:C,8437
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[6]:Y,5816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un24_sdao_int_0_a2_0_a2_0_a4:A,7274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un24_sdao_int_0_a2_0_a2_0_a4:B,7133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un24_sdao_int_0_a2_0_a2_0_a4:Y,7133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:CLK,5986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:Q,5986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:A,10901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:B,10810
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:C,6369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:D,6249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:Y,6249
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:CLK,6938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:EN,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:Q,6938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:A,4009
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:B,6081
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:C,1012
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:D,2852
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:Y,1012
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIM7FE2:A,4986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIM7FE2:B,4791
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIM7FE2:C,5537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIM7FE2:D,4306
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIM7FE2:Y,4306
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:A,11714
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:B,11666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:Y,11666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:A,6949
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:B,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:C,6875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:Y,4940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:A,9922
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:B,9447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:C,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:D,8695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:Y,5456
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0:A,10267
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0:B,9506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0:C,11604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0:D,11423
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0:Y,9506
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:A,5224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:B,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:C,6907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:Y,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:A,1012
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:B,2057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:C,4730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:D,4425
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:Y,1012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:C,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:IPC,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:CLK,10439
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:Q,10439
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:A,5064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:B,4447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:C,7150
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:D,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:Y,4447
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:CLK,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:Q,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:CLK,7380
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:D,9512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:Q,7380
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:CLK,8594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:D,5904
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:Q,8594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:CLK,7274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:D,7116
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:EN,6914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:Q,7274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_5[2]:A,7559
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_5[2]:B,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_5[2]:C,7113
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_5[2]:Y,6643
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:CLK,8173
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:EN,6809
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:Q,8173
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:A,2248
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:B,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:C,5966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:D,5661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:Y,2248
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:CLK,8426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:D,7322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:Q,8426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCO,3164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:B,6923
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:C,5603
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:Y,4732
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:A,5150
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:B,4976
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:C,1940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:D,1837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:Y,1837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:A,996291
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:Y,3156
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:B,5460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:C,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:D,11498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:Y,5460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:A,10332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:B,2787
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCO,2677
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2_0:A,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2_0:B,8549
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2_0:C,7528
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2_0:Y,5623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_2:A,9846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_2:B,9804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_2:Y,9804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:A,9557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:B,11827
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:C,8303
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:D,9188
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:Y,8303
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:CLK,9221
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:D,9552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:Q,9221
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:A,10218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:B,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCO,2677
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:D,11216
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:EN,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:Q,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB6KQ1[0]:A,6962
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB6KQ1[0]:B,6459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB6KQ1[0]:C,2973
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB6KQ1[0]:Y,2973
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:CLK,2719
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:Q,2719
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:A,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:B,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:C,9501
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:D,9375
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:Y,9375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:A,6922
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:B,9871
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:C,7644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:Y,6922
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:A,10830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:B,10670
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:Y,8460
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:CLK,7370
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:D,11314
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:EN,7526
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:Q,7370
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0_1_2:A,8563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0_1_2:B,8473
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0_1_2:Y,8473
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:A,10235
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:B,6406
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:Y,6406
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_732_i_i:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_732_i_i:B,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_732_i_i:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_732_i_i:D,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_732_i_i:Y,10666
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:A,11770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:B,10615
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:C,10355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:D,9051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:Y,9051
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:FCO,3105
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:A,2420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:B,1803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:C,4506
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:D,4201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:Y,1803
SPISS_obuf/U0/U_IOPAD:D,
SPISS_obuf/U0/U_IOPAD:E,
SPISS_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:CLK,7389
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:D,9188
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:Q,7389
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[27]:A,10585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[27]:B,10668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[27]:C,5603
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[27]:D,7829
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[27]:Y,5603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:B,7944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:FCI,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:FCO,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:S,8893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:CLK,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:D,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:EN,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:Q,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:CLK,2194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:Q,2194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[6]:A,11737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[6]:Y,11737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:A,8535
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:B,7123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:C,9719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:D,7801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:Y,7123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[0]:A,5117
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[0]:B,5492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[0]:C,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[0]:D,3988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2[0]:Y,3361
SPISS_obuf/U0/U_IOOUTFF:A,
SPISS_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:A,11770
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:Y,11753
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:CLK,673
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:D,6406
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:Q,673
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[2]:A,8501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[2]:B,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[2]:C,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[2]:D,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[2]:Y,7285
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:CLK,5874
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:EN,6692
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:Q,5874
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:B,996032
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:Y,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:A,7093
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:B,10830
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:C,9530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:Y,7093
SPISS_obuf/U0/U_IOENFF:A,
SPISS_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:CLK,2677
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:Q,2677
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[8]:A,10759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[8]:B,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[8]:C,9102
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[8]:D,9308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[8]:Y,9102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:B,8106
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:Y,4852
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:CLK,6428
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:EN,7282
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:Q,6428
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:CLK,10654
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:D,4078
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:EN,5069
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:Q,10654
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_8L16:A,9625
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_8L16:B,9518
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_8L16:C,9266
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_8L16:D,3587
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_8L16:Y,3587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:A,11922
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:B,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:D,11621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:Y,11621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[3]:A,1336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[3]:B,4242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[3]:Y,1336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_tick_10:A,10594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_tick_10:B,10573
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_tick_10:C,9252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_tick_10:D,9218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_tick_10:Y,9218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:A,10400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:B,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCO,2677
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1:A,4163
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1:B,4166
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1:Y,4163
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:CLK,9411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:D,10581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:EN,10464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:Q,9411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:CLK,716
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:EN,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:Q,716
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:A,10569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:B,8398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:Y,8398
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:C,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:Y,5303
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3_i_0_o2[0]:A,9485
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3_i_0_o2[0]:B,8074
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3_i_0_o2[0]:C,9270
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3_i_0_o2[0]:Y,8074
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1_RNISPP11[6]:A,4529
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1_RNISPP11[6]:B,4306
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1_RNISPP11[6]:C,5925
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1_RNISPP11[6]:Y,4306
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_m2[6]:A,9820
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_m2[6]:B,9511
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_m2[6]:C,9687
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_m2[6]:Y,9511
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:D,7545
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:EN,11634
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:C,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:IPC,10837
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,1336
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,4449
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,1336
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,4449
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_i_0_a4[6]:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_i_0_a4[6]:B,10804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_i_0_a4[6]:C,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_i_0_a4[6]:Y,9514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:Y,1985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_a4_2:A,9804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_a4_2:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_a4_2:C,9652
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_a4_2:D,9505
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_a4_2:Y,9505
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:CLK,3278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:Q,3278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:C,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:Y,5303
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:C,7398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPC,7398
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:CLK,5946
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:Q,5946
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:A,11810
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:B,11573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:C,11674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:D,11582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:Y,11573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_750_i_0_o2_0_1:A,8124
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_750_i_0_o2_0_1:B,7651
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_750_i_0_o2_0_1:C,5676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_750_i_0_o2_0_1:D,7856
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/N_750_i_0_o2_0_1:Y,5676
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:A,4767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:B,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:C,8792
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:D,8678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:Y,4474
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:CLK,544
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:D,6261
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:Q,544
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:CLK,7982
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:EN,6809
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:Q,7982
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:A,6730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:B,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:C,1336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:D,1943
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[3]:Y,1336
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:CLK,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:Q,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:A,7890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:B,11800
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:C,8114
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:Y,7890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:A,3393
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:B,996045
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:C,995955
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:D,2998
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCO,2896
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],4720
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],4496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],4414
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],4009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],4020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],4009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[1],6090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[2],6246
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[3],7491
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[4],5864
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[5],7071
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[6],6133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[7],5925
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[8],6326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],13133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,11666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[1]:A,9004
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[1]:B,7849
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[1]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[1]:D,11544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[1]:Y,7849
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_a2:A,9553
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_a2:B,7169
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_a2:C,6085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_a2:Y,6085
PWM_obuf[4]/U0/U_IOENFF:A,
PWM_obuf[4]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:CLK,2787
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:Q,2787
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_pktsel_3_sqmuxa_0:A,11833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_pktsel_3_sqmuxa_0:B,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_pktsel_3_sqmuxa_0:C,10536
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_pktsel_3_sqmuxa_0:D,10328
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_pktsel_3_sqmuxa_0:Y,10328
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L8_0:A,9469
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L8_0:B,9362
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L8_0:C,9110
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L8_0:D,3431
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_5L8_0:Y,3431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_1[9]:A,5713
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_1[9]:B,6942
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_1[9]:C,5695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_1[9]:Y,5695
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[1]:A,5622
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[1]:B,5541
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[1]:C,5440
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[1]:D,5338
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[1]:Y,5338
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[4]:A,4355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[4]:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[4]:Y,4355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0:A,3031
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0:B,2019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0:C,2459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0:D,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0:Y,2019
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:B,6980
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:C,6843
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:Y,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_o2_1:A,8102
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_o2_1:B,8038
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_o2_1:C,7930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_o2_1:D,5641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_o2_1:Y,5641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:CLK,9618
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:D,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:Q,9618
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_7[2]:A,8132
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_7[2]:B,8893
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_7[2]:Y,8132
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_cfg_enable:A,8168
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_cfg_enable:B,8147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_cfg_enable:Y,8147
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:CLK,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:D,11783
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:EN,6954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:Q,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[20]:A,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[20]:B,10594
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[20]:C,7937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[20]:D,6725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[20]:Y,6725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:CLK,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:Q,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a2:A,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a2:B,9459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a2:C,9373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a2:D,8147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a2:Y,8147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:CLK,10619
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:D,10553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:Q,10619
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:A,8623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:B,8532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:C,3473
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:D,3971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:Y,3473
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:CLK,8327
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:D,11737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:EN,9311
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:Q,8327
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0_o4:A,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0_o4:B,4403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0_o4:C,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0_o4:D,4512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0_o4:Y,3805
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:A,996196
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:Y,3156
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_1:A,3023
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_1:B,3482
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_1:Y,3023
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4_0_a2:A,7933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4_0_a2:B,7247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4_0_a2:C,10243
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4_0_a2:D,9479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4_0_a2:Y,7247
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:CLK,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:EN,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:Q,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:B,6832
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:C,6835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:Y,4732
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[3]:A,4479
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[3]:B,3365
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[3]:C,4413
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[3]:D,4274
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[3]:Y,3365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:B,7925
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:FCI,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:FCO,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:S,8912
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[4]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[4]:B,11827
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[4]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[4]:D,8074
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[4]:Y,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0_o4_RNIV1OC:A,4305
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0_o4_RNIV1OC:B,9669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0_o4_RNIV1OC:Y,4305
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:A,5531
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:B,3916
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:C,2811
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:Y,2811
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:Y,10142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:C,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:IPC,10967
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:A,7797
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:B,7418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:Y,7418
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_5_0[1]:A,5506
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_5_0[1]:B,5959
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_5_0[1]:C,9415
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_5_0[1]:D,5511
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_5_0[1]:Y,5506
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:EN,12785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:IPENn,12785
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:CLK,1592
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:D,6476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:Q,1592
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:A,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:Y,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_i_o2[16]:A,8171
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_i_o2[16]:B,7791
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_i_o2[16]:C,6833
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_i_o2[16]:D,6595
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_i_o2[16]:Y,6595
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_845_i_i:A,10722
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_845_i_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_845_i_i:Y,10722
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_a2_1[5]:A,3416
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_a2_1[5]:B,7141
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_a2_1[5]:Y,3416
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_243_i_m4:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_243_i_m4:B,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_243_i_m4:C,10622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_243_i_m4:Y,10622
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:A,7999
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:D,7904
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:Y,4852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:A,5196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:B,4579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:C,7282
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:D,6977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:Y,4579
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o2[27]:A,7133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o2[27]:B,6733
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o2[27]:C,5603
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o2[27]:Y,5603
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:D,11326
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:EN,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:Q,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:A,8086
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:B,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:C,7873
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:FCI,7866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:FCO,7866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:S,7873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:A,9611
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:B,9562
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:C,8172
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:D,9353
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:Y,8172
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f1[0]:A,10559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f1[0]:B,8221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f1[0]:C,8099
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f1[0]:Y,8099
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_1[2]:A,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_1[2]:B,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_1[2]:C,6770
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_1[2]:D,6636
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_1[2]:Y,6636
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:CLK,8310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:D,8378
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:Q,8310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:A,10701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:B,10602
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:C,9413
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:D,9252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:Y,9252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:A,1927
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:B,2972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:C,5645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:D,5340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:Y,1927
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:CLK,2702
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:Q,2702
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_4L6:A,4938
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_4L6:B,5667
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_4L6:C,4081
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_4L6:D,3023
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_N_4L6:Y,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:CLK,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:Q,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:A,8546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:B,8463
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:C,8467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:D,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:Y,8162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_227:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_227:B,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_227:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_227:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_227:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_227:FCO,995918
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:CLK,7833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:D,7247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:Q,7833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[22]:A,9611
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[22]:B,7997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[22]:C,6832
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[22]:D,6706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2[22]:Y,6706
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0_1:A,6995
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0_1:B,6852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0_1:C,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0_1:D,6452
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0_1:Y,5523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:A,11770
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:Y,11753
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:B,996280
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:S,996291
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:A,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:B,9341
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:Y,8272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:CLK,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:Q,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:A,10710
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:B,10487
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:C,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:D,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:Y,10441
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m73_0_o2_i:A,10536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m73_0_o2_i:B,10461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m73_0_o2_i:Y,10461
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:CLK,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:D,9538
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:Q,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:A,10936
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:B,8237
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:C,6949
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:Y,6949
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0:A,5863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0:B,4942
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0:C,7727
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0:D,7200
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0:Y,4942
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:A,2080
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:B,2530
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCO,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:CLK,5872
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:EN,8244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:Q,5872
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_a2_0:A,9249
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_a2_0:B,8028
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_a2_0:C,5641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_0_a2_0:Y,5641
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:CLK,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:D,10469
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:Q,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:CLK,9374
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:EN,12694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:Q,9374
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[1]:A,8501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[1]:B,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[1]:C,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[1]:D,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[1]:Y,7285
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:A,4269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:B,3904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:C,3422
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:D,2766
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:Y,2766
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2_RNIBEBH:A,6797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2_RNIBEBH:B,6982
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_0_0_a2_RNIBEBH:Y,6797
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOENFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:A,9521
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:B,8900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:C,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:Y,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:A,2004
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:B,2462
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCO,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:CLK,8247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:Q,8247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:A,7544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:B,4675
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:C,7398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:Y,4675
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:B,11812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:C,4721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:Y,4721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[5]:A,10785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[5]:B,11800
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[5]:C,7798
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[5]:D,8750
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[5]:Y,7798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:A,6066
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:B,5195
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:C,4298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:D,5621
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:Y,4298
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:CLK,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:D,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:Q,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:B,10709
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:C,10526
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:D,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:Y,9300
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:B,995975
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:B,995994
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:Y,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:A,3403
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCO,3164
SPI_0_DO_M2F_obuf/U0/U_IOPAD:D,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:E,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_199_i:A,9505
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_199_i:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_199_i:Y,9505
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:A,11829
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:C,8310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:D,10510
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:Y,8310
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_4[3]:A,7442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_4[3]:B,7351
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_4[3]:C,6301
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_4[3]:D,7190
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_4[3]:Y,6301
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_0_1:A,6661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_0_1:B,6202
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_0_1:C,4498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_0_1:Y,4498
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:CLK,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:D,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:Q,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIV56N2[0]:A,11732
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIV56N2[0]:B,11683
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIV56N2[0]:C,11480
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIV56N2[0]:D,9118
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIV56N2[0]:Y,9118
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:CLK,7422
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:D,9505
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:Q,7422
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_0_0[2]:A,10813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_0_0[2]:B,10686
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_0_0[2]:C,9536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_0_0[2]:Y,9536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:CLK,8090
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:EN,7282
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:Q,8090
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:A,5440
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:B,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:Y,5440
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:CLK,2835
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:D,6261
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:Q,2835
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:CLK,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:D,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:Q,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_o2:A,5904
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_o2:B,5821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_7_o2:Y,5821
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIUF69:A,3276
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIUF69:B,3198
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIUF69:C,4228
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIUF69:D,4092
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIUF69:Y,3198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_RNI8FAV:A,7762
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_RNI8FAV:B,9204
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_RNI8FAV:C,6527
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_RNI8FAV:D,6476
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_RNI8FAV:Y,6476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:CLK,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:Q,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:C,4358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:Y,4358
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:A,4814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:B,5859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:C,8532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:D,8227
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:Y,4814
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:CLK,6782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:Q,6782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:CLK,3221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:Q,3221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:CLK,8176
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:D,9690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:Q,8176
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o2[2]:A,10576
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o2[2]:B,10550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o2[2]:Y,10550
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:A,8991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:B,9430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:C,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:D,8368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:Y,6662
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:CLK,9412
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:D,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:EN,9118
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:Q,9412
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:D,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:EN,10579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[7]:A,10215
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[7]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[7]:C,3836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[7]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[7]:Y,3805
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,11770
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:D,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q,11770
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_wmux_0:A,9282
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_wmux_0:B,10632
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_wmux_0:C,7230
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_wmux_0:D,6979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_wmux_0:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_1_wmux_0:Y,6979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_o2_0:A,10772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_o2_0:B,10681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_o2_0:Y,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:CLK,10785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:D,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:EN,12694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:Q,10785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:A,4865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:B,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:C,7683
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:Y,4774
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:A,4768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:B,5813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:C,8486
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:D,8181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:Y,4768
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:D,11391
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:EN,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:Q,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIKJ0I:A,5882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIKJ0I:B,4571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIKJ0I:C,7337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata_RNIKJ0I:Y,4571
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:A,1201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:B,7843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:C,3102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:D,3956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:Y,1201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:CLK,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:D,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:Q,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa:A,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa:B,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa:Y,8522
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI5Q3V1:A,4387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI5Q3V1:B,8224
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI5Q3V1:C,4454
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI5Q3V1:Y,4387
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1_0[3]:A,8514
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1_0[3]:B,8408
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1_0[3]:C,8355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1_0[3]:D,8212
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1_0[3]:Y,8212
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_730_i_i:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_730_i_i:B,10614
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_730_i_i:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_N_730_i_i:Y,10614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_1_1[23]:A,7235
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_1_1[23]:B,6855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_1_1[23]:C,7238
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_1_1[23]:D,6990
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_1_1[23]:Y,6855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:A,4682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:B,5727
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:C,8400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:D,8095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:Y,4682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:CLK,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:Q,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[0]:A,5253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[0]:B,5171
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[0]:C,1012
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[0]:D,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[0]:Y,1012
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:CLK,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:EN,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:Q,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_153:A,11821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_153:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_153:C,8537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_153:D,10380
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_153:Y,8537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:ALn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:A,4858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:B,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:C,8576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:D,8271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:Y,4858
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:B,11593
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:C,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:S,8720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[25]:A,10729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[25]:B,8157
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[25]:C,10715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m4[25]:Y,8157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:CLK,7211
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:EN,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:Q,7211
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:CLK,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:D,11314
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:Q,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:A,4833
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:B,5878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:C,8551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:D,8246
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:Y,4833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa:A,9892
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa:B,9499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa:C,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa:D,7778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa:Y,6014
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:C,11649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:Y,11536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:B,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:C,8799
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:D,8685
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:Y,4481
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:CLK,9222
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:D,8099
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:Q,9222
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_4:A,10477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_4:B,9240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_4:C,8871
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_4:D,6914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_4:Y,6914
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_833_i_i:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_833_i_i:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_833_i_i:Y,11788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0:A,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0:B,9506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0:C,9185
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0:D,6914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0:Y,6914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:C,11621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPC,11621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:A,4859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:B,4768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:C,7677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:Y,4768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2:A,5923
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2:B,5860
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2:C,5787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2:Y,5787
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[2]:A,4167
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[2]:B,3851
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[2]:C,5425
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[2]:D,4527
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[2]:Y,3851
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:CLK,2137
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:Q,2137
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:CLK,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:D,7748
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:Q,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_RNO[1]:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_RNO[1]:B,11812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_RNO[1]:C,11749
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_RNO[1]:Y,11749
SF2_MSS_sys_sb_0/CoreGPIO_0/g1:A,8544
SF2_MSS_sys_sb_0/CoreGPIO_0/g1:B,8437
SF2_MSS_sys_sb_0/CoreGPIO_0/g1:C,5624
SF2_MSS_sys_sb_0/CoreGPIO_0/g1:Y,5624
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:CLK,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:EN,10508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:Q,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:CLK,9086
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:D,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:Q,9086
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa_0_a3_0_a4:A,4305
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa_0_a3_0_a4:B,6073
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa_0_a3_0_a4:Y,4305
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:A,6592
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:B,6520
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:C,3228
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:Y,3228
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNIQQHQ[1]:A,2119
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNIQQHQ[1]:B,6734
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNIQQHQ[1]:C,1112
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNIQQHQ[1]:D,1921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNIQQHQ[1]:Y,1112
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
SF2_MSS_sys_sb_0/OR3_1/U0:A,2788
SF2_MSS_sys_sb_0/OR3_1/U0:B,4063
SF2_MSS_sys_sb_0/OR3_1/U0:C,4010
SF2_MSS_sys_sb_0/OR3_1/U0:Y,2788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:CLK,8586
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:D,8346
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:Q,8586
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:EN,7427
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:A,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:B,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:C,9062
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:D,9151
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:Y,9062
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:A,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:B,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:C,10374
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:D,9200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:Y,9200
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_a2[5]:A,7370
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_a2[5]:B,7322
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_a2[5]:C,4501
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_a2[5]:D,4900
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_a2[5]:Y,4501
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:A,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:B,9571
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:C,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:D,9268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:Y,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un52_spi_clk_ticklto4_3:A,8539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un52_spi_clk_ticklto4_3:B,8426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un52_spi_clk_ticklto4_3:C,8421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un52_spi_clk_ticklto4_3:D,8310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un52_spi_clk_ticklto4_3:Y,8310
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:Y,10139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:CLK,5928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:D,3855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:Q,5928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_0[1]:A,10913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_0[1]:B,10741
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_0[1]:C,10641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_0[1]:D,9298
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_i_0_0[1]:Y,9298
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m85_i_a2:A,10611
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m85_i_a2:B,9327
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m85_i_a2:C,10486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m85_i_a2:Y,9327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx_3_iv:A,9711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx_3_iv:B,8588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx_3_iv:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx_3_iv:D,11539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx_3_iv:Y,8588
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:CLK,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:D,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:Q,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:A,11945
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:B,11855
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:C,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:Y,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:B,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:Y,7355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0_a2_i:A,9171
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0_a2_i:B,7748
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0_a2_i:C,9559
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0_a2_i:D,9787
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_0_a2_i:Y,7748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:C,10148
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:D,5904
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:Y,5904
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[5]:A,6453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[5]:B,9217
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[5]:C,2878
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[5]:D,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[5]:Y,2878
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:YL,3469
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:CLK,9218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:D,9252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:Q,9218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIT08E:A,6487
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIT08E:B,6028
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIT08E:C,4177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIT08E:D,3410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable_RNIT08E:Y,3410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_4:A,7386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_4:B,7070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_4:C,8299
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_4:D,8173
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_4:Y,7070
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:A,5021
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:B,4232
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:C,3483
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:D,3431
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:Y,3431
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:B,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:Y,11835
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:CLK,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:D,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:EN,10419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:Q,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[6]:A,7367
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[6]:B,4529
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[6]:C,7223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[6]:Y,4529
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:CLK,7944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:D,5625
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:Q,7944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12_i_o2[7]:A,9541
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12_i_o2[7]:B,9501
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12_i_o2[7]:Y,9501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:CLK,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:EN,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:Q,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:A,8428
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:B,8387
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:C,8269
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:D,8172
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:Y,8172
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:C,10163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:D,5904
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:Y,5904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[3]:A,3473
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[3]:B,9547
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[3]:C,5106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[3]:Y,3473
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:CLK,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:D,8442
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:Q,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:CLK,7884
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:D,4355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:Q,7884
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:B,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:D,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:Y,11682
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:B,3393
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:C,3042
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPB,3393
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPC,3042
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2:A,4341
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2:B,4285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2:C,4197
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2:D,2878
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_0_a2:Y,2878
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a2_0:A,8110
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a2_0:B,9054
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a2_0:C,3703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a2_0:D,4624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a2_0:Y,3703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:D,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:EN,10579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:A,8165
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:D,7904
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:Y,4852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0:A,7225
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0:B,5897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0:C,7196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0:Y,5897
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0_a2_1[6]:A,8550
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0_a2_1[6]:B,4601
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0_a2_1[6]:C,4634
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0_a2_1[6]:D,3483
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0_a2_1[6]:Y,3483
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:CLK,10444
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:D,4738
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:Q,10444
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:A,2478
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:B,1861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:C,4564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:D,4259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:Y,1861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_3_0_o2:A,4125
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_3_0_o2:B,4339
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_3_0_o2:Y,4125
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:B,11612
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:C,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:D,11255
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:S,8703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0[2]:A,10709
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0[2]:B,8303
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0[2]:C,10572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0[2]:Y,8303
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1[3]:A,8357
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1[3]:B,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1[3]:C,8180
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1[3]:D,8099
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1[3]:Y,8099
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48_i_o2:A,3738
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48_i_o2:B,5682
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48_i_o2:C,4724
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48_i_o2:Y,3738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:A,4223
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:B,4153
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:C,1112
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:D,3377
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:Y,1112
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:A,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:B,995649
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCO,3164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:A,6293
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:B,5069
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:C,11543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:D,7901
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:Y,5069
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
PWM_obuf[2]/U0/U_IOENFF:A,
PWM_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:CLK,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:D,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:Q,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[5]:A,11803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[5]:B,11941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[5]:Y,11803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:A,1847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:B,1230
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:C,3923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:D,3618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:Y,1230
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:A,11798
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:B,11777
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:C,4812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:D,7904
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:Y,4812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:B,7903
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:FCI,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:FCO,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:S,7628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_a4_0[6]:A,3483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_a4_0[6]:B,7010
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_a4_0[6]:Y,3483
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:CLK,1862
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:EN,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:Q,1862
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_o2[5]:A,8966
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_o2[5]:B,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_o2[5]:C,8493
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_o2[5]:Y,8053
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCO,3164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:A,6624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:B,6836
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:C,1230
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:D,1837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:Y,1230
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[2]:A,3740
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[2]:B,3042
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[2]:C,3851
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[2]:D,3304
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[2]:Y,3042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0_0_0:A,9788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0_0_0:B,8679
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0_0_0:C,9770
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0_0_0:D,9626
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0_0_0:Y,8679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:Y,1985
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:CLK,1790
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:D,6476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:Q,1790
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_o2:A,5562
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_o2:B,5471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2_0_o2:Y,5471
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:A,5071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:B,4897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:C,1861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:D,1758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:Y,1758
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:C,11736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPC,11736
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:B,996250
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:Y,3254
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_0[1]:A,8536
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_0[1]:B,8429
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_0[1]:C,6188
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_0[1]:D,5506
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_0_a2_0[1]:Y,5506
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:B,996013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:Y,3105
PWM_obuf[2]/U0/U_IOOUTFF:A,
PWM_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:CLK,8172
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:D,8127
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:Q,8172
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[5]:A,8452
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[5]:B,9561
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[5]:Y,8452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIN0LM[6]:A,7868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIN0LM[6]:B,5816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIN0LM[6]:C,5654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIN0LM[6]:D,4791
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIN0LM[6]:Y,4791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:A,6174
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:B,6241
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:C,4170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:D,3198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:Y,3198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_257_a2:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_257_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_257_a2:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_257_a2:Y,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_o2:A,10733
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_o2:B,10677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_o2:C,10589
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_o2:D,10467
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0_o2:Y,10467
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:A,4829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:B,5874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:C,8547
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:D,8242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:Y,4829
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:CLK,3045
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:D,6476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:Q,3045
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:CLK,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:D,6406
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:Q,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4_0_a2_0_a2[0]:A,11898
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4_0_a2_0_a2[0]:B,11812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4_0_a2_0_a2[0]:Y,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109:B,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109:C,8172
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109:D,8067
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109:Y,8067
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[3]:A,6835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[3]:B,6756
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[3]:C,6606
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[3]:D,5471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[3]:Y,5471
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:CLK,6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:D,8074
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:Q,6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:SLn,
GPIO_IN_ibuf[2]/U0/U_IOINFF:A,
GPIO_IN_ibuf[2]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:A,4829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:B,4738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:C,7647
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:Y,4738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_42_i:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_42_i:B,10659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_42_i:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_42_i:Y,10659
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO_0:A,11763
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO_0:B,10576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO_0:C,9218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO_0:Y,9218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:A,5683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:B,5580
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:C,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:Y,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:CLK,8303
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:D,8520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:Q,8303
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:A,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:B,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:Y,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:A,3240
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:B,995725
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCO,3164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:CLK,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:D,12899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:EN,11688
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:Q,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[6]:A,10235
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[6]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[6]:C,3836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[6]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[6]:Y,3805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:B,996040
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:S,996187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:CLK,9177
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:EN,10508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:Q,9177
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2[23]:A,6986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2[23]:B,6934
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2[23]:Y,6934
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_xx_mm[1]:A,5036
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_xx_mm[1]:B,4518
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_xx_mm[1]:C,4223
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_xx_mm[1]:D,4798
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_xx_mm[1]:Y,4223
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[3]:A,5420
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[3]:B,4889
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[3]:C,3473
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[3]:D,1336
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[3]:Y,1336
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:CLK,5580
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:D,7890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:Q,5580
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:C,11339
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPC,11339
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:EN,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:IPENn,9431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[3]:A,4355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[3]:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[3]:Y,4355
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0:A,11664
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0:B,8047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0:C,5126
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0:D,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0:Y,4782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:A,11883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:C,10541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:D,9368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:Y,9368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:A,2063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:B,3096
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:C,5781
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:D,5476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:Y,2063
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:CLK,9656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:D,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:Q,9656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:CLK,7963
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:D,4862
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:Q,7963
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:A,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:B,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:C,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:D,9239
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:Y,9239
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:A,10718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:B,10627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:C,6186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:D,6066
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:Y,6066
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:CLK,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:EN,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:Q,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIANPA3[5]:A,4571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIANPA3[5]:B,5568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIANPA3[5]:C,3410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIANPA3[5]:D,4740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIANPA3[5]:Y,3410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:CLK,2213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:Q,2213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:A,7804
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:B,7653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:C,4594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:D,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:Y,4445
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_1[1]:A,5078
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_1[1]:B,9410
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_1[1]:C,1112
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_1[1]:D,3825
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_3_1[1]:Y,1112
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:A,10672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:B,9236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:C,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:D,11522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:Y,9236
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:A,5879
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:Y,5879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:B,996269
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:Y,3254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:CLK,7398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:D,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:Q,7398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:CLK,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:D,11326
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:Q,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:C,11600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:Y,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:CLK,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:Q,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:CLK,5683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:D,8179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:Q,5683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:B,10215
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:C,5676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:Y,5676
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:A,8198
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:D,7904
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:Y,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[3]:A,10815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[3]:B,9613
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[3]:C,10681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[3]:Y,9613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:A,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:C,10570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:Y,8256
GPIO_IN_ibuf[1]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[1]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:CLK,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:Q,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:CLK,10480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:D,11335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:EN,5770
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:Q,10480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:Y,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:CLK,9322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:D,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:Q,9322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIA523_0:A,3341
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIA523_0:B,3276
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIA523_0:Y,3276
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[5]:A,10729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[5]:B,8198
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[5]:C,10716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[5]:D,10580
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[5]:Y,8198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:A,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:B,5500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:C,8209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:D,7904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:Y,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:SLn,
PWM_obuf[0]/U0/U_IOENFF:A,
PWM_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:A,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:B,7238
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:Y,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:A,5353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:B,5271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:C,1112
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:D,2024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:Y,1112
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:A,10393
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:B,5447
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:D,9076
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:Y,5447
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2_RNO_0[2]:A,5882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2_RNO_0[2]:B,8251
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2_RNO_0[2]:C,3895
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2_RNO_0[2]:D,5615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_o2_RNO_0[2]:Y,3895
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:B,996375
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:S,996196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[3],11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[4],10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[5],10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[6],10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[0],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[1],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[2],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[3],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[4],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[5],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[6],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[7],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_CLK,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_EN,12785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[3],13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[6],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WEN,12728
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:CLK,9077
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:D,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:Q,9077
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[0]:A,4675
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[0]:B,6546
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[0]:C,4009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[0]:Y,4009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un47_clock_rx_fe:A,10851
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un47_clock_rx_fe:B,9711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un47_clock_rx_fe:C,10730
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un47_clock_rx_fe:D,10684
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un47_clock_rx_fe:Y,9711
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,4474
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,4474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2:A,6050
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2:B,6001
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2:Y,6001
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_0:A,9508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_0:B,9290
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_0:C,8067
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_0:Y,8067
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[5]:A,1230
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[5]:B,4136
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[5]:Y,1230
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:B,996204
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:S,996269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3_i_o2[1]:A,4721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3_i_o2[1]:B,10563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3_i_o2[1]:C,10563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3_i_o2[1]:Y,4721
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:B,996337
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:S,996234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a2:A,8186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a2:B,8128
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a2:C,7925
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a2:Y,7925
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:A,7833
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:B,7682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:C,4623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:D,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:Y,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:SLn,
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:B,996318
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:S,996253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_4_0_o2:A,4812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_4_0_o2:B,5471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_4_0_o2:Y,4812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[3]:A,6992
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[3]:B,6893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[3]:C,4114
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[3]:Y,4114
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:CLK,2530
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:Q,2530
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:A,2719
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:B,2108
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:C,4795
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:D,4490
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:Y,2108
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_0:A,6213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_0:B,9454
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_0:C,6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_7_i_m2_0:Y,6129
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:CLK,6175
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:D,9651
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:EN,9506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:Q,6175
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:A,10721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:B,9478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:D,11559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:Y,9478
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:CLK,6301
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:D,7849
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:Q,6301
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:S,996244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:CLK,7500
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:D,5372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:Q,7500
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_RNIKQ05[6]:A,3246
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_RNIKQ05[6]:B,8161
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_RNIKQ05[6]:Y,3246
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM_0_o2[1]:A,10614
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM_0_o2[1]:B,10712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM_0_o2[1]:Y,10614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:A,9651
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:B,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:Y,9651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNIT4E4[5]:A,5568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNIT4E4[5]:B,8246
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNIT4E4[5]:Y,5568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:A,9272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:B,9239
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:Y,9239
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:A,2663
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:B,2046
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:C,4749
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:D,4444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:Y,2046
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first_2_f0:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first_2_f0:B,9550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first_2_f0:C,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first_2_f0:Y,9550
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:A,7411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:Y,7411
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:CLK,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:D,8588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:Q,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:S,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m102_i_a2_0_3:A,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m102_i_a2_0_3:B,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m102_i_a2_0_3:C,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m102_i_a2_0_3:D,10432
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m102_i_a2_0_3:Y,10432
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:A,2270
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:B,2700
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCO,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8:A,9160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8:B,9051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8:C,10249
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8:D,10061
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8:Y,9051
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:A,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:Y,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:A,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:B,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:D,7898
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:Y,6907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:IPENn,
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:CLK,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:Q,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_844_i_i:A,10715
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_844_i_i:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_844_i_i:Y,10715
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:CLK,6214
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:Q,6214
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:C,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPC,13070
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:A,8132
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:B,11640
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:C,6636
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:D,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:Y,6636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_14:A,5874
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_14:B,3855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_14:C,8326
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_14:D,6595
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_14:Y,3855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:D,11784
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:EN,9239
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:CO,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:FCI,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:C,11803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPC,11803
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:CLK,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:D,10659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:Q,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:Y,11796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_o2_0_0:A,7067
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_o2_0_0:B,6926
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_o2_0_0:C,5811
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_o2_0_0:D,5560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_o2_0_0:Y,5560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:B,9613
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:C,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:D,6990
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:Y,6990
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m92_i:A,11937
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m92_i:B,9567
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m92_i:C,10469
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m92_i:D,9327
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m92_i:Y,9327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:A,8182
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:B,8057
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:C,6702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:FCO,6702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:Y,6962
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:A,10439
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:B,10406
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:C,9239
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:D,10055
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:Y,9239
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:A,8132
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:C,6664
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:D,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:Y,6643
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:A,1112
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:B,2157
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:C,4830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:D,4525
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:Y,1112
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:CLK,8099
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:Q,8099
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:A,10313
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:B,6261
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:Y,6261
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:CLK,5738
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:Q,5738
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:SLn,
SPISDO_obuf/U0/U_IOOUTFF:A,
SPISDO_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:CLK,8467
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:D,11335
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:EN,7526
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:Q,8467
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:A,2425
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:B,1808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:C,4511
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:D,4206
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:Y,1808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_2_sqmuxa:A,8221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_2_sqmuxa:B,9245
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_2_sqmuxa:Y,8221
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4_1[6]:A,9330
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4_1[6]:B,7061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4_1[6]:C,9202
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4_1[6]:Y,7061
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:CLK,1873
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:EN,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:Q,1873
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:A,5476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:B,4859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:C,7562
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:D,7257
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:Y,4859
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:B,996051
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:Y,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m11_i:A,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m11_i:B,10464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m11_i:C,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m11_i:D,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m11_i:Y,10464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata:A,5035
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata:B,5087
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata:C,3023
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata:D,4903
SF2_MSS_sys_sb_0/CORESPI_0/USPI/un1_prddata:Y,3023
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:CO,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:FCI,2896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:A,8201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:B,8074
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:C,6721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:FCI,6702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:FCO,6702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:S,6797
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO:A,6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO:B,11785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO:C,6979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO:Y,6129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:Y,1988
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIR0B3[4]:A,4520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIR0B3[4]:B,7198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIR0B3[4]:Y,4520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:CLK,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:D,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:Q,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:B,996212
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:Y,3254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:CLK,2788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:D,9092
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:EN,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:Q,2788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:A,7723
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:B,6809
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:Y,6809
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:A,1230
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:B,2269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:C,4948
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:D,4643
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:Y,1230
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:A,5116
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:B,4942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:C,1906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:D,1803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:Y,1803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:A,2641
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:B,2024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:C,4727
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:D,4422
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:Y,2024
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_7L14:A,4852
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_7L14:B,5374
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_7L14:C,3865
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_7L14:Y,3865
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1_0:A,4240
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1_0:B,4232
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1_0:Y,4232
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0[2]:A,10601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0[2]:B,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0[2]:C,9159
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0[2]:D,9153
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_i_0[2]:Y,9153
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:A,10597
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:B,8346
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:C,10681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:D,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:Y,8346
PWM_obuf[0]/U0/U_IOOUTFF:A,
PWM_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:A,10622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:B,10666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:Y,10622
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:CLK,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:D,10676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:EN,7098
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:Q,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI57NS:A,6428
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI57NS:B,6337
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI57NS:C,4045
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI57NS:D,3390
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI57NS:Y,3390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:A,4298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:B,4080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:C,4711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:D,4878
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:Y,4080
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_1:A,9655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_1:B,10785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_1:Y,9655
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNI7AG7[5]:A,5046
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNI7AG7[5]:B,5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNI7AG7[5]:C,7106
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNI7AG7[5]:D,5166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNI7AG7[5]:Y,5046
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6_0:A,3483
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6_0:B,3806
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6_0:C,5082
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_4L6_0:Y,3483
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[3],11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[4],10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[5],10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[6],10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[0],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[1],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[2],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[3],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[4],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[5],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[6],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[7],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_CLK,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_EN,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[3],13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[6],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[0],11826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[1],11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[2],11736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[3],11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[4],11798
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[5],11803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[6],11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[7],11807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WEN,10360
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:A,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:B,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:C,10524
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:Y,10524
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:CLK,7279
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:D,11236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:EN,5914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:Q,7279
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1:A,7028
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1:B,4812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1:C,9289
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1:D,6723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_1:Y,4812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:CLK,6946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:D,8442
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:Q,6946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:B,995937
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:Y,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:D,11326
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:CLK,6147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:D,8184
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:Q,6147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:EN,6681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0:A,6891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0:B,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0:C,9172
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0:D,7849
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_0:Y,5523
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:B,996394
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:S,996177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:CLK,2080
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:Q,2080
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m103_i:A,10581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m103_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m103_i:Y,10581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:A,11768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:Y,11768
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:CLK,9412
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:D,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:Q,9412
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[3]:A,5436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[3]:B,7148
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[3]:C,7056
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[3]:Y,5436
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:A,5240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:B,4623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:C,7322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:D,7017
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:Y,4623
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:C,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:Y,5303
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:A,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:B,8554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:C,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:D,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:Y,8253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:CLK,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:Q,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f0[0]:A,11821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f0[0]:B,10598
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f0[0]:C,10494
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f0[0]:D,8099
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f0[0]:Y,8099
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:A,8072
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:B,7942
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:C,7866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:FCO,7866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:Y,9416
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3_0[0]:A,10591
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3_0[0]:B,10566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3_0[0]:C,9156
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3_0[0]:D,9092
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3_0[0]:Y,9092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:CLK,7447
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:D,8303
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:Q,7447
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4[5]:A,8303
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4[5]:B,8246
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4[5]:C,6990
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a4[5]:Y,6990
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_m2:A,8309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_m2:B,8172
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_m2:C,10535
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m16_0_m2:Y,8172
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:C,4009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:IPC,4009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:C,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:CLK,10498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:D,10427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:Q,10498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[5]:A,10313
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[5]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[5]:C,3836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[5]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0_0[5]:Y,3805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI992E3[0]:A,10765
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI992E3[0]:B,10667
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI992E3[0]:C,10578
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI992E3[0]:D,8099
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI992E3[0]:Y,8099
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[5]:A,9519
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[5]:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[5]:C,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[5]:D,8286
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[5]:Y,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[1]:A,9519
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[1]:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[1]:C,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[1]:D,8319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[1]:Y,7285
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:A,996225
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:Y,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3[0]:A,10680
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3[0]:B,10620
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3[0]:C,9234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3[0]:D,9162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3[0]:Y,9162
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:CLK,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:D,11579
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:Q,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[4]:A,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[4]:B,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[4]:C,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[4]:D,10174
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[4]:Y,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:Y,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_0_a2_2_a2:A,8444
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_0_a2_2_a2:B,8388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_0_a2_2_a2:C,8300
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_0_a2_2_a2:D,6938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_0_a2_2_a2:Y,6938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:B,996059
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:S,996070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNIGHEL3:A,7491
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNIGHEL3:B,5660
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNIGHEL3:C,4316
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNIGHEL3:D,3152
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNIGHEL3:Y,3152
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un21_spi_clk_tick:A,7322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un21_spi_clk_tick:B,8357
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un21_spi_clk_tick:C,8281
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un21_spi_clk_tick:Y,7322
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_0_a2:A,11778
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_0_a2:B,11722
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_0_a2:C,10562
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_0_a2:D,10213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4_0_a2:Y,10213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_1[0]:A,7925
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_1[0]:B,8192
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0_1[0]:Y,7925
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2_i_o2[1]:A,9493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2_i_o2[1]:B,9378
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2_i_o2[1]:C,9269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2_i_o2[1]:Y,9269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1_0_a2:A,8403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1_0_a2:B,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1_0_a2:C,9435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1_0_a2:Y,7285
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:CLK,2736
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:Q,2736
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:C,4414
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:IPC,4414
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SLn,
PWM_obuf[5]/U0/U_IOOUTFF:A,
PWM_obuf[5]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SLn,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:CLK,9392
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:D,11393
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:Q,9392
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_5:A,5391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_5:B,4369
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_5:C,4819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_5:D,5009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_5:Y,4369
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_wmux_0[7]:A,4831
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_wmux_0[7]:B,5854
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_wmux_0[7]:C,8565
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_wmux_0[7]:D,8252
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_wmux_0[7]:Y,4831
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,1201
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,4475
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,1201
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,4475
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[6]:A,8053
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[6]:B,7908
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[6]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[6]:D,7880
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[6]:Y,7880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_293_a2:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_293_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_293_a2:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_293_a2:Y,11700
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:A,10215
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:B,6406
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:Y,6406
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_1[7]:A,7122
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_1[7]:B,6899
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_1[7]:C,5872
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_1[7]:D,5046
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_1[7]:Y,5046
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0:A,7723
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0:B,7933
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0:Y,7723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[2]:A,6590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[2]:B,6802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[2]:C,1196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[2]:D,1803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[2]:Y,1196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0_0_0:A,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0_0_0:B,10402
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0_0_0:C,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0_0_0:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0_0_0:Y,10343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[0]:A,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[0]:B,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[0]:C,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[0]:D,10174
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2[0]:Y,6643
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_2_wmux[7]:A,5432
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_2_wmux[7]:B,4831
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_2_wmux[7]:C,7524
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_2_wmux[7]:D,7211
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_2_wmux[7]:FCI,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_2_wmux[7]:FCO,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_m2_0_2_wmux[7]:Y,4831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNI65PN1:A,7083
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNI65PN1:B,5821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNI65PN1:C,7894
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_0_o2_RNI65PN1:Y,5821
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:A,9203
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:B,8841
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:C,8335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:Y,8335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:A,10506
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:B,6406
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:Y,6406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:CLK,9353
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:D,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:Q,9353
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:A,11768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:Y,11768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0_1:A,9567
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0_1:B,9504
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0_1:C,9431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0_1:D,9321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0_a4_0_1:Y,9321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:CLK,6001
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:Q,6001
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2:A,7165
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2:B,7059
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2:C,6936
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2:D,5719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2:Y,5719
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[1]:A,3386
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[1]:B,3365
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[1]:Y,3365
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:IPC,
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:A,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:C,11773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:Y,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:A,5384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:B,4767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:C,7465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:D,7160
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:Y,4767
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:C,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:D,9921
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:Y,6014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:A,4291
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:B,2119
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:C,5974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:Y,2119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_o2:A,5719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_o2:B,5560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_o2:C,3855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_o2:D,5471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_o2:Y,3855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNO:A,6938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNO:B,6085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNO:C,5821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNO:D,5641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNO:Y,5641
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a2_i_i_a4_0[9]:A,8326
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a2_i_i_a4_0[9]:B,9531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a2_i_i_a4_0[9]:Y,8326
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:CLK,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:D,9505
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:Q,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2[0]:A,6178
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2[0]:B,3361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2[0]:C,6034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2[0]:Y,3361
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:B,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:Y,11731
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:CLK,9428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:D,10623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:Q,9428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:B,996070
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:Y,3105
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2_ns_1[23]:A,8017
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2_ns_1[23]:B,6855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2_ns_1[23]:C,9434
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2_ns_1[23]:D,8096
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_m2_ns_1[23]:Y,6855
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:CLK,6049
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:D,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:Q,6049
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_a4_0_2_1[23]:A,8358
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_a4_0_2_1[23]:B,9466
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_a4_0_2_1[23]:C,8322
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_a4_0_2_1[23]:Y,8322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:Y,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:A,2108
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:B,3141
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:C,5826
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:D,5521
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:Y,2108
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:CLK,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:D,9695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:Q,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[4]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[4]:B,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[4]:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[4]:D,9269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_RNO[4]:Y,9269
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:S,996158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:B,996185
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:S,996288
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:D,11326
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[6]:A,6523
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[6]:B,4529
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[6]:C,5199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[6]:Y,4529
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a2_1:A,9248
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a2_1:B,8893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a2_1:C,4505
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a2_1:D,3349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a2_1:Y,3349
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:A,5020
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:B,3903
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:C,3588
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:D,1012
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:Y,1012
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:D,9622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:CLK,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:D,9379
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:Q,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i_0[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i_0[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i_0[2]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i_0[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i_0[2]:Y,10060
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0_a2_0_a2_0_a2_0:A,8316
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0_a2_0_a2_0_a2_0:B,8327
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0_a2_0_a2_0_a2_0:Y,8316
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:CLK,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:D,4341
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:Q,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO:A,10791
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO:B,11808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO:C,11680
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO:Y,10791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:A,11771
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:C,9191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:D,10470
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:Y,9191
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:A,6936
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:C,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:D,5536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:Y,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:A,7031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:B,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:D,6780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:Y,4940
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNILR8V[1]:A,6901
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNILR8V[1]:B,8460
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNILR8V[1]:C,6773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNILR8V[1]:Y,6773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:CLK,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:D,8390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:Q,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a2:A,8396
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a2:B,8346
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a2:Y,8346
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:CLK,10486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:D,9517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:Q,10486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[2]:A,9246
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[2]:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[2]:C,5372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[2]:D,8701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_i_0_i_a2[2]:Y,5372
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:CLK,6931
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:D,3349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:Q,6931
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_4:A,3740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_4:B,6531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_4:C,4369
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_4:Y,3740
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:CLK,2923
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:Q,2923
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[1]:A,1112
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[1]:B,4027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[1]:Y,1112
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[5]:A,9511
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[5]:B,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[5]:C,7908
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[5]:D,8315
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[5]:Y,7908
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:CLK,4139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:D,9210
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:Q,4139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:CLK,8482
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:D,5447
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:Q,8482
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:B,11835
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:C,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:D,11623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:Y,10654
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:A,996234
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:Y,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:A,5195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:B,9023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:Y,5195
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:D,11569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:CLK,10505
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:D,11335
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:Q,10505
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:CLK,2270
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:Q,2270
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1[7]:A,9656
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1[7]:B,9565
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1[7]:C,7610
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1[7]:D,6686
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1[7]:Y,6686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:CLK,2232
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:Q,2232
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2[6]:A,8223
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2[6]:B,7061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2[6]:C,8110
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2[6]:Y,7061
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:CLK,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:D,9375
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:Q,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:CLK,8520
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:D,11335
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:EN,6809
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:Q,8520
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:CLK,2906
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:Q,2906
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:CLK,8450
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:D,11391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:EN,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:Q,8450
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNINSU7[0]:A,5684
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNINSU7[0]:B,5338
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNINSU7[0]:C,2019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNINSU7[0]:Y,2019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[7]:A,5285
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[7]:B,4748
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[7]:C,3338
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[7]:D,1201
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[7]:Y,1201
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:A,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:B,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:C,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:D,2714
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:Y,537
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:CLK,9296
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:EN,9118
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:Q,9296
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:A,10313
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:B,6406
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:Y,6406
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:CLK,3855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:D,5897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:Q,3855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:A,10716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:B,10602
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:C,10541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:Y,10541
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:CLK,9375
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:D,5447
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:Q,9375
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIUM52[2]:A,8386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIUM52[2]:B,8302
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIUM52[2]:Y,8302
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[1]:A,10392
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[1]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[1]:C,3836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[1]:D,3805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[1]:Y,3805
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:D,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:EN,10579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SLn,
SPISDO_obuf/U0/U_IOPAD:D,
SPISDO_obuf/U0/U_IOPAD:E,
SPISDO_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_7:A,10813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_7:B,10771
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_7:C,8346
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_7:D,10437
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0_a4_7:Y,8346
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:D,10791
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:EN,9218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:CLK,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:D,10511
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:Q,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m23_0_m2_ns:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m23_0_m2_ns:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m23_0_m2_ns:C,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m23_0_m2_ns:D,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m23_0_m2_ns:Y,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0_0:A,10324
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0_0:B,10256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0_0:C,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0_0:D,6492
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0_0:Y,4782
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[4]:A,5411
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[4]:B,4860
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[4]:C,3464
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[4]:D,1320
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[4]:Y,1320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:CLK,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:EN,10508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:Q,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:CLK,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:D,11621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:Q,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:A,4738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:B,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:C,8763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:D,8649
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:Y,4445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa_1:A,7778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa_1:B,8674
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa_1:Y,7778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:A,5219
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:B,3202
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:C,4125
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:Y,3202
PWM_obuf[6]/U0/U_IOENFF:A,
PWM_obuf[6]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:A,3338
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:B,9412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:C,4971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:Y,3338
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:A,5385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:B,4768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:C,7471
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:D,7166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:Y,4768
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:CLK,11734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:D,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:Q,11734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_RNO:A,7801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_RNO:B,8669
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_RNO:Y,7801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:A,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:B,10737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:Y,10737
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:A,3316
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:B,995793
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCO,3164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI7IUJ:A,9367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI7IUJ:B,9430
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI7IUJ:C,8316
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI7IUJ:D,9346
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI7IUJ:Y,8316
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:CLK,8976
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:D,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:Q,8976
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:CLK,7122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:D,11216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:EN,5914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:Q,7122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
TX_obuf/U0/U_IOOUTFF:A,
TX_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:CLK,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:D,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:Q,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:CLK,9587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:D,9553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:EN,9236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:Q,9587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_N_6_mux_i_i_a2_0:A,4285
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_N_6_mux_i_i_a2_0:B,4153
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_N_6_mux_i_i_a2_0:C,4387
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_N_6_mux_i_i_a2_0:Y,4153
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:A,804
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:B,755
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:C,643
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:D,514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:Y,514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:A,6994
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:B,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:D,7904
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:Y,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree_RNO:A,11737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree_RNO:Y,11737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:CLK,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:D,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:EN,9051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:Q,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:B,10524
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:C,5372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:Y,5372
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:A,5469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:B,5372
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:C,1230
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:D,2142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:Y,1230
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_o4:A,6399
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_o4:B,6301
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0_o4:Y,6301
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:CLK,5923
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:D,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:Q,5923
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:CLK,9574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:D,11773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:EN,10213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:Q,9574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:B,7942
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:FCI,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:FCO,7464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:S,7483
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:A,890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:B,768
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:C,769
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:D,627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:Y,627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:CLK,5955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:EN,9475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:Q,5955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:B,7758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:C,7753
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:D,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:FCO,6158
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:A,5561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:B,5469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:C,1320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:D,2232
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:Y,1320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:A,5446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:B,4829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:C,7532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:D,7227
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:Y,4829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:CLK,9145
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:D,10712
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:Q,9145
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[3]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[3]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[3]:C,8184
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_RNO[3]:Y,8184
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:CLK,2118
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:Q,2118
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:CLK,8355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:D,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:Q,8355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0:A,7552
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0:B,7353
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0:C,8304
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0:Y,7353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:D,11236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m1_0_o2:A,9457
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m1_0_o2:B,9375
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m1_0_o2:Y,9375
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:A,6213
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:B,5342
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:C,4445
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:D,5768
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:Y,4445
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_5:A,10608
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_5:B,10558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_5:C,10422
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_5:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_0_a4_5:Y,10343
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:A,996187
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:Y,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:CLK,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:D,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:EN,9051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:Q,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:A,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:B,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:C,1842
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:D,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:Y,537
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[12]:A,9302
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[12]:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[12]:C,6953
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[12]:D,8023
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[12]:Y,6953
SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:Y,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_0_o2[0]:A,7156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_0_o2[0]:B,7082
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_0_o2[0]:C,5897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_0_o2[0]:Y,5897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:CLK,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:Q,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:B,6934
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:C,6725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:Y,4732
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_7L14:A,3944
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_7L14:B,4209
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_7L14:C,4066
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2_N_7L14:Y,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:CLK,7251
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:D,2842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:Q,7251
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:A,8315
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:B,7031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:C,10779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:D,10546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:Y,7031
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:A,3600
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:B,1320
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:C,6010
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:D,4403
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:Y,1320
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0_o2:A,7011
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0_o2:B,5821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0_o2:C,6882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0_o2:D,6782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_0_o2:Y,5821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:CLK,10497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:D,12930
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:Q,10497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:A,8154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:B,8071
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:C,6897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:D,7910
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:Y,6897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:A,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:B,2969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:C,5642
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:D,5337
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:Y,1924
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:A,8442
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:Y,8442
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:A,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:B,2969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:C,5642
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:D,5337
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:Y,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:A,5391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:B,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:C,7468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:D,7163
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:Y,4774
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_o2_0_0_o4[5]:A,5567
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_o2_0_0_o4[5]:B,5099
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_o2_0_0_o4[5]:C,3805
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_o2_0_0_o4[5]:D,5304
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_i_o2_0_0_o4[5]:Y,3805
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:A,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:Y,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m41_0_o2_1:A,10760
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m41_0_o2_1:B,10659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m41_0_o2_1:Y,10659
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:B,4496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:C,4720
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPB,4496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPC,4720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:CLK,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:Q,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:C,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:Y,5303
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:EN,6631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_i_o2:A,4902
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_i_o2:B,5602
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1_i_o2:Y,4902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:EN,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:A,11768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:Y,11768
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:A,9253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:B,9162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:C,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:D,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:Y,9140
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:A,2557
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:B,1940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:C,4643
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:D,4338
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:Y,1940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNIHKVE[1]:A,6143
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNIHKVE[1]:B,5929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNIHKVE[1]:C,5853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNIHKVE[1]:Y,5853
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:C,11396
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPC,11396
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:CLK,2099
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:Q,2099
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[0]:A,8679
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[0]:B,7353
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[0]:C,6998
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[0]:D,5897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[0]:Y,5897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0:A,10692
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0:B,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0:C,10467
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0:D,10361
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_0_0:Y,10361
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:B,996154
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:S,995975
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[3]:A,8375
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[3]:B,10617
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[3]:C,7741
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[3]:D,7912
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[3]:Y,7741
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_243_i_0:A,10619
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_243_i_0:B,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_243_i_0:Y,10528
GPIO_OUT_obuf[1]/U0/U_IOENFF:A,
GPIO_OUT_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:CLK,9654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:D,9373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:Q,9654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:SLn,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:A,996158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:Y,3156
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:A,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:B,5468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:C,8181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:D,7896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:Y,4449
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:Y,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:B,7922
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:FCI,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:FCO,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:S,6246
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:B,996223
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:S,996250
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:A,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:Y,10711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2:A,4848
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2:B,4792
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2:C,3198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2:D,3349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a2:Y,3198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_i_a2_i_o4:A,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_i_a2_i_o4:B,7950
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_i_a2_i_o4:Y,5523
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:CLK,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:Q,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNI348E[5]:A,8428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNI348E[5]:B,8364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNI348E[5]:C,6507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNI348E[5]:Y,6507
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:B,996166
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:S,996297
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_7:A,5210
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_7:B,5441
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_7:C,5491
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_7:D,4403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_7:Y,4403
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:A,6282
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:B,5411
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:C,4514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:D,5837
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:Y,4514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:A,8091
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:B,7959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:C,7884
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:FCI,7866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:FCO,7866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:S,9248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:A,6953
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:B,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:D,7904
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:Y,4940
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:A,9778
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:B,9671
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:C,9404
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:D,3740
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:Y,3740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:A,4723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:B,5768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:C,8441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:D,8136
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:Y,4723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[2]:CLK,8539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[2]:D,7322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[2]:Q,8539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:EN,6662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:CLK,10701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:Q,10701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:A,7024
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:B,6599
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:C,4498
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:D,6720
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:Y,4498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:CLK,8546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:D,10469
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:Q,8546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:A,1813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:B,1196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:C,3889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:D,3584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:Y,1196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:A,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:B,11816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:Y,11714
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D,10711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:A,673
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:B,597
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:C,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:Y,537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIL4CS[2]:A,8565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIL4CS[2]:B,6580
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIL4CS[2]:C,5596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIL4CS[2]:D,4520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIL4CS[2]:Y,4520
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,1230
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,4298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,1230
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:EN,6776
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:CLK,9504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:Q,9504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:CLK,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:D,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:Q,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:C,5303
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:Y,5303
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:CLK,9328
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:D,11700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:Q,9328
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:B,4556
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:C,11623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:D,11629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:Y,4556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:CLK,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:D,11768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:Q,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:A,11807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:B,11947
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:Y,11807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:EN,6715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:B,996231
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:Y,3254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:A,10256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:B,2719
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCO,2677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:CLK,5821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:D,4940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:Q,5821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:CLK,9588
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:D,11393
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:EN,7699
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:Q,9588
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_i_a2_i_a2:A,7137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_i_a2_i_a2:B,7081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_i_a2_i_a2:Y,7081
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:CLK,514
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:D,6261
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:Q,514
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:A,996263
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:A,4591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:B,5636
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:C,8309
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:D,8004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:Y,4591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[3]:A,6990
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[3]:B,7150
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[3]:C,10414
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[3]:D,7998
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[3]:Y,6990
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_RNI1A3O:A,8408
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_RNI1A3O:B,8171
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_RNI1A3O:C,11435
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_RNI1A3O:D,10045
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_RNI1A3O:Y,8171
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:A,4814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:B,4723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:C,7632
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:Y,4723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:B,6923
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:C,5603
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:D,4732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:Y,4732
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:A,4579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:B,5624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:C,8297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:D,7992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:Y,4579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:A,4767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:B,5811
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:C,8485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:D,8180
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:Y,4767
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:CLK,6957
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:EN,6692
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:Q,6957
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:C,11419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPC,11419
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
SPISDI_ibuf/U0/U_IOINFF:A,
SPISDI_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:CLK,8115
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:D,8254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:Q,8115
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[6]:A,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[6]:B,11942
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[6]:Y,11800
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:A,4742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:B,5787
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:C,8460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:D,8155
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:Y,4742
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0[6]:A,9511
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0[6]:B,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0[6]:C,7908
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0[6]:D,8315
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0[6]:Y,7908
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:A,11883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:B,4285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:C,11623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:D,11637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:Y,4285
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:CLK,2821
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:Q,2821
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:CLK,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:D,4852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:Q,5523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_0:A,6977
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_0:B,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_0:C,7851
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_0:Y,6164
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:A,10215
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:B,6476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:Y,6476
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,1151
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,4514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,1151
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,4514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:A,11737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:B,8464
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:Y,8464
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[2]:A,8467
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[2]:B,8360
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[2]:C,6119
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[2]:D,5425
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_0[2]:Y,5425
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:CLK,11835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:D,8256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:Q,11835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:B,7884
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:FCI,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:FCO,6158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:S,6459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:D,11314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m34_0_o2_1:A,10768
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m34_0_o2_1:B,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m34_0_o2_1:Y,10666
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:A,4682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:B,4591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:C,7500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:Y,4591
GPIO_IN_ibuf[0]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[0]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:D,11216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:EN,6723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[2]:A,6461
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[2]:B,6389
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[2]:C,3097
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[2]:Y,3097
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:CLK,7092
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:EN,6692
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:Q,7092
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_m3_am:A,5731
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_m3_am:B,4518
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_m3_am:C,8360
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_m3_am:D,8249
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m4_0_m3_am:Y,4518
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:CLK,7089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:EN,6922
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:Q,7089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2:A,6049
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2:B,5986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2:C,5913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2:Y,5913
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:A,4858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:B,4767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:C,7676
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:Y,4767
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0:A,9489
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0:B,9233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0:C,8210
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0:D,7735
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0:Y,7735
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m29_0_x2:A,11837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m29_0_x2:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m29_0_x2:C,11700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m29_0_x2:Y,11700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:EN,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:CLK,7910
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:D,7011
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:Q,7910
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:B,10781
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:C,10367
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPB,10781
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPC,10367
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a2:A,3729
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a2:B,5673
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a2:C,4694
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a2:Y,3729
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[3]:A,9519
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[3]:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[3]:C,7285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[3]:D,8292
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[3]:Y,7285
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:CLK,7322
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:D,9657
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:Q,7322
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:D,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:E,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:B,9552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:C,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:Y,9552
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_2:A,7526
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_2:B,7723
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_2:Y,7526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:A,4833
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:B,4742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:C,7651
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:Y,4742
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:A,3359
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:B,996011
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:C,995921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCO,2896
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[5]:A,8390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[5]:B,7798
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[5]:C,10607
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[5]:D,10340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a4_0[5]:Y,7798
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_305_a2:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_305_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_305_a2:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_305_a2:Y,11700
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:C,9356
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:D,8184
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:Y,8184
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:B,996356
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:S,996215
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:C,13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPC,13133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:D,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o4[0]:A,9499
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o4[0]:B,7735
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o4[0]:C,10485
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o4[0]:D,10298
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0_o4[0]:Y,7735
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:CLK,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:Q,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_o2_2_0[7]:A,5955
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_o2_2_0[7]:B,5872
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_o2_2_0[7]:Y,5872
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:CLK,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:D,8872
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:Q,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[3]:A,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[3]:B,10697
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[3]:C,6742
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[3]:D,6664
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_1[3]:Y,6664
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:A,3259
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:B,995742
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCO,3164
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2:A,5420
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2:B,2852
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2:C,5375
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2:D,4866
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2:Y,2852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:EN,5623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n1:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n1:B,9581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n1:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n1:Y,9581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:A,2724
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:B,2113
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:C,4800
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:D,4495
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:Y,2113
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_1:A,5914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_1:B,8674
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_1:Y,5914
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:B,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:C,11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPB,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPC,11078
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_2:A,10733
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_2:B,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_2:C,10571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_2:D,10414
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_8_a4_2:Y,10414
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:A,8132
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:C,6664
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:D,6643
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:Y,6643
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:CLK,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:D,11623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:EN,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:Q,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:CLK,8249
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:D,11216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:EN,6014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:Q,8249
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:SLn,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:Y,
SPISDO_obuf/U0/U_IOENFF:A,
SPISDO_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:A,5424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:B,4807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:C,7508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:D,7203
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:Y,4807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:FCO,2890
DEVRST_N,
SCL<0>,
SDA<0>,
GPIO_IN<0>,
GPIO_IN<1>,
GPIO_IN<2>,
RX,
SPISDI,
SPI_0_CLK_F2M,
SPI_0_DI_F2M,
SPI_0_SS0_F2M,
GPIO_OUT<0>,
GPIO_OUT<1>,
GPIO_OUT<2>,
PWM<0>,
PWM<1>,
PWM<2>,
PWM<3>,
PWM<4>,
PWM<5>,
PWM<6>,
PWM<7>,
SPISCLK,
SPISDO,
SPISS,
SPI_0_CLK_M2F,
SPI_0_DO_M2F,
SPI_0_SS0_M2F,
SPI_0_SS0_M2F_OE,
SPI_0_SS1_M2F,
SPI_0_SS2_M2F,
SPI_0_SS3_M2F,
SPI_0_SS4_M2F,
TX,
