{"title":"HADDPS â€” Packed Single-FP Horizontal Add","fields":[{"name":"Instruction Modes","value":"`HADDPS xmm1, xmm2/m128`\n`VHADDPS xmm1, xmm2, xmm3/m128`\n`VHADDPS ymm1, ymm2, ymm3/m256`"},{"name":"Description","value":"Adds the single-precision floating-point values in the first and second dwords of the destination operand and stores the result in the first dword of the destination operand."},{"name":"\u200b","value":"Adds single-precision floating-point values in the third and fourth dword of the destination operand and stores the result in the second dword of the destination operand."},{"name":"\u200b","value":"Adds single-precision floating-point values in the first and second dword of the source operand and stores the result in the third dword of the destination operand."},{"name":"\u200b","value":"Adds single-precision floating-point values in the third and fourth dword of the source operand and stores the result in the fourth dword of the destination operand."},{"name":"\u200b","value":"In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15)."},{"name":"\u200b","value":"See Figure 3-18 for HADDPS; see Figure 3-19 for VHADDPS."},{"name":"C/C++ Intrinsics","value":"`HADDPS: __m128 _mm_hadd_ps (__m128 a, __m128 b);\n`"},{"name":"\u200b","value":"`VHADDPS: __m256 _mm256_hadd_ps (__m256 a, __m256 b);\n`"},{"name":"CPUID Flags","value":"SSE3"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}