// Seed: 2944951559
module module_0;
  assign id_1 = id_1;
  reg id_2;
  assign module_1.id_5 = 0;
  reg id_3;
  final begin : LABEL_0
    begin : LABEL_0
      id_1 = id_1 & 1;
      id_3 <= id_2;
    end
  end
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  initial #1 id_2 = #(id_2  : id_1  : 1'h0) 1;
  for (id_3 = 1'b0; 1; id_2 = 1) assign id_2 = 1;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_2 = {id_2, id_1};
    begin : LABEL_0
      @(negedge id_2 or posedge id_3 + 1) if (id_2) $display("", 1);
    end
  end
  reg id_4 = 1;
  for (id_5 = 1; id_4; id_2 = 1) begin : LABEL_0
    wire id_6;
  end
endmodule : SymbolIdentifier
