// Seed: 1191231689
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always $display;
  assign module_1.id_6 = 0;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_2 = (1);
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  tri1  id_2
);
  wire id_4;
  wor  id_5;
  initial
    @(posedge -1 or posedge 1) begin : LABEL_0
      #id_6 @((1)) id_5 = 1;
    end
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6
  );
  wire id_7;
endmodule
