Warning (10268): Verilog HDL information at tb_edge_detection.v(42): always construct contains both blocking and non-blocking assignments File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v Line: 42
Warning (10268): Verilog HDL information at tb_buffer_and_gauss.v(94): always construct contains both blocking and non-blocking assignments File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v Line: 94
Warning (10268): Verilog HDL information at tb_buffer_and_sobel.v(64): always construct contains both blocking and non-blocking assignments File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v Line: 64
Warning (10268): Verilog HDL information at tb_gauss_and_sobel.v(126): always construct contains both blocking and non-blocking assignments File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v Line: 126
Warning (10268): Verilog HDL information at tb_buffer_and_nonmax_with_threshold.v(80): always construct contains both blocking and non-blocking assignments File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v Line: 80
Warning (10268): Verilog HDL information at tb_gray_image.v(31): always construct contains both blocking and non-blocking assignments File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gray_image.v Line: 31
