<stg><name>systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %conv3_i_i_7_7465_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_7465_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_7465_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %conv3_i_i_7_6462_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_6462_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_6462_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %conv3_i_i_7_5459_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_5459_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_5459_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %conv3_i_i_7_4456_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_4456_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_4456_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %conv3_i_i_7_3453_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_3453_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_3453_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %conv3_i_i_7_2450_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_2450_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_2450_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %conv3_i_i_7_1447_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_1447_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_7_1447_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %conv3_i_i_7444_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7444_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_7444_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %conv3_i_i_6_7442_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_7442_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_7442_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %conv3_i_i_6_6439_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_6439_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_6439_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %conv3_i_i_6_5436_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_5436_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_5436_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %conv3_i_i_6_4433_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_4433_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_4433_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %conv3_i_i_6_3430_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_3430_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_3430_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %conv3_i_i_6_2427_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_2427_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_2427_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %conv3_i_i_6_1424_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_1424_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_6_1424_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %conv3_i_i_6421_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6421_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_6421_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %conv3_i_i_5_7419_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_7419_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_7419_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %conv3_i_i_5_6416_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_6416_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_6416_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %conv3_i_i_5_5413_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_5413_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_5413_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %conv3_i_i_5_4410_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_4410_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_4410_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %conv3_i_i_5_3407_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_3407_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_3407_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %conv3_i_i_5_2404_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_2404_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_2404_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %conv3_i_i_5_1401_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_1401_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_5_1401_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %conv3_i_i_5398_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5398_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_5398_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %conv3_i_i_4_7396_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_7396_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_7396_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %conv3_i_i_4_6393_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_6393_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_6393_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %conv3_i_i_4_5390_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_5390_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_5390_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %conv3_i_i_4_4387_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_4387_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_4387_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %conv3_i_i_4_3384_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_3384_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_3384_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %conv3_i_i_4_2381_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_2381_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_2381_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %conv3_i_i_4_1378_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_1378_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_4_1378_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %conv3_i_i_4375_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4375_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_4375_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:35 %conv3_i_i_3_7373_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_7373_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_7373_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %conv3_i_i_3_6370_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_6370_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_6370_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:37 %conv3_i_i_3_5367_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_5367_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_5367_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:38 %conv3_i_i_3_4364_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_4364_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_4364_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:39 %conv3_i_i_3_3361_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_3361_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_3361_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:40 %conv3_i_i_3_2358_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_2358_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_2358_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:41 %conv3_i_i_3_1355_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_1355_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_3_1355_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:42 %conv3_i_i_3352_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3352_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_3352_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:43 %conv3_i_i_2_7350_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_7350_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_7350_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:44 %conv3_i_i_2_6347_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_6347_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_6347_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:45 %conv3_i_i_2_5344_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_5344_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_5344_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:46 %conv3_i_i_2_4341_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_4341_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_4341_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:47 %conv3_i_i_2_3338_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_3338_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_3338_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:48 %conv3_i_i_2_2335_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_2335_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_2335_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:49 %conv3_i_i_2_1332_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_1332_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_2_1332_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:50 %conv3_i_i_2329_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2329_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_2329_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:51 %conv3_i_i_1_7327_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_7327_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_7327_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:52 %conv3_i_i_1_6324_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_6324_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_6324_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:53 %conv3_i_i_1_5321_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_5321_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_5321_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:54 %conv3_i_i_1_4318_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_4318_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_4318_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:55 %conv3_i_i_1_3315_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_3315_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_3315_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:56 %conv3_i_i_1_2312_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_2312_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_2312_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:57 %conv3_i_i_1_1309_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_1309_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_1_1309_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:58 %conv3_i_i_1306_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1306_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_1306_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:59 %conv3_i_i_7219304_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7219304_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_7219304_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:60 %conv3_i_i_6209302_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6209302_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_6209302_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:61 %conv3_i_i_5199300_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5199300_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_5199300_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:62 %conv3_i_i_4189298_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4189298_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_4189298_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:63 %conv3_i_i_3179296_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3179296_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_3179296_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:64 %conv3_i_i_2169294_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2169294_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_2169294_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:65 %conv3_i_i_1159292_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1159292_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i_1159292_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:66 %conv3_i_i290_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i290_reload

]]></Node>
<StgValue><ssdm name="conv3_i_i290_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:67 %sext_ln160_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln160

]]></Node>
<StgValue><ssdm name="sext_ln160_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:68 %sext_ln160_cast = sext i63 %sext_ln160_read

]]></Node>
<StgValue><ssdm name="sext_ln160_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:70 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:71 %store_ln160 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:72 %store_ln161 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:73 %br_ln0 = br void %for.inc253

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc253:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc253:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc253:2 %icmp_ln160 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc253:3 %add_ln160 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc253:4 %br_ln160 = br i1 %icmp_ln160, void %for.inc256, void %for.end258.exitStub

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc256:23 %store_ln160 = store i7 %add_ln160, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc256:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc256:5 %icmp_ln161 = icmp_eq  i4 %j_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc256:6 %select_ln160 = select i1 %icmp_ln161, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln160"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="4">
<![CDATA[
for.inc256:10 %trunc_ln161 = trunc i4 %select_ln160

]]></Node>
<StgValue><ssdm name="trunc_ln161"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
for.inc256:12 %tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i290_reload_read, i3 1, i16 %conv3_i_i_1159292_reload_read, i3 2, i16 %conv3_i_i_2169294_reload_read, i3 3, i16 %conv3_i_i_3179296_reload_read, i3 4, i16 %conv3_i_i_4189298_reload_read, i3 5, i16 %conv3_i_i_5199300_reload_read, i3 6, i16 %conv3_i_i_6209302_reload_read, i3 7, i16 %conv3_i_i_7219304_reload_read, i16 0, i3 %trunc_ln161

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
for.inc256:13 %tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_1306_reload_read, i3 1, i16 %conv3_i_i_1_1309_reload_read, i3 2, i16 %conv3_i_i_1_2312_reload_read, i3 3, i16 %conv3_i_i_1_3315_reload_read, i3 4, i16 %conv3_i_i_1_4318_reload_read, i3 5, i16 %conv3_i_i_1_5321_reload_read, i3 6, i16 %conv3_i_i_1_6324_reload_read, i3 7, i16 %conv3_i_i_1_7327_reload_read, i16 0, i3 %trunc_ln161

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
for.inc256:14 %tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_2329_reload_read, i3 1, i16 %conv3_i_i_2_1332_reload_read, i3 2, i16 %conv3_i_i_2_2335_reload_read, i3 3, i16 %conv3_i_i_2_3338_reload_read, i3 4, i16 %conv3_i_i_2_4341_reload_read, i3 5, i16 %conv3_i_i_2_5344_reload_read, i3 6, i16 %conv3_i_i_2_6347_reload_read, i3 7, i16 %conv3_i_i_2_7350_reload_read, i16 0, i3 %trunc_ln161

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
for.inc256:15 %tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_3352_reload_read, i3 1, i16 %conv3_i_i_3_1355_reload_read, i3 2, i16 %conv3_i_i_3_2358_reload_read, i3 3, i16 %conv3_i_i_3_3361_reload_read, i3 4, i16 %conv3_i_i_3_4364_reload_read, i3 5, i16 %conv3_i_i_3_5367_reload_read, i3 6, i16 %conv3_i_i_3_6370_reload_read, i3 7, i16 %conv3_i_i_3_7373_reload_read, i16 0, i3 %trunc_ln161

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
for.inc256:16 %tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_4375_reload_read, i3 1, i16 %conv3_i_i_4_1378_reload_read, i3 2, i16 %conv3_i_i_4_2381_reload_read, i3 3, i16 %conv3_i_i_4_3384_reload_read, i3 4, i16 %conv3_i_i_4_4387_reload_read, i3 5, i16 %conv3_i_i_4_5390_reload_read, i3 6, i16 %conv3_i_i_4_6393_reload_read, i3 7, i16 %conv3_i_i_4_7396_reload_read, i16 0, i3 %trunc_ln161

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
for.inc256:17 %tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_5398_reload_read, i3 1, i16 %conv3_i_i_5_1401_reload_read, i3 2, i16 %conv3_i_i_5_2404_reload_read, i3 3, i16 %conv3_i_i_5_3407_reload_read, i3 4, i16 %conv3_i_i_5_4410_reload_read, i3 5, i16 %conv3_i_i_5_5413_reload_read, i3 6, i16 %conv3_i_i_5_6416_reload_read, i3 7, i16 %conv3_i_i_5_7419_reload_read, i16 0, i3 %trunc_ln161

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
for.inc256:18 %tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_6421_reload_read, i3 1, i16 %conv3_i_i_6_1424_reload_read, i3 2, i16 %conv3_i_i_6_2427_reload_read, i3 3, i16 %conv3_i_i_6_3430_reload_read, i3 4, i16 %conv3_i_i_6_4433_reload_read, i3 5, i16 %conv3_i_i_6_5436_reload_read, i3 6, i16 %conv3_i_i_6_6439_reload_read, i3 7, i16 %conv3_i_i_6_7442_reload_read, i16 0, i3 %trunc_ln161

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
for.inc256:19 %tmp_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_7444_reload_read, i3 1, i16 %conv3_i_i_7_1447_reload_read, i3 2, i16 %conv3_i_i_7_2450_reload_read, i3 3, i16 %conv3_i_i_7_3453_reload_read, i3 4, i16 %conv3_i_i_7_4456_reload_read, i3 5, i16 %conv3_i_i_7_5459_reload_read, i3 6, i16 %conv3_i_i_7_6462_reload_read, i3 7, i16 %conv3_i_i_7_7465_reload_read, i16 0, i3 %trunc_ln161

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc256:22 %add_ln161 = add i4 %select_ln160, i4 1

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc256:25 %store_ln161 = store i4 %add_ln161, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc256:1 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc256:7 %add_ln160_1 = add i4 %i_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln160_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc256:8 %select_ln160_1 = select i1 %icmp_ln161, i4 %add_ln160_1, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln160_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="4">
<![CDATA[
for.inc256:9 %trunc_ln160 = trunc i4 %select_ln160_1

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
for.inc256:20 %tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %tmp, i3 1, i16 %tmp_1, i3 2, i16 %tmp_2, i3 3, i16 %tmp_3, i3 4, i16 %tmp_4, i3 5, i16 %tmp_5, i3 6, i16 %tmp_6, i3 7, i16 %tmp_7, i16 0, i3 %trunc_ln160

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc256:24 %store_ln160 = store i4 %select_ln160_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0">
<![CDATA[
for.end258.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc256:2 %gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln160_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc256:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @EXTRACT_I_EXTRACT_J_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc256:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc256:11 %specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln162"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
for.inc256:21 %write_ln163 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem2_addr, i16 %tmp_8, i2 3

]]></Node>
<StgValue><ssdm name="write_ln163"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
for.inc256:26 %br_ln161 = br void %for.inc253

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
