Partition Merge report for LCD
Mon Dec 21 11:21:34 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Partition Merge Summary                                                         ;
+------------------------------------+--------------------------------------------+
; Partition Merge Status             ; Successful - Mon Dec 21 11:21:34 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; LCD                                        ;
; Top-level Entity Name              ; DE0_Nano_top_level                         ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 4,036                                      ;
;     Total combinational functions  ; 2,956                                      ;
;     Dedicated logic registers      ; 2,536                                      ;
; Total registers                    ; 2536                                       ;
; Total pins                         ; 73                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 84,736                                     ;
; Embedded Multiplier 9-bit elements ; 4                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                               ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A                                                                                                                                                            ;
; GPIO_0[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[0]                           ; N/A                                                                                                                                                            ;
; GPIO_0[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[0]                           ; N/A                                                                                                                                                            ;
; GPIO_0[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[10]                          ; N/A                                                                                                                                                            ;
; GPIO_0[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[10]                          ; N/A                                                                                                                                                            ;
; GPIO_0[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[11]                          ; N/A                                                                                                                                                            ;
; GPIO_0[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[11]                          ; N/A                                                                                                                                                            ;
; GPIO_0[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[12]                          ; N/A                                                                                                                                                            ;
; GPIO_0[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[12]                          ; N/A                                                                                                                                                            ;
; GPIO_0[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[13]                          ; N/A                                                                                                                                                            ;
; GPIO_0[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[13]                          ; N/A                                                                                                                                                            ;
; GPIO_0[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[14]                          ; N/A                                                                                                                                                            ;
; GPIO_0[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[14]                          ; N/A                                                                                                                                                            ;
; GPIO_0[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[15]                          ; N/A                                                                                                                                                            ;
; GPIO_0[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[15]                          ; N/A                                                                                                                                                            ;
; GPIO_0[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[16]                          ; N/A                                                                                                                                                            ;
; GPIO_0[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[16]                          ; N/A                                                                                                                                                            ;
; GPIO_0[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[17]                          ; N/A                                                                                                                                                            ;
; GPIO_0[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[17]                          ; N/A                                                                                                                                                            ;
; GPIO_0[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[18]                          ; N/A                                                                                                                                                            ;
; GPIO_0[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[18]                          ; N/A                                                                                                                                                            ;
; GPIO_0[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[19]                          ; N/A                                                                                                                                                            ;
; GPIO_0[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[19]                          ; N/A                                                                                                                                                            ;
; GPIO_0[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[1]                           ; N/A                                                                                                                                                            ;
; GPIO_0[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[1]                           ; N/A                                                                                                                                                            ;
; GPIO_0[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[20]                          ; N/A                                                                                                                                                            ;
; GPIO_0[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[20]                          ; N/A                                                                                                                                                            ;
; GPIO_0[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[21]                          ; N/A                                                                                                                                                            ;
; GPIO_0[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[21]                          ; N/A                                                                                                                                                            ;
; GPIO_0[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[22]                          ; N/A                                                                                                                                                            ;
; GPIO_0[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[22]                          ; N/A                                                                                                                                                            ;
; GPIO_0[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[23]                          ; N/A                                                                                                                                                            ;
; GPIO_0[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[23]                          ; N/A                                                                                                                                                            ;
; GPIO_0[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[24]                          ; N/A                                                                                                                                                            ;
; GPIO_0[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[24]                          ; N/A                                                                                                                                                            ;
; GPIO_0[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[25]                          ; N/A                                                                                                                                                            ;
; GPIO_0[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[25]                          ; N/A                                                                                                                                                            ;
; GPIO_0[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[26]                          ; N/A                                                                                                                                                            ;
; GPIO_0[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[26]                          ; N/A                                                                                                                                                            ;
; GPIO_0[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[27]                          ; N/A                                                                                                                                                            ;
; GPIO_0[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[27]                          ; N/A                                                                                                                                                            ;
; GPIO_0[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[28]                          ; N/A                                                                                                                                                            ;
; GPIO_0[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[28]                          ; N/A                                                                                                                                                            ;
; GPIO_0[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[29]                          ; N/A                                                                                                                                                            ;
; GPIO_0[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[29]                          ; N/A                                                                                                                                                            ;
; GPIO_0[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[2]                           ; N/A                                                                                                                                                            ;
; GPIO_0[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[2]                           ; N/A                                                                                                                                                            ;
; GPIO_0[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[30]                          ; N/A                                                                                                                                                            ;
; GPIO_0[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[30]                          ; N/A                                                                                                                                                            ;
; GPIO_0[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[31]                          ; N/A                                                                                                                                                            ;
; GPIO_0[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[31]                          ; N/A                                                                                                                                                            ;
; GPIO_0[32]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[32]                          ; N/A                                                                                                                                                            ;
; GPIO_0[32]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[32]                          ; N/A                                                                                                                                                            ;
; GPIO_0[33]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[33]                          ; N/A                                                                                                                                                            ;
; GPIO_0[33]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[33]                          ; N/A                                                                                                                                                            ;
; GPIO_0[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[3]                           ; N/A                                                                                                                                                            ;
; GPIO_0[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[3]                           ; N/A                                                                                                                                                            ;
; GPIO_0[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[4]                           ; N/A                                                                                                                                                            ;
; GPIO_0[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[4]                           ; N/A                                                                                                                                                            ;
; GPIO_0[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[5]                           ; N/A                                                                                                                                                            ;
; GPIO_0[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[5]                           ; N/A                                                                                                                                                            ;
; GPIO_0[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[6]                           ; N/A                                                                                                                                                            ;
; GPIO_0[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[6]                           ; N/A                                                                                                                                                            ;
; GPIO_0[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[7]                           ; N/A                                                                                                                                                            ;
; GPIO_0[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[7]                           ; N/A                                                                                                                                                            ;
; GPIO_0[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[8]                           ; N/A                                                                                                                                                            ;
; GPIO_0[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[8]                           ; N/A                                                                                                                                                            ;
; GPIO_0[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[9]                           ; N/A                                                                                                                                                            ;
; GPIO_0[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[9]                           ; N/A                                                                                                                                                            ;
; GPIO_0_IN[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_IN[0]                        ; N/A                                                                                                                                                            ;
; GPIO_0_IN[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_IN[0]                        ; N/A                                                                                                                                                            ;
; GPIO_0_IN[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_IN[1]                        ; N/A                                                                                                                                                            ;
; GPIO_0_IN[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_IN[1]                        ; N/A                                                                                                                                                            ;
; lcd_data[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[10]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[10]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[11]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[11]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[12]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[12]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[13]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[13]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[14]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[14]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[15]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[15]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; lcd_data[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 2759  ; 202              ; 1076                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 2303  ; 186              ; 467                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 1091  ; 89               ; 235                            ; 0                              ;
;     -- 3 input functions                    ; 849   ; 55               ; 133                            ; 0                              ;
;     -- <=2 input functions                  ; 363   ; 42               ; 99                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 2075  ; 177              ; 400                            ; 0                              ;
;     -- arithmetic mode                      ; 228   ; 9                ; 67                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 1529  ; 110              ; 897                            ; 0                              ;
;     -- Dedicated logic registers            ; 1529  ; 110              ; 897                            ; 0                              ;
;     -- I/O registers                        ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 73    ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 4     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 78080 ; 0                ; 6656                           ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 341   ; 164              ; 1333                           ; 0                              ;
;     -- Registered Input Connections         ; 133   ; 120              ; 1025                           ; 0                              ;
;     -- Output Connections                   ; 1426  ; 378              ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 4     ; 377              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 17899 ; 1355             ; 5164                           ; 0                              ;
;     -- Registered Connections               ; 7186  ; 1012             ; 3622                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 328   ; 328              ; 1111                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 328   ; 22               ; 192                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1111  ; 192              ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 56    ; 110              ; 224                            ; 0                              ;
;     -- Output Ports                         ; 7     ; 128              ; 119                            ; 0                              ;
;     -- Bidir Ports                          ; 68    ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 3                ; 110                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 67               ; 105                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 2                ; 48                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 45               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 83               ; 55                             ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 88               ; 69                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 76               ; 107                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                   ; Partition ; Type          ; Location ; Status                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; CLOCK_50                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0_IN[0]                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0_IN[0]                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0_IN[0]~input                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_0_IN[1]                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_0_IN[1]                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0_IN[1]~input                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[0]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[0]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[0]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[10]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[10]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[10]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[11]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[11]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[11]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[12]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[12]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[12]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[13]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[13]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[13]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[14]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[14]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[14]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[15]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[15]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[15]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[16]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[16]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[16]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[17]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[17]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[17]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[18]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[18]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[18]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[19]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[19]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[19]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[1]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[1]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[1]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[20]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[20]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[20]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[21]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[21]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[21]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[22]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[22]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[22]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[23]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[23]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[23]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[24]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[24]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[24]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[25]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[25]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[25]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[26]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[26]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[26]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[27]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[27]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[27]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[28]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[28]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[28]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[29]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[29]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[29]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[2]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[2]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[2]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[30]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[30]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[30]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[31]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[31]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[31]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[32]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[32]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[32]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[33]                                                                                                                                                                                             ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[33]                                                                                                                                                                                      ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[33]~output                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[3]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[3]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[3]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[4]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[4]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[4]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[5]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[5]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[5]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[6]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[6]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[6]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[7]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[7]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[7]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[8]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[8]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[8]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; GPIO_1[9]                                                                                                                                                                                              ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[9]                                                                                                                                                                                       ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[9]~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; KEY_N[0]                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY_N[0]                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY_N[0]~input                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; KEY_N[1]                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY_N[1]                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY_N[1]~input                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                    ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                             ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                       ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                    ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                             ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                       ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                    ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                             ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                       ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_full_sys_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_qsys_0_the_full_sys_nios2_qsys_0_nios2_oci_the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper_full_sys_nios2_qsys_0_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                        ;           ;               ;          ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,036          ;
;                                             ;                ;
; Total combinational functions               ; 2956           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1415           ;
;     -- 3 input functions                    ; 1037           ;
;     -- <=2 input functions                  ; 504            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2652           ;
;     -- arithmetic mode                      ; 304            ;
;                                             ;                ;
; Total registers                             ; 2536           ;
;     -- Dedicated logic registers            ; 2536           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 73             ;
; Total memory bits                           ; 84736          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2197           ;
; Total fan-out                               ; 22550          ;
; Average fan-out                             ; 3.79           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                              ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                              ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                              ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_tuh1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280  ; full_sys_nios2_qsys_0_ic_tag_ram.mif              ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6b91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; full_sys_nios2_qsys_0_ociram_default_contents.mif ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_6lh1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; full_sys_nios2_qsys_0_rf_ram_a.mif                ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_7lh1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; full_sys_nios2_qsys_0_rf_ram_b.mif                ;
; full_sys:u0|full_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_h6d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; full_sys_onchip_memory2_0.hex                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 128          ; 52           ; 128          ; 52           ; 6656  ; None                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Dec 21 11:21:32 2015
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off LCD -c LCD --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 105 of its 137 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_N[1]"
Info (21057): Implemented 4578 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 1 output pins
    Info (21060): Implemented 68 bidirectional pins
    Info (21061): Implemented 4258 logic cells
    Info (21064): Implemented 238 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 599 megabytes
    Info: Processing ended: Mon Dec 21 11:21:35 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


