/* Generated by Yosys 0.18+10 (git sha1 18ac9db6a, gcc 9.3.1 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:25" *)
module registered_input_mult(clk, reset, b, z_out, a);
  wire \$abc$1152$li00_li00 ;
  wire \$abc$1152$li01_li01 ;
  wire \$abc$1152$li02_li02 ;
  wire \$abc$1152$li03_li03 ;
  wire \$abc$1152$li04_li04 ;
  wire \$abc$1152$li05_li05 ;
  wire \$abc$1152$li06_li06 ;
  wire \$abc$1152$li07_li07 ;
  wire \$abc$1152$li08_li08 ;
  wire \$abc$1152$li09_li09 ;
  wire \$abc$1152$li10_li10 ;
  wire \$abc$1152$li11_li11 ;
  wire \$abc$1152$li12_li12 ;
  wire \$abc$1152$li13_li13 ;
  wire \$abc$1152$li14_li14 ;
  wire \$abc$1152$li15_li15 ;
  wire \$abc$1152$li16_li16 ;
  wire \$abc$1152$li17_li17 ;
  wire \$abc$1152$li18_li18 ;
  wire \$abc$1152$li19_li19 ;
  wire \$abc$1152$li20_li20 ;
  wire \$abc$1152$li21_li21 ;
  wire \$abc$1152$li22_li22 ;
  wire \$abc$1152$li23_li23 ;
  wire \$abc$1152$li24_li24 ;
  wire \$abc$1152$li25_li25 ;
  wire \$abc$1152$li26_li26 ;
  wire \$abc$1152$li27_li27 ;
  wire \$abc$1152$li28_li28 ;
  wire \$abc$1152$li29_li29 ;
  wire \$abc$1152$li30_li30 ;
  wire \$abc$1152$li31_li31 ;
  wire \$abc$1152$li32_li32 ;
  wire \$abc$1152$li33_li33 ;
  wire \$abc$1152$li34_li34 ;
  wire \$abc$1152$li35_li35 ;
  wire \$abc$1152$li36_li36 ;
  wire \$abc$1152$li37_li37 ;
  wire \$abc$1152$li38_li38 ;
  wire \$abc$1152$li39_li39 ;
  wire \$abc$1152$li40_li40 ;
  wire \$abc$1152$li41_li41 ;
  wire \$abc$1152$li42_li42 ;
  wire \$abc$1152$li43_li43 ;
  wire \$abc$1152$li44_li44 ;
  wire \$abc$1152$li45_li45 ;
  wire \$abc$1152$li46_li46 ;
  wire \$abc$1152$li47_li47 ;
  wire \$abc$1152$li48_li48 ;
  wire \$abc$1152$li49_li49 ;
  wire \$abc$1152$li50_li50 ;
  wire \$abc$1152$li51_li51 ;
  wire \$abc$1152$li52_li52 ;
  wire \$abc$1152$li53_li53 ;
  wire \$abc$1152$li54_li54 ;
  wire \$abc$1152$li55_li55 ;
  wire \$abc$1152$li56_li56 ;
  wire \$abc$1152$li57_li57 ;
  wire \$abc$1152$li58_li58 ;
  wire \$abc$1152$li59_li59 ;
  wire \$abc$1152$li60_li60 ;
  wire \$abc$1152$li61_li61 ;
  wire \$abc$1152$li62_li62 ;
  wire \$abc$1152$li63_li63 ;
  wire \$abc$1152$li64_li64 ;
  wire \$abc$1152$li65_li65 ;
  wire \$abc$1152$li66_li66 ;
  wire \$abc$1152$li67_li67 ;
  wire \$abc$1152$li68_li68 ;
  wire \$abc$1152$li69_li69 ;
  wire \$abc$1152$li70_li70 ;
  wire \$abc$1152$li71_li71 ;
  wire \$abc$1152$li72_li72 ;
  wire \$abc$1152$li73_li73 ;
  wire \$abc$1152$li74_li74 ;
  wire \$abc$1152$li75_li75 ;
  (* src = "/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:27" *)
  input [19:0] a;
  wire [19:0] a;
  (* src = "/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:28" *)
  input [17:0] b;
  wire [17:0] b;
  (* keep = 32'h00000001 *)
  (* src = "/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:26" *)
  input clk;
  wire clk;
  (* src = "/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:36" *)
  wire [19:0] reg_A;
  (* src = "/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:37" *)
  wire [17:0] reg_B;
  (* src = "/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:26" *)
  input reset;
  wire reset;
  (* src = "/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:29" *)
  output [37:0] z_out;
  wire [37:0] z_out;
  (* src = "/home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v:34" *)
  wire [37:0] z_w;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1153  (
    .C(clk),
    .D(\$abc$1152$li00_li00 ),
    .E(1'h1),
    .Q(reg_A[0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1154  (
    .C(clk),
    .D(\$abc$1152$li01_li01 ),
    .E(1'h1),
    .Q(reg_A[1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1155  (
    .C(clk),
    .D(\$abc$1152$li02_li02 ),
    .E(1'h1),
    .Q(reg_A[2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1156  (
    .C(clk),
    .D(\$abc$1152$li03_li03 ),
    .E(1'h1),
    .Q(reg_A[3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1157  (
    .C(clk),
    .D(\$abc$1152$li04_li04 ),
    .E(1'h1),
    .Q(reg_A[4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1158  (
    .C(clk),
    .D(\$abc$1152$li05_li05 ),
    .E(1'h1),
    .Q(reg_A[5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1159  (
    .C(clk),
    .D(\$abc$1152$li06_li06 ),
    .E(1'h1),
    .Q(reg_A[6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1160  (
    .C(clk),
    .D(\$abc$1152$li07_li07 ),
    .E(1'h1),
    .Q(reg_A[7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1161  (
    .C(clk),
    .D(\$abc$1152$li08_li08 ),
    .E(1'h1),
    .Q(reg_A[8]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1162  (
    .C(clk),
    .D(\$abc$1152$li09_li09 ),
    .E(1'h1),
    .Q(reg_A[9]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1163  (
    .C(clk),
    .D(\$abc$1152$li10_li10 ),
    .E(1'h1),
    .Q(reg_A[10]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1164  (
    .C(clk),
    .D(\$abc$1152$li11_li11 ),
    .E(1'h1),
    .Q(reg_A[11]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1165  (
    .C(clk),
    .D(\$abc$1152$li12_li12 ),
    .E(1'h1),
    .Q(reg_A[12]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1166  (
    .C(clk),
    .D(\$abc$1152$li13_li13 ),
    .E(1'h1),
    .Q(reg_A[13]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1167  (
    .C(clk),
    .D(\$abc$1152$li14_li14 ),
    .E(1'h1),
    .Q(reg_A[14]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1168  (
    .C(clk),
    .D(\$abc$1152$li15_li15 ),
    .E(1'h1),
    .Q(reg_A[15]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1169  (
    .C(clk),
    .D(\$abc$1152$li16_li16 ),
    .E(1'h1),
    .Q(reg_A[16]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1170  (
    .C(clk),
    .D(\$abc$1152$li17_li17 ),
    .E(1'h1),
    .Q(reg_A[17]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1171  (
    .C(clk),
    .D(\$abc$1152$li18_li18 ),
    .E(1'h1),
    .Q(reg_A[18]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1172  (
    .C(clk),
    .D(\$abc$1152$li19_li19 ),
    .E(1'h1),
    .Q(reg_A[19]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1173  (
    .C(clk),
    .D(\$abc$1152$li20_li20 ),
    .E(1'h1),
    .Q(reg_B[0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1174  (
    .C(clk),
    .D(\$abc$1152$li21_li21 ),
    .E(1'h1),
    .Q(reg_B[1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1175  (
    .C(clk),
    .D(\$abc$1152$li22_li22 ),
    .E(1'h1),
    .Q(reg_B[2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1176  (
    .C(clk),
    .D(\$abc$1152$li23_li23 ),
    .E(1'h1),
    .Q(reg_B[3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1177  (
    .C(clk),
    .D(\$abc$1152$li24_li24 ),
    .E(1'h1),
    .Q(reg_B[4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1178  (
    .C(clk),
    .D(\$abc$1152$li25_li25 ),
    .E(1'h1),
    .Q(reg_B[5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1179  (
    .C(clk),
    .D(\$abc$1152$li26_li26 ),
    .E(1'h1),
    .Q(reg_B[6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1180  (
    .C(clk),
    .D(\$abc$1152$li27_li27 ),
    .E(1'h1),
    .Q(reg_B[7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1181  (
    .C(clk),
    .D(\$abc$1152$li28_li28 ),
    .E(1'h1),
    .Q(reg_B[8]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1182  (
    .C(clk),
    .D(\$abc$1152$li29_li29 ),
    .E(1'h1),
    .Q(reg_B[9]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1183  (
    .C(clk),
    .D(\$abc$1152$li30_li30 ),
    .E(1'h1),
    .Q(reg_B[10]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1184  (
    .C(clk),
    .D(\$abc$1152$li31_li31 ),
    .E(1'h1),
    .Q(reg_B[11]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1185  (
    .C(clk),
    .D(\$abc$1152$li32_li32 ),
    .E(1'h1),
    .Q(reg_B[12]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1186  (
    .C(clk),
    .D(\$abc$1152$li33_li33 ),
    .E(1'h1),
    .Q(reg_B[13]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1187  (
    .C(clk),
    .D(\$abc$1152$li34_li34 ),
    .E(1'h1),
    .Q(reg_B[14]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1188  (
    .C(clk),
    .D(\$abc$1152$li35_li35 ),
    .E(1'h1),
    .Q(reg_B[15]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1189  (
    .C(clk),
    .D(\$abc$1152$li36_li36 ),
    .E(1'h1),
    .Q(reg_B[16]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1190  (
    .C(clk),
    .D(\$abc$1152$li37_li37 ),
    .E(1'h1),
    .Q(reg_B[17]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1191  (
    .C(clk),
    .D(\$abc$1152$li38_li38 ),
    .E(1'h1),
    .Q(z_out[0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1192  (
    .C(clk),
    .D(\$abc$1152$li39_li39 ),
    .E(1'h1),
    .Q(z_out[1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1193  (
    .C(clk),
    .D(\$abc$1152$li40_li40 ),
    .E(1'h1),
    .Q(z_out[2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1194  (
    .C(clk),
    .D(\$abc$1152$li41_li41 ),
    .E(1'h1),
    .Q(z_out[3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1195  (
    .C(clk),
    .D(\$abc$1152$li42_li42 ),
    .E(1'h1),
    .Q(z_out[4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1196  (
    .C(clk),
    .D(\$abc$1152$li43_li43 ),
    .E(1'h1),
    .Q(z_out[5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1197  (
    .C(clk),
    .D(\$abc$1152$li44_li44 ),
    .E(1'h1),
    .Q(z_out[6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1198  (
    .C(clk),
    .D(\$abc$1152$li45_li45 ),
    .E(1'h1),
    .Q(z_out[7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1199  (
    .C(clk),
    .D(\$abc$1152$li46_li46 ),
    .E(1'h1),
    .Q(z_out[8]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1200  (
    .C(clk),
    .D(\$abc$1152$li47_li47 ),
    .E(1'h1),
    .Q(z_out[9]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1201  (
    .C(clk),
    .D(\$abc$1152$li48_li48 ),
    .E(1'h1),
    .Q(z_out[10]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1202  (
    .C(clk),
    .D(\$abc$1152$li49_li49 ),
    .E(1'h1),
    .Q(z_out[11]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1203  (
    .C(clk),
    .D(\$abc$1152$li50_li50 ),
    .E(1'h1),
    .Q(z_out[12]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1204  (
    .C(clk),
    .D(\$abc$1152$li51_li51 ),
    .E(1'h1),
    .Q(z_out[13]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1205  (
    .C(clk),
    .D(\$abc$1152$li52_li52 ),
    .E(1'h1),
    .Q(z_out[14]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1206  (
    .C(clk),
    .D(\$abc$1152$li53_li53 ),
    .E(1'h1),
    .Q(z_out[15]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1207  (
    .C(clk),
    .D(\$abc$1152$li54_li54 ),
    .E(1'h1),
    .Q(z_out[16]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1208  (
    .C(clk),
    .D(\$abc$1152$li55_li55 ),
    .E(1'h1),
    .Q(z_out[17]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1209  (
    .C(clk),
    .D(\$abc$1152$li56_li56 ),
    .E(1'h1),
    .Q(z_out[18]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1210  (
    .C(clk),
    .D(\$abc$1152$li57_li57 ),
    .E(1'h1),
    .Q(z_out[19]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1211  (
    .C(clk),
    .D(\$abc$1152$li58_li58 ),
    .E(1'h1),
    .Q(z_out[20]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1212  (
    .C(clk),
    .D(\$abc$1152$li59_li59 ),
    .E(1'h1),
    .Q(z_out[21]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1213  (
    .C(clk),
    .D(\$abc$1152$li60_li60 ),
    .E(1'h1),
    .Q(z_out[22]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1214  (
    .C(clk),
    .D(\$abc$1152$li61_li61 ),
    .E(1'h1),
    .Q(z_out[23]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1215  (
    .C(clk),
    .D(\$abc$1152$li62_li62 ),
    .E(1'h1),
    .Q(z_out[24]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1216  (
    .C(clk),
    .D(\$abc$1152$li63_li63 ),
    .E(1'h1),
    .Q(z_out[25]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1217  (
    .C(clk),
    .D(\$abc$1152$li64_li64 ),
    .E(1'h1),
    .Q(z_out[26]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1218  (
    .C(clk),
    .D(\$abc$1152$li65_li65 ),
    .E(1'h1),
    .Q(z_out[27]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1219  (
    .C(clk),
    .D(\$abc$1152$li66_li66 ),
    .E(1'h1),
    .Q(z_out[28]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1220  (
    .C(clk),
    .D(\$abc$1152$li67_li67 ),
    .E(1'h1),
    .Q(z_out[29]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1221  (
    .C(clk),
    .D(\$abc$1152$li68_li68 ),
    .E(1'h1),
    .Q(z_out[30]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1222  (
    .C(clk),
    .D(\$abc$1152$li69_li69 ),
    .E(1'h1),
    .Q(z_out[31]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1223  (
    .C(clk),
    .D(\$abc$1152$li70_li70 ),
    .E(1'h1),
    .Q(z_out[32]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1224  (
    .C(clk),
    .D(\$abc$1152$li71_li71 ),
    .E(1'h1),
    .Q(z_out[33]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1225  (
    .C(clk),
    .D(\$abc$1152$li72_li72 ),
    .E(1'h1),
    .Q(z_out[34]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1226  (
    .C(clk),
    .D(\$abc$1152$li73_li73 ),
    .E(1'h1),
    .Q(z_out[35]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1227  (
    .C(clk),
    .D(\$abc$1152$li74_li74 ),
    .E(1'h1),
    .Q(z_out[36]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/eda/rapidsilicon/09-28-2022/RapidSilicon/Raptor/2022.10/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$1152$auto$blifparse.cc:362:parse_blif$1228  (
    .C(clk),
    .D(\$abc$1152$li75_li75 ),
    .E(1'h1),
    .Q(z_out[37]),
    .R(1'h1),
    .S(1'h1)
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2054  (
    .A({ a[2], reset }),
    .Y(\$abc$1152$li02_li02 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2055  (
    .A({ a[1], reset }),
    .Y(\$abc$1152$li01_li01 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2056  (
    .A({ a[0], reset }),
    .Y(\$abc$1152$li00_li00 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2057  (
    .A({ a[3], reset }),
    .Y(\$abc$1152$li03_li03 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2058  (
    .A({ a[4], reset }),
    .Y(\$abc$1152$li04_li04 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2059  (
    .A({ a[5], reset }),
    .Y(\$abc$1152$li05_li05 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2060  (
    .A({ a[6], reset }),
    .Y(\$abc$1152$li06_li06 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2061  (
    .A({ a[7], reset }),
    .Y(\$abc$1152$li07_li07 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2062  (
    .A({ a[8], reset }),
    .Y(\$abc$1152$li08_li08 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2063  (
    .A({ a[9], reset }),
    .Y(\$abc$1152$li09_li09 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2064  (
    .A({ a[10], reset }),
    .Y(\$abc$1152$li10_li10 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2065  (
    .A({ a[11], reset }),
    .Y(\$abc$1152$li11_li11 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2066  (
    .A({ a[12], reset }),
    .Y(\$abc$1152$li12_li12 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2067  (
    .A({ a[13], reset }),
    .Y(\$abc$1152$li13_li13 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2068  (
    .A({ a[14], reset }),
    .Y(\$abc$1152$li14_li14 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2069  (
    .A({ a[15], reset }),
    .Y(\$abc$1152$li15_li15 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2070  (
    .A({ a[16], reset }),
    .Y(\$abc$1152$li16_li16 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2071  (
    .A({ a[17], reset }),
    .Y(\$abc$1152$li17_li17 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2072  (
    .A({ a[18], reset }),
    .Y(\$abc$1152$li18_li18 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2073  (
    .A({ a[19], reset }),
    .Y(\$abc$1152$li19_li19 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2074  (
    .A({ b[0], reset }),
    .Y(\$abc$1152$li20_li20 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2075  (
    .A({ b[1], reset }),
    .Y(\$abc$1152$li21_li21 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2076  (
    .A({ b[2], reset }),
    .Y(\$abc$1152$li22_li22 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2077  (
    .A({ b[3], reset }),
    .Y(\$abc$1152$li23_li23 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2078  (
    .A({ b[4], reset }),
    .Y(\$abc$1152$li24_li24 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2079  (
    .A({ b[5], reset }),
    .Y(\$abc$1152$li25_li25 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2080  (
    .A({ b[6], reset }),
    .Y(\$abc$1152$li26_li26 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2081  (
    .A({ b[7], reset }),
    .Y(\$abc$1152$li27_li27 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2082  (
    .A({ b[8], reset }),
    .Y(\$abc$1152$li28_li28 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2083  (
    .A({ b[9], reset }),
    .Y(\$abc$1152$li29_li29 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2084  (
    .A({ b[10], reset }),
    .Y(\$abc$1152$li30_li30 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2085  (
    .A({ b[11], reset }),
    .Y(\$abc$1152$li31_li31 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2086  (
    .A({ b[12], reset }),
    .Y(\$abc$1152$li32_li32 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2087  (
    .A({ b[13], reset }),
    .Y(\$abc$1152$li33_li33 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2088  (
    .A({ b[14], reset }),
    .Y(\$abc$1152$li34_li34 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2089  (
    .A({ b[15], reset }),
    .Y(\$abc$1152$li35_li35 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2090  (
    .A({ b[16], reset }),
    .Y(\$abc$1152$li36_li36 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2091  (
    .A({ b[17], reset }),
    .Y(\$abc$1152$li37_li37 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2092  (
    .A({ z_w[0], reset }),
    .Y(\$abc$1152$li38_li38 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2093  (
    .A({ z_w[1], reset }),
    .Y(\$abc$1152$li39_li39 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2094  (
    .A({ z_w[2], reset }),
    .Y(\$abc$1152$li40_li40 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2095  (
    .A({ z_w[3], reset }),
    .Y(\$abc$1152$li41_li41 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2096  (
    .A({ z_w[4], reset }),
    .Y(\$abc$1152$li42_li42 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2097  (
    .A({ z_w[5], reset }),
    .Y(\$abc$1152$li43_li43 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2098  (
    .A({ z_w[6], reset }),
    .Y(\$abc$1152$li44_li44 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2099  (
    .A({ z_w[7], reset }),
    .Y(\$abc$1152$li45_li45 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2100  (
    .A({ z_w[8], reset }),
    .Y(\$abc$1152$li46_li46 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2101  (
    .A({ z_w[9], reset }),
    .Y(\$abc$1152$li47_li47 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2102  (
    .A({ z_w[10], reset }),
    .Y(\$abc$1152$li48_li48 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2103  (
    .A({ z_w[11], reset }),
    .Y(\$abc$1152$li49_li49 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2104  (
    .A({ z_w[12], reset }),
    .Y(\$abc$1152$li50_li50 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2105  (
    .A({ z_w[13], reset }),
    .Y(\$abc$1152$li51_li51 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2106  (
    .A({ z_w[14], reset }),
    .Y(\$abc$1152$li52_li52 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2107  (
    .A({ z_w[15], reset }),
    .Y(\$abc$1152$li53_li53 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2108  (
    .A({ z_w[16], reset }),
    .Y(\$abc$1152$li54_li54 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2109  (
    .A({ z_w[17], reset }),
    .Y(\$abc$1152$li55_li55 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2110  (
    .A({ z_w[18], reset }),
    .Y(\$abc$1152$li56_li56 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2111  (
    .A({ z_w[19], reset }),
    .Y(\$abc$1152$li57_li57 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2112  (
    .A({ z_w[20], reset }),
    .Y(\$abc$1152$li58_li58 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2113  (
    .A({ z_w[21], reset }),
    .Y(\$abc$1152$li59_li59 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2114  (
    .A({ z_w[22], reset }),
    .Y(\$abc$1152$li60_li60 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2115  (
    .A({ z_w[23], reset }),
    .Y(\$abc$1152$li61_li61 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2116  (
    .A({ z_w[24], reset }),
    .Y(\$abc$1152$li62_li62 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2117  (
    .A({ z_w[25], reset }),
    .Y(\$abc$1152$li63_li63 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2118  (
    .A({ z_w[26], reset }),
    .Y(\$abc$1152$li64_li64 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2119  (
    .A({ z_w[27], reset }),
    .Y(\$abc$1152$li65_li65 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2120  (
    .A({ z_w[28], reset }),
    .Y(\$abc$1152$li66_li66 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2121  (
    .A({ z_w[29], reset }),
    .Y(\$abc$1152$li67_li67 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2122  (
    .A({ z_w[30], reset }),
    .Y(\$abc$1152$li68_li68 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2123  (
    .A({ z_w[31], reset }),
    .Y(\$abc$1152$li69_li69 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2124  (
    .A({ z_w[32], reset }),
    .Y(\$abc$1152$li70_li70 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2125  (
    .A({ z_w[33], reset }),
    .Y(\$abc$1152$li71_li71 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2126  (
    .A({ z_w[34], reset }),
    .Y(\$abc$1152$li72_li72 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2127  (
    .A({ z_w[35], reset }),
    .Y(\$abc$1152$li73_li73 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2128  (
    .A({ z_w[36], reset }),
    .Y(\$abc$1152$li74_li74 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$2053$auto$blifparse.cc:515:parse_blif$2129  (
    .A({ z_w[37], reset }),
    .Y(\$abc$1152$li75_li75 )
  );
  RS_DSP2_MULT_REGIN inst (
    .a(reg_A),
    .b(reg_B),
    .clk(clk),
    .f_mode(1'h0),
    .feedback(3'h1),
    .output_select(3'h0),
    .register_inputs(1'h1),
    .reset(reset),
    .unsigned_a(1'h0),
    .unsigned_b(1'h0),
    .z(z_w)
  );
endmodule
