Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Nov 24 14:20:02 2020
| Host         : DESKTOP-JA03JIB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             228 |           67 |
| No           | No                    | Yes                    |              30 |           17 |
| No           | Yes                   | No                     |             113 |           30 |
| Yes          | No                    | No                     |              87 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             133 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                  Enable Signal                                                 |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]          |                1 |              1 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                           |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]       |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                                        |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg            |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                                        |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg            |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                                        |                3 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg            |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                   | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]         |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | design_1_i/main_0/inst/LAPLA/L[7]_i_1_n_0                                              |                2 |              6 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                |                2 |              7 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                |                1 |              7 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                |                2 |              7 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7][0]        |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[7][0]        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                        |                6 |              9 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | design_1_i/main_0/inst/clear                                                           |                4 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | design_1_i/main_0/inst/addr2[10]_i_1_n_0                                               |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                     |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                    |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt__4                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                     |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt__4                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst                             |                2 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                        |                6 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | design_1_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                          |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                                        |                5 |             16 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg            |                4 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                        | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1] |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1] |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1] |                6 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                |                                                                                        |                9 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                |                                                                                        |               20 |             38 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVDE                                                   |                                                                                        |               14 |             48 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                                        |                6 |             48 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                |                                                                                        |               38 |            161 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     4 |
| 4      |                     2 |
| 5      |                     7 |
| 6      |                     1 |
| 7      |                     3 |
| 8      |                     3 |
| 9      |                     1 |
| 11     |                     6 |
| 12     |                     1 |
| 16+    |                    11 |
+--------+-----------------------+


