<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xczu3_0" gui_info="dashboard1=dashboard_1[xczu3_0/hw_ila_2/Settings=ILA_SETTINGS_2;xczu3_0/hw_ila_2/Capture Setup=ILA_CAPTURE_2;xczu3_0/hw_ila_1/Waveform=ILA_WAVE_1;xczu3_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xczu3_0/hw_ila_1/Status=ILA_STATUS_1;xczu3_0/hw_ila_1/Settings=ILA_SETTINGS_1;xczu3_0/hw_ila_2/Trigger Setup=ILA_TRIGGER_2;xczu3_0/hw_ila_2/Status=ILA_STATUS_2;xczu3_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xczu3_0/hw_ila_2/Waveform=ILA_WAVE_2;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xczu3_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.DATA_DEPTH" value="32"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="16"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.DATA_DEPTH" value="16"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="9"/>
      <Properties Property="CONTROL.WINDOW_COUNT" value="1"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.CAPTURE_MODE" value="BASIC"/>
      <Properties Property="CONTROL.DATA_DEPTH" value="131072"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_MODE" value="BASIC_ONLY"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="8192"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_1" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/pitch_cmd_rt" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/midi_in_mux_inst/pitch_cmd_reg" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/key_sync_inst/note_on" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/holosynth_0/xxxx_zero__0" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/system_ila_0/inst/probe0_1" gui_info="Trigger Setup=1"/>
    <Object name="design_1_i/system_ila_0/inst/probe1_1" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/uioreg_io_0_con_write_out" gui_info="Trigger Setup=0"/>
    <Object name="u_ila_0_xxxx_zero__0" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[6:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/octrl_data[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/octrl_data[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/octrl_data[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/octrl_data[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/octrl_data[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/octrl_data[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/octrl_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/pitch_cmd"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[6:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/octrl_reg[6][6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/octrl_reg[6][5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/octrl_reg[6][4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/octrl_reg[6][3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/octrl_reg[6][2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/octrl_reg[6][1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/octrl_reg[6][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/pitch_cmd_rt"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[6:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/pitch_lsb[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/pitch_lsb[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/pitch_lsb[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/pitch_lsb[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/pitch_lsb[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/pitch_lsb[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/rt_controllers_inst/pitch_lsb[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_r[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_r[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_r[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_r[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_r[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_r[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_r[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_r[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_reg[7]_0[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_reg[7]_0[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_reg[7]_0[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_reg[7]_0[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_reg[7]_0[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_reg[7]_0[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_reg[7]_0[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/MIDI_UART_inst/cur_status_reg[7]_0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/midi_in_mux_inst/pitch_cmd_reg"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/midi_in_mux_inst/seq_databyte_reg[7][7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/midi_in_mux_inst/seq_databyte_reg[7][6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/midi_in_mux_inst/seq_databyte_reg[7][5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/midi_in_mux_inst/seq_databyte_reg[7][4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/midi_in_mux_inst/seq_databyte_reg[7][3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/midi_in_mux_inst/seq_databyte_reg[7][2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/midi_in_mux_inst/seq_databyte_reg[7][1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/midi_in_mux_inst/seq_databyte_reg[7][0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/seq_databyte[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/seq_databyte[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/seq_databyte[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/seq_databyte[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/seq_databyte[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/seq_databyte[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/seq_databyte[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_controller_inst/seq_databyte[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/key_sync_inst/note_on"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/level_mul_vel[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/level_mul_vel[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/level_mul_vel[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/level_mul_vel[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/level_mul_vel[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/level_mul_vel[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/level_mul_vel[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/level_mul_vel[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/mat_buf1[0][0]_200[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/mat_buf1[0][0]_200[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/mat_buf1[0][0]_200[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/mat_buf1[0][0]_200[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/mat_buf1[0][0]_200[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/mat_buf1[0][0]_200[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/mat_buf1[0][0]_200[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/mat_buf1[0][0]_200[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_in[0]_64[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_in[0]_64[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_in[0]_64[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_in[0]_64[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_in[0]_64[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_in[0]_64[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_in[0]_64[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_in[0]_64[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_out[0]_40[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_out[0]_40[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_out[0]_40[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_out[0]_40[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_out[0]_40[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_out[0]_40[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_out[0]_40[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/midi_ctrl_data_inst/osc_mod_out[0]_40[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[43:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[43]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[42]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[41]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[40]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[39]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[38]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[37]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[36]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[35]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[34]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[33]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[32]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[31]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[30]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[29]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[28]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[27]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[26]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[25]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[24]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[10:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__2[43]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__2[42]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__2[41]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__2[40]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__2[39]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__2[38]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__2[37]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__2[36]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__2[35]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__2[34]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_mul_mat[0]__2[33]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[43:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[43]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[42]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[41]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[40]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[39]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[38]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[37]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[36]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[35]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[34]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[33]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[32]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[31]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[30]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[29]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[28]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[27]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[26]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[25]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[24]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/mod_matrix_out_sum__1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[10:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/modulation_sum[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/modulation_sum[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/modulation_sum[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/modulation_sum[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/modulation_sum[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/modulation_sum[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/modulation_sum[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/modulation_sum[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/modulation_sum[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/modulation_sum[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/modulation_sum[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[10:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_matrix_data_reg[0][0]__0[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_matrix_data_reg[0][0]__0[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_matrix_data_reg[0][0]__0[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_matrix_data_reg[0][0]__0[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_matrix_data_reg[0][0]__0[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_matrix_data_reg[0][0]__0[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_matrix_data_reg[0][0]__0[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_matrix_data_reg[0][0]__0[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_matrix_data_reg[0][0]__0[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_matrix_data_reg[0][0]__0[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_matrix_data_reg[0][0]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[43:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[43]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[42]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[41]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[40]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[39]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[38]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[37]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[36]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[35]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[34]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[33]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[32]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[31]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[30]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[29]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[28]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[27]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[26]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[25]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[24]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]_216[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[43:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[43]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[42]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[41]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[40]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[39]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[38]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[37]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[36]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[35]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[34]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[33]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[32]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[31]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[30]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[29]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[28]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[27]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[26]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[25]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[24]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_mul_mat_sum_reg[0]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[36:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[36]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[35]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[34]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[33]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[32]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[31]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[30]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[29]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[28]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[27]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[26]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[25]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[24]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[43:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[43]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[42]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[41]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[40]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[39]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[38]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[37]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[36]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[35]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[34]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[33]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[32]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[31]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[30]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[29]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[28]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[27]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[26]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[25]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[24]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[43:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[43]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[42]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[41]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[40]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[39]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[38]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[37]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[36]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[35]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[34]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[33]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[32]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[31]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[30]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[29]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[28]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[27]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[26]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[25]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[24]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/mixer_2_inst/modulation_matrix_inst/reg_mod_matrix_summed_reg[0]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[10:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/modulation[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/modulation[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/modulation[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/modulation[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/modulation[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/modulation[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/modulation[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/modulation[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/modulation[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/modulation[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/modulation[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq11&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq11&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[10:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq11&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/modulation_reg[10][10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/modulation_reg[10][9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/modulation_reg[10][8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/modulation_reg[10][7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/modulation_reg[10][6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/modulation_reg[10][5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/modulation_reg[10][4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/modulation_reg[10][3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/modulation_reg[10][2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/modulation_reg[10][1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/modulation_reg[10][0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/nco_inst/reg_osc_pitch_val[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq15&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq15&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[14:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq15&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_inst/osc_sine/blockrom512x16bits_inst/q_reg__0[1]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/osc_pitch_val[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[6:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_ct_64_r[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_ct_64_r[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_ct_64_r[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_ct_64_r[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_ct_64_r[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_ct_64_r[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_ct_64_r[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_div_r[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_h_div_r[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[23]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[22]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[21]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[20]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[19]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[18]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[17]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[16]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[15]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[14]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[13]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[12]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[11]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[10]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[9]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/osc_res_l_div_r[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[8:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/pitch_val[8]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/pitch_val[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/pitch_val[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/pitch_val[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/pitch_val[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/pitch_val[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/pitch_val[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/pitch_val[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/pitch_val[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/rkey_val_reg[0]__0[7]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/rkey_val_reg[0]__0[6]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/rkey_val_reg[0]__0[5]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/rkey_val_reg[0]__0[4]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/rkey_val_reg[0]__0[3]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/rkey_val_reg[0]__0[2]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/rkey_val_reg[0]__0[1]"/>
        <net name="design_1_i/holosynth_0/inst/synthesizer_inst/synth_engine_inst/pitch_control_inst/rkey_val_reg[0]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0/xxxx_zero__0"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/holosynth_0_data_to_cpu[7]"/>
        <net name="design_1_i/holosynth_0_data_to_cpu[6]"/>
        <net name="design_1_i/holosynth_0_data_to_cpu[5]"/>
        <net name="design_1_i/holosynth_0_data_to_cpu[4]"/>
        <net name="design_1_i/holosynth_0_data_to_cpu[3]"/>
        <net name="design_1_i/holosynth_0_data_to_cpu[2]"/>
        <net name="design_1_i/holosynth_0_data_to_cpu[1]"/>
        <net name="design_1_i/holosynth_0_data_to_cpu[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : ps8_0_axi_periph_M01_AXI : AR_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe21[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[15:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : ps8_0_axi_periph_M01_AXI : ARADDR"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : ARADDR"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : ARBURST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.FIXED" value="eq2&apos;b00"/>
        <Option Id="ENUM.INCR" value="eq2&apos;b01"/>
        <Option Id="ENUM.Reserved" value="eq2&apos;b11"/>
        <Option Id="ENUM.WRAP" value="eq2&apos;b10"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arburst[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arburst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[3:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : ARCACHE"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arcache[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arcache[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arcache[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arcache[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[7:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : ARLEN"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : ARLOCK"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlock"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[2:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : ARPROT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.Data Non-secure Privileged" value="eq3&apos;b011"/>
        <Option Id="ENUM.Data Non-secure Unprivileged" value="eq3&apos;b010"/>
        <Option Id="ENUM.Data Secure Privileged" value="eq3&apos;b001"/>
        <Option Id="ENUM.Data Secure Unprivileged" value="eq3&apos;b000"/>
        <Option Id="ENUM.Instruction Non-secure Privileged" value="eq3&apos;b111"/>
        <Option Id="ENUM.Instruction Non-secure Unprivileged" value="eq3&apos;b110"/>
        <Option Id="ENUM.Instruction Secure Privileged" value="eq3&apos;b101"/>
        <Option Id="ENUM.Instruction Secure Unprivileged" value="eq3&apos;b100"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[3:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : ARQOS"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arqos[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arqos[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arqos[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arqos[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe21[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : ARREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[3:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : ARREGION"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arregion[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arregion[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arregion[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arregion[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[2:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : ARSIZE"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.1 byte" value="eq3&apos;b000"/>
        <Option Id="ENUM.128 bytes" value="eq3&apos;b111"/>
        <Option Id="ENUM.16 bytes" value="eq3&apos;b100"/>
        <Option Id="ENUM.2 bytes" value="eq3&apos;b001"/>
        <Option Id="ENUM.32 bytes" value="eq3&apos;b101"/>
        <Option Id="ENUM.4 bytes" value="eq3&apos;b010"/>
        <Option Id="ENUM.64 bytes" value="eq3&apos;b110"/>
        <Option Id="ENUM.8 bytes" value="eq3&apos;b011"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arsize[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arsize[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe21[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : ARVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : ps8_0_axi_periph_M01_AXI : AW_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe18[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[15:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : ps8_0_axi_periph_M01_AXI : AWADDR"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : AWADDR"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe14[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : AWBURST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.FIXED" value="eq2&apos;b00"/>
        <Option Id="ENUM.INCR" value="eq2&apos;b01"/>
        <Option Id="ENUM.Reserved" value="eq2&apos;b11"/>
        <Option Id="ENUM.WRAP" value="eq2&apos;b10"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awburst[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awburst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe15[3:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : AWCACHE"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awcache[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awcache[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awcache[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awcache[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe16[7:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : AWLEN"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : AWLOCK"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlock"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[2:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : AWPROT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.Data Non-secure Privileged" value="eq3&apos;b011"/>
        <Option Id="ENUM.Data Non-secure Unprivileged" value="eq3&apos;b010"/>
        <Option Id="ENUM.Data Secure Privileged" value="eq3&apos;b001"/>
        <Option Id="ENUM.Data Secure Unprivileged" value="eq3&apos;b000"/>
        <Option Id="ENUM.Instruction Non-secure Privileged" value="eq3&apos;b111"/>
        <Option Id="ENUM.Instruction Non-secure Unprivileged" value="eq3&apos;b110"/>
        <Option Id="ENUM.Instruction Secure Privileged" value="eq3&apos;b101"/>
        <Option Id="ENUM.Instruction Secure Unprivileged" value="eq3&apos;b100"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe19[3:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : AWQOS"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awqos[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awqos[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awqos[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awqos[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe18[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : AWREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe20[3:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : AWREGION"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awregion[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awregion[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awregion[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awregion[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe21[2:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : AWSIZE"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.1 byte" value="eq3&apos;b000"/>
        <Option Id="ENUM.128 bytes" value="eq3&apos;b111"/>
        <Option Id="ENUM.16 bytes" value="eq3&apos;b100"/>
        <Option Id="ENUM.2 bytes" value="eq3&apos;b001"/>
        <Option Id="ENUM.32 bytes" value="eq3&apos;b101"/>
        <Option Id="ENUM.4 bytes" value="eq3&apos;b010"/>
        <Option Id="ENUM.64 bytes" value="eq3&apos;b110"/>
        <Option Id="ENUM.8 bytes" value="eq3&apos;b011"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awsize[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awsize[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe18[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : AWVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : ps8_0_axi_periph_M01_AXI : B_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe20[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe20[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : BREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_bready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : BRESP"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.DECERR" value="eq2&apos;b11"/>
        <Option Id="ENUM.EXOKAY" value="eq2&apos;b01"/>
        <Option Id="ENUM.OKAY" value="eq2&apos;b00"/>
        <Option Id="ENUM.SLVERR" value="eq2&apos;b10"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_bresp[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_bresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe20[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : BVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : ps8_0_axi_periph_M01_AXI : R_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe22[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe33[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe14[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : RDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe33[2]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : RLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe22[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : RREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rready"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe15[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : RRESP"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.DECERR" value="eq2&apos;b11"/>
        <Option Id="ENUM.EXOKAY" value="eq2&apos;b01"/>
        <Option Id="ENUM.OKAY" value="eq2&apos;b00"/>
        <Option Id="ENUM.SLVERR" value="eq2&apos;b10"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rresp[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe22[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : RVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe19[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe30[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe16[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : WDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe30[2]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : WLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe19[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : WREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wready"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[3:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : WSTRB"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe19[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 :  : WVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="uioreg_io_0_con_write_out"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value="uioreg_io_0_con_write_out"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe1_1"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[9:0]"/>
        <Option Id="NAME.CUSTOM" value="uioreg_io_0_con_adrout"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe2_1[9]"/>
        <net name="design_1_i/system_ila_0/inst/probe2_1[8]"/>
        <net name="design_1_i/system_ila_0/inst/probe2_1[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe2_1[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe2_1[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe2_1[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe2_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe2_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe2_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe2_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[7:0]"/>
        <Option Id="NAME.CUSTOM" value="uioreg_io_0_con_dataout"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe3_1[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe3_1[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe3_1[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe3_1[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe3_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe3_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe3_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe3_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[7:0]"/>
        <Option Id="NAME.CUSTOM" value="holosynth_0_data_to_cpu"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe4_1[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe4_1[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe4_1[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe4_1[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe4_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe4_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe4_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe4_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/uioreg_io_0_con_adrout[11]"/>
        <net name="design_1_i/uioreg_io_0_con_adrout[10]"/>
        <net name="design_1_i/uioreg_io_0_con_adrout[9]"/>
        <net name="design_1_i/uioreg_io_0_con_adrout[8]"/>
        <net name="design_1_i/uioreg_io_0_con_adrout[7]"/>
        <net name="design_1_i/uioreg_io_0_con_adrout[6]"/>
        <net name="design_1_i/uioreg_io_0_con_adrout[5]"/>
        <net name="design_1_i/uioreg_io_0_con_adrout[4]"/>
        <net name="design_1_i/uioreg_io_0_con_adrout[3]"/>
        <net name="design_1_i/uioreg_io_0_con_adrout[2]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/uioreg_io_0_con_dataout[7]"/>
        <net name="design_1_i/uioreg_io_0_con_dataout[6]"/>
        <net name="design_1_i/uioreg_io_0_con_dataout[5]"/>
        <net name="design_1_i/uioreg_io_0_con_dataout[4]"/>
        <net name="design_1_i/uioreg_io_0_con_dataout[3]"/>
        <net name="design_1_i/uioreg_io_0_con_dataout[2]"/>
        <net name="design_1_i/uioreg_io_0_con_dataout[1]"/>
        <net name="design_1_i/uioreg_io_0_con_dataout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/uioreg_io_0_con_read_out"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/uioreg_io_0_con_write_out"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_xxxx_zero__0"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
