#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 21 06:45:05 2020
# Process ID: 25360
# Log file: C:/Users/DELL/Desktop/Logic-2/Final/New folder/Verilog-CNN/project_1/vivado.log
# Journal file: C:/Users/DELL/Desktop/Logic-2/Final/New folder/Verilog-CNN/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DELL/Desktop/Logic-2/Final/New folder/Verilog-CNN/project_1/project_1.xpr}
add_files -norecurse {{C:/Users/DELL/Desktop/Logic-2/Final/New folder/Verilog-CNN/exponential_tb.v} {C:/Users/DELL/Desktop/Logic-2/Final/New folder/Verilog-CNN/exponential.v}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top exponential_tb [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top exponential [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top exponential_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source exponential_tb.tcl
close_sim
