// Seed: 2599354465
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output wand id_5,
    output supply1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output wor id_9,
    input supply0 id_10,
    input wire id_11,
    input wor id_12
);
  wire id_14;
  supply0 id_15, id_16, id_17 = id_7;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    input wire id_10,
    output wand id_11,
    output tri id_12
);
  nmos (1, 1);
  module_0(
      id_11, id_11, id_8, id_4, id_2, id_12, id_9, id_10, id_11, id_8, id_1, id_10, id_6
  );
endmodule
