****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sun May 28 01:51:03 2023
****************************************

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            7
  Critical Path Length:                   3.518
  Critical Path Slack:                   -0.006
  Total Negative Slack:                  -0.015
  No. of Violating Paths:                     3
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           14
  Critical Path Length:                   2.845
  Critical Path Slack:                    0.300
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           18
  Critical Path Length:                   7.973
  Critical Path Slack:                   -0.013
  Total Negative Slack:                  -0.025
  No. of Violating Paths:                     3
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   1.735
  Critical Path Slack:                   -0.062
  Total Negative Slack:                  -1.903
  No. of Violating Paths:                   155
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   3.466
  Critical Path Slack:                   -1.635
  Total Negative Slack:                 -34.638
  No. of Violating Paths:                    35
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           18
  Critical Path Length:                   3.330
  Critical Path Slack:                   -0.028
  Total Negative Slack:                  -0.098
  No. of Violating Paths:                     8
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                   2.855
  Critical Path Slack:                   -0.038
  Total Negative Slack:                  -0.404
  No. of Violating Paths:                    35
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   3.225
  Critical Path Slack:                    1.675
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3355
  Leaf Cell Count:                        45912
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              67857.641
  Total cell area:                   383476.438
  Design Area:                       451334.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185479
  sequential_clock_pulse_width Count:         1
  max_capacitance Count:                     42
  min_capacitance Count:                     16
  max_transition Count:                       5
  sequential_clock_pulse_width Cost:     -0.084
  max_capacitance Cost:                -993.606
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.132
  Total DRC Cost:                      -995.246
  ---------------------------------------------

1
