INFO: [VRFC 10-163] Analyzing VHDL file "/home/rommac/vivado/projects/vhdl_learning/vhdl_learning.srcs/sim_1/new/testing_testbench.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testing_testbench'
