{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 08:19:04 2013 " "Info: Processing started: Sun Jun 09 08:19:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_4 -c clock_4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock_4 -c clock_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "seg1 SEG1 clock_4.v(4) " "Info (10281): Verilog HDL Declaration information at clock_4.v(4): object \"seg1\" differs only in case from object \"SEG1\" in the same scope" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "seg2 SEG2 clock_4.v(4) " "Info (10281): Verilog HDL Declaration information at clock_4.v(4): object \"seg2\" differs only in case from object \"SEG2\" in the same scope" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "seg3 SEG3 clock_4.v(4) " "Info (10281): Verilog HDL Declaration information at clock_4.v(4): object \"seg3\" differs only in case from object \"SEG3\" in the same scope" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "seg4 SEG4 clock_4.v(4) " "Info (10281): Verilog HDL Declaration information at clock_4.v(4): object \"seg4\" differs only in case from object \"SEG4\" in the same scope" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_4 " "Info: Found entity 1: clock_4" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter6 " "Info: Found entity 1: counter6" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 counter10 " "Info: Found entity 2: counter10" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 counter60 " "Info: Found entity 3: counter60" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 counter60_2 " "Info: Found entity 4: counter60_2" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 counter24 " "Info: Found entity 5: counter24" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 counter12 " "Info: Found entity 6: counter12" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Info: Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/stopwatch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_Freq.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file div_Freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_div1 " "Info: Found entity 1: Freq_div1" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Freq_div500 " "Info: Found entity 2: Freq_div500" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Freq_div10 " "Info: Found entity 3: Freq_div10" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Freq_div100 " "Info: Found entity 4: Freq_div100" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Freq_div1k " "Info: Found entity 5: Freq_div1k" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 Radio.v(19) " "Warning (10229): Verilog HDL Expression warning at Radio.v(19): truncated literal to match 5 bits" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/Radio.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 Radio.v(20) " "Warning (10229): Verilog HDL Expression warning at Radio.v(20): truncated literal to match 5 bits" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/Radio.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Radio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Radio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Radio " "Info: Found entity 1: Radio" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/Radio.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALARM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALARM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm " "Info: Found entity 1: Alarm" {  } { { "ALARM.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/ALARM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/key.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_4 " "Info: Elaborating entity \"clock_4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjMin clock_4.v(78) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(78): variable \"adjMin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjHr clock_4.v(79) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(79): variable \"adjHr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sec clock_4.v(80) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(80): variable \"Sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sec clock_4.v(81) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(81): variable \"Sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(82) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(82): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(83) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(83): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjMin clock_4.v(88) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(88): variable \"adjMin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjHr clock_4.v(89) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(89): variable \"adjHr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(90) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(90): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(91) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(91): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr clock_4.v(92) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(92): variable \"Hr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr clock_4.v(93) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(93): variable \"Hr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjMin clock_4.v(98) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(98): variable \"adjMin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjHr clock_4.v(99) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(99): variable \"adjHr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(100) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(100): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(101) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(101): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr_12 clock_4.v(102) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(102): variable \"Hr_12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr_12 clock_4.v(103) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(103): variable \"Hr_12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SimSec clock_4.v(109) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(109): variable \"SimSec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SimSec clock_4.v(110) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(110): variable \"SimSec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SecS clock_4.v(111) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(111): variable \"SecS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SecS clock_4.v(112) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(112): variable \"SecS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min_Set clock_4.v(116) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(116): variable \"Min_Set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min_Set clock_4.v(117) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(117): variable \"Min_Set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr_Set clock_4.v(118) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(118): variable \"Hr_Set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr_Set clock_4.v(119) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(119): variable \"Hr_Set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjMin_0 clock_4.v(73) " "Warning (10240): Verilog HDL Always Construct warning at clock_4.v(73): inferring latch(es) for variable \"adjMin_0\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjHr_0 clock_4.v(73) " "Warning (10240): Verilog HDL Always Construct warning at clock_4.v(73): inferring latch(es) for variable \"adjHr_0\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adjHr_0 clock_4.v(73) " "Info (10041): Inferred latch for \"adjHr_0\" at clock_4.v(73)" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adjMin_0 clock_4.v(73) " "Info (10041): Inferred latch for \"adjMin_0\" at clock_4.v(73)" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:K1 " "Info: Elaborating entity \"key\" for hierarchy \"key:K1\"" {  } { { "clock_4.v" "K1" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_div1 Freq_div1:F1 " "Info: Elaborating entity \"Freq_div1\" for hierarchy \"Freq_div1:F1\"" {  } { { "clock_4.v" "F1" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_div500 Freq_div500:F2 " "Info: Elaborating entity \"Freq_div500\" for hierarchy \"Freq_div500:F2\"" {  } { { "clock_4.v" "F2" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_div10 Freq_div10:F3 " "Info: Elaborating entity \"Freq_div10\" for hierarchy \"Freq_div10:F3\"" {  } { { "clock_4.v" "F3" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_div100 Freq_div100:F4 " "Info: Elaborating entity \"Freq_div100\" for hierarchy \"Freq_div100:F4\"" {  } { { "clock_4.v" "F4" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_div1k Freq_div1k:F5 " "Info: Elaborating entity \"Freq_div1k\" for hierarchy \"Freq_div1k:F5\"" {  } { { "clock_4.v" "F5" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 counter60:C1 " "Info: Elaborating entity \"counter60\" for hierarchy \"counter60:C1\"" {  } { { "clock_4.v" "C1" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 counter60:C1\|counter10:U1 " "Info: Elaborating entity \"counter10\" for hierarchy \"counter60:C1\|counter10:U1\"" {  } { { "counter.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 counter60:C1\|counter6:U2 " "Info: Elaborating entity \"counter6\" for hierarchy \"counter60:C1\|counter6:U2\"" {  } { { "counter.v" "U2" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 counter24:C3 " "Info: Elaborating entity \"counter24\" for hierarchy \"counter24:C3\"" {  } { { "clock_4.v" "C3" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter12 counter12:C4 " "Info: Elaborating entity \"counter12\" for hierarchy \"counter12:C4\"" {  } { { "clock_4.v" "C4" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Radio Radio:R0 " "Info: Elaborating entity \"Radio\" for hierarchy \"Radio:R0\"" {  } { { "clock_4.v" "R0" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarm Alarm:A0 " "Info: Elaborating entity \"Alarm\" for hierarchy \"Alarm:A0\"" {  } { { "clock_4.v" "A0" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:S0 " "Info: Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:S0\"" {  } { { "clock_4.v" "S0" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:SEG1 " "Info: Elaborating entity \"display\" for hierarchy \"display:SEG1\"" {  } { { "clock_4.v" "SEG1" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "HrCP " "Warning: Found clock multiplexer HrCP" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 29 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MinCP " "Warning: Found clock multiplexer MinCP" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 29 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.map.smsg " "Info: Generated suppressed messages file D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "546 " "Info: Implemented 546 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "507 " "Info: Implemented 507 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 08:19:08 2013 " "Info: Processing ended: Sun Jun 09 08:19:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 08:19:09 2013 " "Info: Processing started: Sun Jun 09 08:19:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock_4 -c clock_4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clock_4 -c clock_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock_4 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"clock_4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "adjHr_0\|combout " "Warning: Node \"adjHr_0\|combout\" is a latch" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adjMin_0\|combout " "Warning: Node \"adjMin_0\|combout\" is a latch" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock_4.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'clock_4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From clk (Fall) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From clk (Fall) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) clk (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) clk (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Fall) setup and hold " "Critical Warning: From clk (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) clk (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) clk (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From clk (Fall) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From clk (Fall) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) STOP_EN (Fall) setup and hold " "Critical Warning: From clk (Rise) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "STOP_EN (Fall) STOP_EN (Fall) setup and hold " "Critical Warning: From STOP_EN (Fall) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) STOP_EN (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) STOP_EN (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) Mode\[0\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to Mode\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:K2\|key_out_reg " "Info: Destination node key:K2\|key_out_reg" {  } { { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/key.v" 25 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:K2|key_out_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:K1\|key_out_reg " "Info: Destination node key:K1\|key_out_reg" {  } { { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/key.v" 25 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:K1|key_out_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Freq_div1k:F5\|_1kHz " "Info: Destination node Freq_div1k:F5\|_1kHz" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 88 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Freq_div1k:F5|_1kHz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 2 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HrCP  " "Info: Automatically promoted node HrCP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 29 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HrCP } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alarm:A0\|HrCP  " "Info: Automatically promoted node Alarm:A0\|HrCP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ALARM.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/ALARM.v" 9 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alarm:A0|HrCP } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Freq_div1:F1\|_1Hz  " "Info: Automatically promoted node Freq_div1:F1\|_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter60:C1\|counter10:U1\|Q\[3\] " "Info: Destination node counter60:C1\|counter10:U1\|Q\[3\]" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 25 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60:C1|counter10:U1|Q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter60:C1\|counter10:U1\|Q\[2\] " "Info: Destination node counter60:C1\|counter10:U1\|Q\[2\]" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 25 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60:C1|counter10:U1|Q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter60:C1\|counter10:U1\|Q\[1\] " "Info: Destination node counter60:C1\|counter10:U1\|Q\[1\]" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 25 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60:C1|counter10:U1|Q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter60:C1\|counter10:U1\|Q\[0\] " "Info: Destination node counter60:C1\|counter10:U1\|Q\[0\]" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 25 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60:C1|counter10:U1|Q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Radio:R0\|out~3 " "Info: Destination node Radio:R0\|out~3" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/Radio.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Radio:R0|out~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Alarm:A0\|buzzer~13 " "Info: Destination node Alarm:A0\|buzzer~13" {  } { { "ALARM.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/ALARM.v" 5 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alarm:A0|buzzer~13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Freq_div1:F1\|_1Hz~0 " "Info: Destination node Freq_div1:F1\|_1Hz~0" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 3 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Freq_div1:F1|_1Hz~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter60:C1\|ENP " "Info: Destination node counter60:C1\|ENP" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 37 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60:C1|ENP } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 3 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Freq_div1:F1|_1Hz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alarm:A0\|counter60:C2\|ENP  " "Info: Automatically promoted node Alarm:A0\|counter60:C2\|ENP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 37 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alarm:A0|counter60:C2|ENP } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stopwatch:S0\|counter60:C3\|ENP  " "Info: Automatically promoted node stopwatch:S0\|counter60:C3\|ENP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 37 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { stopwatch:S0|counter60:C3|ENP } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nCR~input  " "Info: Automatically promoted node nCR~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 2 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "nCR~input Global Clock " "Info: Pin nCR~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 2 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 08:19:19 2013 " "Info: Processing ended: Sun Jun 09 08:19:19 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 08:19:20 2013 " "Info: Processing started: Sun Jun 09 08:19:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock_4 -c clock_4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off clock_4 -c clock_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 08:19:23 2013 " "Info: Processing ended: Sun Jun 09 08:19:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 08:19:24 2013 " "Info: Processing started: Sun Jun 09 08:19:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock_4 -c clock_4 " "Info: Command: quartus_sta clock_4 -c clock_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "adjHr_0\|combout " "Warning: Node \"adjHr_0\|combout\" is a latch" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "adjMin_0\|combout " "Warning: Node \"adjMin_0\|combout\" is a latch" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock_4.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'clock_4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Freq_div10:F3\|_10Hz Freq_div10:F3\|_10Hz " "Info: create_clock -period 1.000 -name Freq_div10:F3\|_10Hz Freq_div10:F3\|_10Hz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Freq_div1:F1\|_1Hz Freq_div1:F1\|_1Hz " "Info: create_clock -period 1.000 -name Freq_div1:F1\|_1Hz Freq_div1:F1\|_1Hz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name STOP_EN STOP_EN " "Info: create_clock -period 1.000 -name STOP_EN STOP_EN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stopwatch:S0\|counter10:C1\|Q\[0\] stopwatch:S0\|counter10:C1\|Q\[0\] " "Info: create_clock -period 1.000 -name stopwatch:S0\|counter10:C1\|Q\[0\] stopwatch:S0\|counter10:C1\|Q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mode\[0\] Mode\[0\] " "Info: create_clock -period 1.000 -name Mode\[0\] Mode\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From clk (Fall) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From clk (Fall) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) clk (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) clk (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Fall) setup and hold " "Critical Warning: From clk (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) clk (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) clk (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From clk (Fall) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From clk (Fall) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) STOP_EN (Fall) setup and hold " "Critical Warning: From clk (Rise) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "STOP_EN (Fall) STOP_EN (Fall) setup and hold " "Critical Warning: From STOP_EN (Fall) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) STOP_EN (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) STOP_EN (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) Mode\[0\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to Mode\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.090 " "Info: Worst-case setup slack is -4.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.090      -276.720 clk  " "Info:    -4.090      -276.720 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.425       -26.357 Freq_div10:F3\|_10Hz  " "Info:    -1.425       -26.357 Freq_div10:F3\|_10Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.036        -1.673 Mode\[0\]  " "Info:    -1.036        -1.673 Mode\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685        -4.091 Freq_div1:F1\|_1Hz  " "Info:    -0.685        -4.091 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619        -1.465 STOP_EN  " "Info:    -0.619        -1.465 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160        -0.738 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:    -0.160        -0.738 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.170 " "Info: Worst-case hold slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170        -0.307 STOP_EN  " "Info:    -0.170        -0.307 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126         0.000 clk  " "Info:     0.126         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 Freq_div10:F3\|_10Hz  " "Info:     0.358         0.000 Freq_div10:F3\|_10Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:     0.359         0.000 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374         0.000 Freq_div1:F1\|_1Hz  " "Info:     0.374         0.000 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416         0.000 Mode\[0\]  " "Info:     0.416         0.000 Mode\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.695 " "Info: Worst-case recovery slack is -2.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.695       -19.876 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:    -2.695       -19.876 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437        -1.748 STOP_EN  " "Info:    -0.437        -1.748 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052         0.000 Freq_div1:F1\|_1Hz  " "Info:     0.052         0.000 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.093 " "Info: Worst-case removal slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093         0.000 Freq_div1:F1\|_1Hz  " "Info:     0.093         0.000 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152         0.000 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:     0.152         0.000 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.940         0.000 STOP_EN  " "Info:     0.940         0.000 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From clk (Fall) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From clk (Fall) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) clk (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) clk (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Fall) setup and hold " "Critical Warning: From clk (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) clk (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) clk (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From clk (Fall) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From clk (Fall) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) STOP_EN (Fall) setup and hold " "Critical Warning: From clk (Rise) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "STOP_EN (Fall) STOP_EN (Fall) setup and hold " "Critical Warning: From STOP_EN (Fall) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) STOP_EN (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) STOP_EN (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) Mode\[0\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to Mode\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.581 " "Info: Worst-case setup slack is -3.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.581      -222.734 clk  " "Info:    -3.581      -222.734 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.161       -19.764 Freq_div10:F3\|_10Hz  " "Info:    -1.161       -19.764 Freq_div10:F3\|_10Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858        -1.351 Mode\[0\]  " "Info:    -0.858        -1.351 Mode\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.492        -2.434 Freq_div1:F1\|_1Hz  " "Info:    -0.492        -2.434 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.443        -0.996 STOP_EN  " "Info:    -0.443        -0.996 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.050 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:    -0.031        -0.050 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.208 " "Info: Worst-case hold slack is -0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208        -0.513 STOP_EN  " "Info:    -0.208        -0.513 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069         0.000 clk  " "Info:     0.069         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 Freq_div10:F3\|_10Hz  " "Info:     0.312         0.000 Freq_div10:F3\|_10Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:     0.312         0.000 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 Freq_div1:F1\|_1Hz  " "Info:     0.327         0.000 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408         0.000 Mode\[0\]  " "Info:     0.408         0.000 Mode\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.448 " "Info: Worst-case recovery slack is -2.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.448       -17.984 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:    -2.448       -17.984 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.338        -1.352 STOP_EN  " "Info:    -0.338        -1.352 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103         0.000 Freq_div1:F1\|_1Hz  " "Info:     0.103         0.000 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.130 " "Info: Worst-case removal slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130         0.000 Freq_div1:F1\|_1Hz  " "Info:     0.130         0.000 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255         0.000 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:     0.255         0.000 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925         0.000 STOP_EN  " "Info:     0.925         0.000 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div10:F3\|_10Hz (Rise) setup and hold " "Critical Warning: From clk (Fall) to Freq_div10:F3\|_10Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div10:F3\|_10Hz (Fall) setup and hold " "Critical Warning: From clk (Fall) to Freq_div10:F3\|_10Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Rise) clk (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div10:F3\|_10Hz (Fall) clk (Fall) setup and hold " "Critical Warning: From Freq_div10:F3\|_10Hz (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Fall) setup and hold " "Critical Warning: From clk (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) clk (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) clk (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From clk (Fall) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) Freq_div1:F1\|_1Hz (Rise) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to Freq_div1:F1\|_1Hz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From clk (Fall) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Rise) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Rise) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Freq_div1:F1\|_1Hz (Fall) Freq_div1:F1\|_1Hz (Fall) setup and hold " "Critical Warning: From Freq_div1:F1\|_1Hz (Fall) to Freq_div1:F1\|_1Hz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) STOP_EN (Fall) setup and hold " "Critical Warning: From clk (Rise) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "STOP_EN (Fall) STOP_EN (Fall) setup and hold " "Critical Warning: From STOP_EN (Fall) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) STOP_EN (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) STOP_EN (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to STOP_EN (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Rise) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) setup and hold " "Critical Warning: From stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) to stopwatch:S0\|counter10:C1\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) Mode\[0\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to Mode\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.000 " "Info: Worst-case setup slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000       -77.109 clk  " "Info:    -2.000       -77.109 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334        -3.020 Freq_div10:F3\|_10Hz  " "Info:    -0.334        -3.020 Freq_div10:F3\|_10Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109        -0.109 Mode\[0\]  " "Info:    -0.109        -0.109 Mode\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064         0.000 Freq_div1:F1\|_1Hz  " "Info:     0.064         0.000 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117         0.000 STOP_EN  " "Info:     0.117         0.000 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:     0.355         0.000 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.313 " "Info: Worst-case hold slack is -0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313        -0.982 STOP_EN  " "Info:    -0.313        -0.982 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189        -0.370 clk  " "Info:    -0.189        -0.370 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 Freq_div10:F3\|_10Hz  " "Info:     0.185         0.000 Freq_div10:F3\|_10Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:     0.188         0.000 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195         0.000 Freq_div1:F1\|_1Hz  " "Info:     0.195         0.000 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196         0.000 Mode\[0\]  " "Info:     0.196         0.000 Mode\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.432 " "Info: Worst-case recovery slack is -1.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.432       -10.640 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:    -1.432       -10.640 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 STOP_EN  " "Info:     0.180         0.000 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643         0.000 Freq_div1:F1\|_1Hz  " "Info:     0.643         0.000 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.102 " "Info: Worst-case removal slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102        -0.510 Freq_div1:F1\|_1Hz  " "Info:    -0.102        -0.510 Freq_div1:F1\|_1Hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389         0.000 stopwatch:S0\|counter10:C1\|Q\[0\]  " "Info:     0.389         0.000 stopwatch:S0\|counter10:C1\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479         0.000 STOP_EN  " "Info:     0.479         0.000 STOP_EN " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 100 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 08:19:28 2013 " "Info: Processing ended: Sun Jun 09 08:19:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 169 s " "Info: Quartus II Full Compilation was successful. 0 errors, 169 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
