
---------- Begin Simulation Statistics ----------
final_tick                                10196725000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    434                       # Simulator instruction rate (inst/s)
host_mem_usage                                7349020                       # Number of bytes of host memory used
host_op_rate                                      445                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16291.83                       # Real time elapsed on the host
host_tick_rate                                 304291                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7070813                       # Number of instructions simulated
sim_ops                                       7252681                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004957                       # Number of seconds simulated
sim_ticks                                  4957455625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.907360                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   33067                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                42444                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                411                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3870                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             45207                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4144                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5121                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              977                       # Number of indirect misses.
system.cpu.branchPred.lookups                   77851                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12821                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          671                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      484736                       # Number of instructions committed
system.cpu.committedOps                        517950                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.492728                       # CPI: cycles per instruction
system.cpu.discardedOps                         10973                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             363349                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             71675                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            33593                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          632617                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.401167                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      370                       # number of quiesce instructions executed
system.cpu.numCycles                          1208315                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       370                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  390801     75.45%     75.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1266      0.24%     75.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75515     14.58%     90.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 50368      9.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   517950                       # Class of committed instruction
system.cpu.quiesceCycles                      6723614                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          575698                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              155267                       # Transaction distribution
system.membus.trans_dist::ReadResp             155782                       # Transaction distribution
system.membus.trans_dist::WriteReq              84525                       # Transaction distribution
system.membus.trans_dist::WriteResp             84525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          107                       # Transaction distribution
system.membus.trans_dist::CleanEvict              134                       # Transaction distribution
system.membus.trans_dist::ReadExReq               129                       # Transaction distribution
system.membus.trans_dist::ReadExResp              129                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           212                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       472090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       472090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 481113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        26816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8222                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        39886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15106736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15106736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15166014                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            240678                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000116                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010785                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  240650     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      28      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              240678                       # Request fanout histogram
system.membus.reqLayer6.occupancy           624863265                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7589750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              625296                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1461125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6058225                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          950853930                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1519500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       176128                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       176128                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       326608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       326608                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       946176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1005472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5038                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8222                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15138816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15999694                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1701758000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             34.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          1104324                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          725                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1378617435                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    855760000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         17.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13219685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      9914763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     23134448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     13219685                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      9914763                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     23134448                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13219685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     23134448                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9914763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     46268896                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      9914763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     23134448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       33049212                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      9914763                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3409007                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      13323770                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      9914763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     33049212                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3409007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      46372982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       154893                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       154893                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81152                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81152                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       464896                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       472090                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14876672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15106736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       289313                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       289313    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       289313                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    676766015                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    855611000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1119613047                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39659054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26439369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1185711471                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39659054                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13254380                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     52913434                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1159272101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52913434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26439369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1238624904                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4980736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19726336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18219008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       155648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3813376                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2361344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     26439369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2947989676                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1004696033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3979125078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1652460581                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2022611751                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3675072331                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     26439369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4600450256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3027307784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7654197409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       263200                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       279584                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        65800                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        66312                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     53091751                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      3304921                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     56396672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     16524606                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     13219685                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     29744290                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     69616357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     16524606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     86140963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     51239188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     13219685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     64458872                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     13219685                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     26439369                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     39659054                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     64458872                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     26439369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     13219685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    104117926                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19392                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19392                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          303                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          332                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3911684                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       374386                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4286070                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3911684                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3911684                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3911684                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       374386                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4286070                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9895936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9932976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         6848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4980736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5200576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       154624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              155205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          107                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        77824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81259                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        34695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1996172381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3409007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4027873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2003643956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1381354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39659054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      3304921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1004696033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1049041362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1381354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39693749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      3304921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3000868414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3409007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4027873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3052685318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    232307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001526012250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          162                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          162                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              278199                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              86420                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      155205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81259                       # Number of write requests accepted
system.mem_ctrls.readBursts                    155205                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81259                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5074                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5108324635                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  775305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9178675885                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32943.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59193.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       232                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144567                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75703                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                155204                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81259                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  136473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    624                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.940338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.522730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.093451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          332      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          381      2.37%      4.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          231      1.44%      5.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          245      1.53%      7.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          374      2.33%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          258      1.61%     11.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          203      1.26%     12.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          255      1.59%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13778     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16057                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     957.185185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1282.451647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            83     51.23%     51.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.62%     51.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.62%     52.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33     20.37%     72.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.62%     73.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26     16.05%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.62%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      4.94%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.62%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.62%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           162                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     501.623457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    129.610099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    501.164718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             79     48.77%     48.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.23%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.62%     50.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.23%     51.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.62%     52.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.62%     53.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.62%     53.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      6.17%     59.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           64     39.51%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           162                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9923904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5200832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9932976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5200576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2001.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1049.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2003.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1049.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4957385000                       # Total gap between requests
system.mem_ctrls.avgGap                      20964.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9886912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         8064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4980736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34695.217266821222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1994352092.662453174591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3409006.812844643369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3989143.120166607667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1626640.883951432304                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39659053.932530157268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3111273.436764247250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1004696032.957430601120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       154624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          107                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        77824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       200305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9123872495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     39089060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15514025                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10645004500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3672452790                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     78762000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  85632939750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50076.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59006.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    147505.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49724.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  99486023.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1195459.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    307664.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1100341.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7927366.050000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5531752.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        282062662.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       112957490.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47458044.900001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     78918038.137499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     38679016.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       573534370.837502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        115.691277                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1992984355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    268170000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2698524645                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 740                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           370                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11357848.648649                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    25694122.728415                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          370    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       695500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    425885375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             370                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5994321000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4202404000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       154549                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           154549                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       154549                       # number of overall hits
system.cpu.icache.overall_hits::total          154549                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          303                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            303                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          303                       # number of overall misses
system.cpu.icache.overall_misses::total           303                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13160625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13160625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13160625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13160625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       154852                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       154852                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       154852                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       154852                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001957                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001957                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001957                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001957                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43434.405941                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43434.405941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43434.405941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43434.405941                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          303                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12683125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12683125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12683125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12683125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001957                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001957                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001957                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001957                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41858.498350                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41858.498350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41858.498350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41858.498350                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       154549                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          154549                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          303                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           303                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13160625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13160625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       154852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       154852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43434.405941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43434.405941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12683125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12683125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001957                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001957                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41858.498350                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41858.498350                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           421.600108                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              296112                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5018.847458                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   421.600108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.823438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.823438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            310007                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           310007                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       122809                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           122809                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       122809                       # number of overall hits
system.cpu.dcache.overall_hits::total          122809                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          448                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            448                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          448                       # number of overall misses
system.cpu.dcache.overall_misses::total           448                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     36720250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     36720250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     36720250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     36720250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       123257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       123257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       123257                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       123257                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003635                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003635                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003635                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003635                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81964.843750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81964.843750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81964.843750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81964.843750                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          107                       # number of writebacks
system.cpu.dcache.writebacks::total               107                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          107                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3747                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3747                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     26914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     26914500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     26914500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8141125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8141125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002767                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002767                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78928.152493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78928.152493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78928.152493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78928.152493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2172.704831                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2172.704831                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    182                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        76463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           76463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15794375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15794375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        76675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        76675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74501.768868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74501.768868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          374                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          374                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15469625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15469625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8141125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8141125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72969.929245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72969.929245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21767.713904                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21767.713904                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          236                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          236                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20925875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20925875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88668.961864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88668.961864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3373                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3373                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11444875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11444875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88719.961240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88719.961240                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           433.393798                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              135356                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            743.714286                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   433.393798                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.846472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.846472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            493369                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           493369                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10196725000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10196811250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    434                       # Simulator instruction rate (inst/s)
host_mem_usage                                7349020                       # Number of bytes of host memory used
host_op_rate                                      445                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16291.93                       # Real time elapsed on the host
host_tick_rate                                 304294                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7070822                       # Number of instructions simulated
sim_ops                                       7252696                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004958                       # Number of seconds simulated
sim_ticks                                  4957541875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.902375                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   33068                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                42448                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                412                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3872                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             45208                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4144                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5122                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              978                       # Number of indirect misses.
system.cpu.branchPred.lookups                   77857                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12823                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          671                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      484745                       # Number of instructions committed
system.cpu.committedOps                        517965                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.492966                       # CPI: cycles per instruction
system.cpu.discardedOps                         10978                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             363363                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             71676                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            33595                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          632711                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.401129                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      370                       # number of quiesce instructions executed
system.cpu.numCycles                          1208453                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       370                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  390809     75.45%     75.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1266      0.24%     75.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75521     14.58%     90.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 50368      9.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   517965                       # Class of committed instruction
system.cpu.quiesceCycles                      6723614                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          575742                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           897                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              155267                       # Transaction distribution
system.membus.trans_dist::ReadResp             155783                       # Transaction distribution
system.membus.trans_dist::WriteReq              84525                       # Transaction distribution
system.membus.trans_dist::WriteResp             84525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          108                       # Transaction distribution
system.membus.trans_dist::CleanEvict              134                       # Transaction distribution
system.membus.trans_dist::ReadExReq               129                       # Transaction distribution
system.membus.trans_dist::ReadExResp              129                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           213                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       472090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       472090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 481116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        26944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8222                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40014                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15106736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15106736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15166142                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            240679                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000116                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010785                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  240651     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      28      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              240679                       # Request fanout histogram
system.membus.reqLayer6.occupancy           624870640                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7589750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              625296                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1461125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6063975                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          950853930                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1519500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       176128                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       176128                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       326608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       326608                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       946176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1005472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5038                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8222                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15138816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15999694                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1701758000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             34.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          1104324                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          725                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1378617435                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    855760000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         17.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13219455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      9914591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     23134046                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     13219455                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      9914591                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     23134046                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13219455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     23134046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9914591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     46268091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      9914591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     23134046                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       33048637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      9914591                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3408948                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      13323538                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      9914591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     33048637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3408948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      46372175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       154893                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       154893                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81152                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81152                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       464896                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       472090                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14876672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15106736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       289313                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       289313    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       289313                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    676766015                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    855611000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1119593569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39658364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26438909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1185690842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39658364                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13254149                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     52912513                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1159251933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52912513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26438909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1238603355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4980736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19726336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18219008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       155648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3813376                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2361344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     26438909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2947938387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1004678554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3979055850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1652431831                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2022576562                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3675008393                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     26438909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4600370219                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3027255115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7654064243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       263200                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       279584                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        65800                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        66312                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     53090827                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      3304864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     56395691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     16524318                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     13219455                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     29743773                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     69615146                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     16524318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     86139464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     51238296                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     13219455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     64457751                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     13219455                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     26438909                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     39658364                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     64457751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     26438909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     13219455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    104116115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19392                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19392                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          303                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          332                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3911616                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       374379                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4285995                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3911616                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3911616                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3911616                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       374379                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4285995                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9895936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          20032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9933040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         6912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4980736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5200640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       154624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              155206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          108                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        77824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81260                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        34695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1996137652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3408948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4040712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2003622007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1394239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39658364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      3304864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1004678554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1049036020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1394239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39693059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      3304864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3000816206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3408948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4040712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3052658027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    232307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001526012250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          162                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          162                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              278202                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              86420                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      155206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81260                       # Number of write requests accepted
system.mem_ctrls.readBursts                    155206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81260                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5074                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5108324635                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  775310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9178702135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32943.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59193.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       232                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144568                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75703                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                155205                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  136473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    624                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.940338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.522730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.093451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          332      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          381      2.37%      4.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          231      1.44%      5.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          245      1.53%      7.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          374      2.33%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          258      1.61%     11.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          203      1.26%     12.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          255      1.59%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13778     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16057                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     957.185185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1282.451647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            83     51.23%     51.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.62%     51.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.62%     52.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33     20.37%     72.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.62%     73.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26     16.05%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.62%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      4.94%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.62%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.62%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           162                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     501.623457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    129.610099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    501.164718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             79     48.77%     48.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.23%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.62%     50.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.23%     51.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.62%     52.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.62%     53.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.62%     53.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      6.17%     59.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           64     39.51%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           162                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9923968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5200832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9933040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5200640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2001.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1049.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2003.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1049.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4957651250                       # Total gap between requests
system.mem_ctrls.avgGap                      20965.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9886912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         8064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4980736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34694.613648623999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1994317395.453165054321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3408947.503847357817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4001983.341794768348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1626612.584084325237                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39658363.954817831516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3111219.307653352153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1004678553.522051692009                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       154624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          108                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        77824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       200305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9123872495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     39089060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15540275                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10645004500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3672452790                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     78762000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  85632939750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50076.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59006.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    147505.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49649.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98564856.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1195459.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    307664.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1100341.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7927366.050000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5531752.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        282064481.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       112957490.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47458044.900001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     78920369.474999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     38679016.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       573538520.925002                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        115.690101                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1992984355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    268170000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2698610895                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 740                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           370                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11357848.648649                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    25694122.728415                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          370    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       695500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    425885375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             370                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5994407250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4202404000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       154560                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           154560                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       154560                       # number of overall hits
system.cpu.icache.overall_hits::total          154560                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          303                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            303                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          303                       # number of overall misses
system.cpu.icache.overall_misses::total           303                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13160625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13160625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13160625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13160625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       154863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       154863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       154863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       154863                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001957                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001957                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001957                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001957                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43434.405941                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43434.405941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43434.405941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43434.405941                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          303                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12683125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12683125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12683125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12683125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001957                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001957                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001957                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001957                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41858.498350                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41858.498350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41858.498350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41858.498350                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       154560                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          154560                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          303                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           303                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13160625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13160625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       154863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       154863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43434.405941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43434.405941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12683125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12683125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001957                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001957                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41858.498350                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41858.498350                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           421.600498                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2069122                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               503                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4113.562624                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   421.600498                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.823438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.823438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            310029                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           310029                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       122814                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           122814                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       122814                       # number of overall hits
system.cpu.dcache.overall_hits::total          122814                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          449                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            449                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          449                       # number of overall misses
system.cpu.dcache.overall_misses::total           449                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     36780875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     36780875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     36780875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     36780875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       123263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       123263                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       123263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       123263                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003643                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81917.316258                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81917.316258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81917.316258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81917.316258                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          108                       # number of writebacks
system.cpu.dcache.writebacks::total               108                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          107                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3747                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3747                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     26973625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26973625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     26973625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     26973625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8141125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8141125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002775                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002775                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002775                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002775                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78870.248538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78870.248538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78870.248538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78870.248538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2172.704831                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2172.704831                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    183                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        76468                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           76468                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15855000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15855000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        76681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        76681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74436.619718                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74436.619718                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          374                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          374                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15528750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15528750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8141125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8141125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72904.929577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72904.929577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21767.713904                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21767.713904                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          236                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          236                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20925875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20925875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88668.961864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88668.961864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3373                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3373                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11444875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11444875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88719.961240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88719.961240                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           433.394592                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              256669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            387.717523                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   433.394592                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.846474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.846474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            493394                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           493394                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10196811250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
