//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<38>;
	.reg .b32 	%r<187>;
	.reg .f32 	%f<97>;
	.reg .b64 	%rd<28>;
	.loc	1 19 0                          // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_0];
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_1];
$L__tmp0:
	.loc	1 22 28                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:22:33
	shl.b32 	%r93, %r1, 5;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_2];
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_3];
	.loc	1 23 44                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:23:44
	mov.u32 	%r94, %tid.x;
	shl.b32 	%r95, %r94, 3;
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_4];
	and.b32  	%r96, %r95, 24;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_5];
	.loc	1 23 23                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:23:23
	or.b32  	%r97, %r93, %r96;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_15_param_6];
	or.b32  	%r98, %r97, 4;
	.loc	1 25 28                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:25:33
	shl.b32 	%r99, %r2, 5;
	.loc	1 26 44                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:26:44
	bfe.u32 	%r100, %r94, 2, 5;
	.loc	1 26 23                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:26:23
	or.b32  	%r101, %r99, %r100;
	.loc	1 27 21                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:27:21
	setp.lt.s32 	%p1, %r101, 64;
	.loc	1 30 19                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:30:19
	shr.s32 	%r103, %r97, 31;
	shr.u32 	%r104, %r103, 24;
	add.s32 	%r105, %r97, %r104;
	.loc	1 29 19                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:29:19
	and.b32  	%r106, %r105, -256;
	sub.s32 	%r107, %r97, %r106;
	bfe.s32 	%r108, %r1, 26, 1;
	shr.u32 	%r109, %r108, 24;
	add.s32 	%r110, %r98, %r109;
	and.b32  	%r111, %r110, -256;
	sub.s32 	%r112, %r98, %r111;
	.loc	1 32 39                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:32:39
	shl.b32 	%r113, %r101, 8;
	.loc	1 32 50                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:32:50
	shl.b32 	%r114, %r105, 6;
	and.b32  	%r115, %r114, -16384;
	.loc	1 32 35                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:32:35
	add.s32 	%r116, %r115, %r113;
	.loc	1 32 44                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:32:44
	add.s32 	%r117, %r116, %r107;
	add.s32 	%r118, %r116, %r112;
	.loc	1 32 30                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:32:30
	cvt.s64.s32 	%rd21, %r117;
	mul.wide.s32 	%rd22, %r117, 4;
	add.s64 	%rd1, %rd14, %rd22;
	mul.wide.s32 	%rd23, %r118, 4;
	add.s64 	%rd2, %rd14, %rd23;
	.loc	1 32 55                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:32:55
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 33 30                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:33:30
	mul.wide.s32 	%rd24, %r107, 4;
	add.s64 	%rd3, %rd15, %rd24;
	mul.wide.s32 	%rd25, %r112, 4;
	add.s64 	%rd4, %rd15, %rd25;
	mov.pred 	%p3, -1;
	.loc	1 33 35                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:33:35
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 34 30                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:34:30
	add.s64 	%rd5, %rd16, %rd24;
	add.s64 	%rd6, %rd16, %rd25;
	.loc	1 34 35                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:34:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r19;
	mov.b32 	%f2, %r20;
	mov.b32 	%f3, %r21;
	mov.b32 	%f4, %r22;
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r23;
	mov.b32 	%f6, %r24;
	mov.b32 	%f7, %r25;
	mov.b32 	%f8, %r26;
	.loc	1 35 31                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:35:31
	add.s64 	%rd7, %rd17, %rd24;
	add.s64 	%rd8, %rd17, %rd25;
	.loc	1 35 36                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:35:36
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 36 31                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:36:31
	add.s64 	%rd9, %rd18, %rd24;
	add.s64 	%rd10, %rd18, %rd25;
	.loc	1 36 36                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:36:36
	// begin inline asm
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r35, %r36, %r37, %r38 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r39, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r41, 0x0;
	mov.u32 %r42, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r39, %r40, %r41, %r42 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 39 18                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:39:18
	add.f32 	%f9, %f1, 0f3727C5AC;
	add.f32 	%f10, %f2, 0f3727C5AC;
	add.f32 	%f11, %f3, 0f3727C5AC;
	add.f32 	%f12, %f4, 0f3727C5AC;
	add.f32 	%f13, %f5, 0f3727C5AC;
	add.f32 	%f14, %f6, 0f3727C5AC;
	add.f32 	%f15, %f7, 0f3727C5AC;
	add.f32 	%f16, %f8, 0f3727C5AC;
	.loc	1 40 26                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:40:26
	sqrt.approx.ftz.f32 	%f17, %f9;
	sqrt.approx.ftz.f32 	%f18, %f10;
	sqrt.approx.ftz.f32 	%f19, %f11;
	sqrt.approx.ftz.f32 	%f20, %f12;
	sqrt.approx.ftz.f32 	%f21, %f13;
	sqrt.approx.ftz.f32 	%f22, %f14;
	sqrt.approx.ftz.f32 	%f23, %f15;
	sqrt.approx.ftz.f32 	%f24, %f16;
	.loc	1 26 44                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:26:44
	shl.b32 	%r119, %r94, 2;
	and.b32  	%r120, %r119, 28;
	.loc	1 26 23                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:26:23
	or.b32  	%r121, %r99, %r120;
	.loc	1 27 21                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:27:21
	setp.lt.s32 	%p19, %r121, 64;
	.loc	1 23 44                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:23:44
	bfe.u32 	%r122, %r94, 3, 4;
	.loc	1 23 23                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:23:23
	or.b32  	%r123, %r93, %r122;
	.loc	1 42 18                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:42:18
	mov.b32 	%r45, %f17;
	mov.b32 	%r44, 1065353216;
	// begin inline asm
	div.full.f32 %r43, %r44, %r45;
	// end inline asm
	mov.b32 	%f25, %r43;
	mov.b32 	%r48, %f18;
	// begin inline asm
	div.full.f32 %r46, %r44, %r48;
	// end inline asm
	mov.b32 	%f26, %r46;
	mov.b32 	%r51, %f19;
	// begin inline asm
	div.full.f32 %r49, %r44, %r51;
	// end inline asm
	mov.b32 	%f27, %r49;
	mov.b32 	%r54, %f20;
	// begin inline asm
	div.full.f32 %r52, %r44, %r54;
	// end inline asm
	mov.b32 	%f28, %r52;
	mov.b32 	%r57, %f21;
	// begin inline asm
	div.full.f32 %r55, %r44, %r57;
	// end inline asm
	mov.b32 	%f29, %r55;
	mov.b32 	%r60, %f22;
	// begin inline asm
	div.full.f32 %r58, %r44, %r60;
	// end inline asm
	mov.b32 	%f30, %r58;
	mov.b32 	%r63, %f23;
	// begin inline asm
	div.full.f32 %r61, %r44, %r63;
	// end inline asm
	mov.b32 	%f31, %r61;
	mov.b32 	%r66, %f24;
	// begin inline asm
	div.full.f32 %r64, %r44, %r66;
	// end inline asm
	mov.b32 	%f32, %r64;
	.loc	1 23 23                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:23:23
	shl.b32 	%r124, %r123, 6;
	.loc	1 52 30                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:52:30
	add.s32 	%r125, %r121, %r124;
	add.s32 	%r126, %r125, 1024;
	.loc	1 52 25                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:52:25
	mul.wide.s32 	%rd26, %r125, 4;
	add.s64 	%rd11, %rd19, %rd26;
	mul.wide.s32 	%rd27, %r126, 4;
	add.s64 	%rd12, %rd19, %rd27;
	.loc	1 52 45                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:52:45
	shl.b32 	%r127, %r94, 8;
	and.b32  	%r128, %r127, 768;
	or.b32  	%r129, %r128, %r100;
	and.b32  	%r130, %r119, 508;
	shr.u32 	%r131, %r128, 3;
	mov.u32 	%r132, global_smem;
	add.s32 	%r133, %r132, %r131;
	shl.b32 	%r134, %r129, 2;
	add.s32 	%r67, %r133, %r134;
	or.b32  	%r135, %r128, 32;
	shr.u32 	%r136, %r135, 3;
	add.s32 	%r137, %r132, %r136;
	add.s32 	%r138, %r137, %r134;
	add.s32 	%r69, %r138, 128;
	or.b32  	%r139, %r128, 64;
	shr.u32 	%r140, %r139, 3;
	add.s32 	%r141, %r132, %r140;
	add.s32 	%r142, %r141, %r134;
	add.s32 	%r71, %r142, 256;
	or.b32  	%r143, %r128, 96;
	shr.u32 	%r144, %r143, 3;
	add.s32 	%r145, %r132, %r144;
	add.s32 	%r146, %r145, %r134;
	add.s32 	%r73, %r146, 384;
	or.b32  	%r147, %r128, 128;
	shr.u32 	%r148, %r147, 3;
	add.s32 	%r149, %r132, %r148;
	add.s32 	%r150, %r149, %r134;
	add.s32 	%r75, %r150, 512;
	or.b32  	%r151, %r128, 160;
	shr.u32 	%r152, %r151, 3;
	add.s32 	%r153, %r132, %r152;
	add.s32 	%r154, %r153, %r134;
	add.s32 	%r77, %r154, 640;
	or.b32  	%r155, %r128, 192;
	shr.u32 	%r156, %r155, 3;
	add.s32 	%r157, %r132, %r156;
	add.s32 	%r158, %r157, %r134;
	add.s32 	%r79, %r158, 768;
	or.b32  	%r159, %r128, 224;
	shr.u32 	%r160, %r159, 3;
	add.s32 	%r161, %r132, %r160;
	add.s32 	%r162, %r161, %r134;
	add.s32 	%r81, %r162, 896;
	shr.u32 	%r163, %r94, 1;
	and.b32  	%r164, %r163, 60;
	add.s32 	%r165, %r132, %r164;
	shl.b32 	%r166, %r130, 2;
	add.s32 	%r167, %r165, %r166;
	or.b32  	%r168, %r130, 512;
	shr.u32 	%r169, %r168, 3;
	and.b32  	%r170, %r169, 124;
	add.s32 	%r171, %r132, %r170;
	add.s32 	%r172, %r171, %r166;
	.loc	1 53 25                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:53:25
	add.s64 	%rd13, %rd20, %rd21;
	.loc	1 32 55                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:32:55
	mov.b32 	%f33, %r3;
	mov.b32 	%f34, %r4;
	mov.b32 	%f35, %r5;
	mov.b32 	%f36, %r6;
	.loc	1 33 35                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:33:35
	mov.b32 	%f37, %r11;
	mov.b32 	%f38, %r12;
	mov.b32 	%f39, %r13;
	mov.b32 	%f40, %r14;
	.loc	1 37 18                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:37:18
	sub.f32 	%f41, %f36, %f40;
	sub.f32 	%f42, %f35, %f39;
	sub.f32 	%f43, %f34, %f38;
	sub.f32 	%f44, %f33, %f37;
	.loc	1 36 36                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:36:36
	mov.b32 	%f45, %r35;
	mov.b32 	%f46, %r36;
	mov.b32 	%f47, %r37;
	mov.b32 	%f48, %r38;
	.loc	1 35 36                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:35:36
	mov.b32 	%f49, %r27;
	mov.b32 	%f50, %r28;
	mov.b32 	%f51, %r29;
	mov.b32 	%f52, %r30;
	.loc	1 45 19                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:45:19
	mul.f32 	%f53, %f44, %f25;
	mul.f32 	%f54, %f43, %f26;
	mul.f32 	%f55, %f42, %f27;
	mul.f32 	%f56, %f41, %f28;
	.loc	1 47 20                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:47:20
	fma.rn.f32 	%f57, %f56, %f52, %f48;
	fma.rn.f32 	%f58, %f55, %f51, %f47;
	fma.rn.f32 	%f59, %f54, %f50, %f46;
	fma.rn.f32 	%f60, %f53, %f49, %f45;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p22, %f60, 0f00000000;
	setp.lt.f32 	%p23, %f59, 0f00000000;
	setp.lt.f32 	%p24, %f58, 0f00000000;
	setp.lt.f32 	%p25, %f57, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f61, 0f00000000, %f57, %p25;
	selp.f32 	%f62, 0f00000000, %f58, %p24;
	selp.f32 	%f63, 0f00000000, %f59, %p23;
	selp.f32 	%f64, 0f00000000, %f60, %p22;
$L__tmp2:
	.loc	1 51 21                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:51:21
	setp.le.f32 	%p26, %f64, 0f00000000;
	setp.le.f32 	%p27, %f63, 0f00000000;
	setp.le.f32 	%p28, %f62, 0f00000000;
	setp.le.f32 	%p29, %f61, 0f00000000;
	.loc	1 52 45                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:52:45
	mov.b32 	%r68, %f64;
	// begin inline asm
	@%p3 st.shared.b32 [ %r67 + 0 ], %r68;
	// end inline asm
	mov.b32 	%r70, %f63;
	// begin inline asm
	@%p3 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	mov.b32 	%r72, %f62;
	// begin inline asm
	@%p3 st.shared.b32 [ %r71 + 0 ], %r72;
	// end inline asm
	mov.b32 	%r74, %f61;
	// begin inline asm
	@%p3 st.shared.b32 [ %r73 + 0 ], %r74;
	// end inline asm
	.loc	1 32 55                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:32:55
	mov.b32 	%f65, %r7;
	mov.b32 	%f66, %r8;
	mov.b32 	%f67, %r9;
	mov.b32 	%f68, %r10;
	.loc	1 33 35                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:33:35
	mov.b32 	%f69, %r15;
	mov.b32 	%f70, %r16;
	mov.b32 	%f71, %r17;
	mov.b32 	%f72, %r18;
	.loc	1 37 18                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:37:18
	sub.f32 	%f73, %f68, %f72;
	sub.f32 	%f74, %f67, %f71;
	sub.f32 	%f75, %f66, %f70;
	sub.f32 	%f76, %f65, %f69;
	.loc	1 36 36                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:36:36
	mov.b32 	%f77, %r39;
	mov.b32 	%f78, %r40;
	mov.b32 	%f79, %r41;
	mov.b32 	%f80, %r42;
	.loc	1 35 36                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:35:36
	mov.b32 	%f81, %r31;
	mov.b32 	%f82, %r32;
	mov.b32 	%f83, %r33;
	mov.b32 	%f84, %r34;
	.loc	1 45 19                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:45:19
	mul.f32 	%f85, %f76, %f29;
	mul.f32 	%f86, %f75, %f30;
	mul.f32 	%f87, %f74, %f31;
	mul.f32 	%f88, %f73, %f32;
	.loc	1 47 20                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:47:20
	fma.rn.f32 	%f89, %f88, %f84, %f80;
	fma.rn.f32 	%f90, %f87, %f83, %f79;
	fma.rn.f32 	%f91, %f86, %f82, %f78;
	fma.rn.f32 	%f92, %f85, %f81, %f77;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p30, %f92, 0f00000000;
	setp.lt.f32 	%p31, %f91, 0f00000000;
	setp.lt.f32 	%p32, %f90, 0f00000000;
	setp.lt.f32 	%p33, %f89, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f93, 0f00000000, %f89, %p33;
	selp.f32 	%f94, 0f00000000, %f90, %p32;
	selp.f32 	%f95, 0f00000000, %f91, %p31;
	selp.f32 	%f96, 0f00000000, %f92, %p30;
$L__tmp4:
	.loc	1 51 21                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:51:21
	setp.le.f32 	%p34, %f96, 0f00000000;
	setp.le.f32 	%p35, %f95, 0f00000000;
	setp.le.f32 	%p36, %f94, 0f00000000;
	setp.le.f32 	%p37, %f93, 0f00000000;
	.loc	1 52 45                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:52:45
	mov.b32 	%r76, %f96;
	// begin inline asm
	@%p3 st.shared.b32 [ %r75 + 0 ], %r76;
	// end inline asm
	mov.b32 	%r78, %f95;
	// begin inline asm
	@%p3 st.shared.b32 [ %r77 + 0 ], %r78;
	// end inline asm
	mov.b32 	%r80, %f94;
	// begin inline asm
	@%p3 st.shared.b32 [ %r79 + 0 ], %r80;
	// end inline asm
	mov.b32 	%r82, %f93;
	// begin inline asm
	@%p3 st.shared.b32 [ %r81 + 0 ], %r82;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r83, [%r167];
	ld.shared.u32 	%r84, [%r167+4];
	ld.shared.u32 	%r85, [%r167+8];
	ld.shared.u32 	%r86, [%r167+12];
	ld.shared.u32 	%r87, [%r172+2048];
	ld.shared.u32 	%r88, [%r172+2052];
	ld.shared.u32 	%r89, [%r172+2056];
	ld.shared.u32 	%r90, [%r172+2060];
	// begin inline asm
	@%p19 st.global.v4.b32 [ %rd11 + 0 ], { %r83, %r84, %r85, %r86 };
	// end inline asm
	// begin inline asm
	@%p19 st.global.v4.b32 [ %rd12 + 0 ], { %r87, %r88, %r89, %r90 };
	// end inline asm
	.loc	1 53 57                         // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:53:57
	selp.u32 	%r173, 1, 0, %p29;
	selp.u32 	%r174, 1, 0, %p28;
	prmt.b32 	%r175, %r174, %r173, 0x3340U;
	selp.u32 	%r176, 1, 0, %p27;
	selp.u32 	%r177, 1, 0, %p26;
	prmt.b32 	%r178, %r177, %r176, 0x3340U;
	prmt.b32 	%r179, %r178, %r175, 0x5410U;
	selp.u32 	%r180, 1, 0, %p37;
	selp.u32 	%r181, 1, 0, %p36;
	prmt.b32 	%r182, %r181, %r180, 0x3340U;
	selp.u32 	%r183, 1, 0, %p35;
	selp.u32 	%r184, 1, 0, %p34;
	prmt.b32 	%r185, %r184, %r183, 0x3340U;
	prmt.b32 	%r186, %r185, %r182, 0x5410U;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd13 + 0 ], { %r179, %r186 };
	// end inline asm
	.loc	1 53 4                          // c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py:53:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/7s/c7sum3ucaffdedcs73l26hyufdnhcykcmpc5e2vjcwcmplcgbg42.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 225                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xda DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 55
.b8 115
.b8 117
.b8 109
.b8 51
.b8 117
.b8 99
.b8 97
.b8 102
.b8 102
.b8 100
.b8 101
.b8 100
.b8 99
.b8 115
.b8 55
.b8 51
.b8 108
.b8 50
.b8 54
.b8 104
.b8 121
.b8 117
.b8 102
.b8 100
.b8 110
.b8 104
.b8 99
.b8 121
.b8 107
.b8 99
.b8 109
.b8 112
.b8 99
.b8 53
.b8 101
.b8 50
.b8 118
.b8 106
.b8 99
.b8 119
.b8 99
.b8 109
.b8 112
.b8 108
.b8 99
.b8 103
.b8 98
.b8 103
.b8 52
.b8 50
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 55
.b8 115
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x53 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 49
.b8 53
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xb6:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xcb:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 49                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
