Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tutorial_tb_behav xil_defaultlib.tutorial_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.design_1_xup_and2_0_0
Compiling module xil_defaultlib.design_1_xup_and2_0_1
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.design_1_xup_inv_0_0
Compiling module xil_defaultlib.design_1_xup_inv_0_1
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.design_1_xup_or2_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tutorial_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tutorial_tb_behav
