<h1 align="center">🔳 RISC-V SoC Tapeout Program — Week 0️⃣</h1> 

<p align="center">
  <img src="https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv" />
  <img src="https://img.shields.io/badge/Progress-Week%200-success?style=for-the-badge" />
</p>  

---

<div align="center">

# 🚀 Welcome to My VSD RISC-V SoC Tapeout Journey  

🌟 This is **Week 0** of the **VSD RISC-V SoC Tapeout Program** —  
the foundation step where I prepared my environment, installed the essential open-source tools,  
and understood the big picture of the **SoC design & tapeout process**.  

</div>  
<p align="center">
  <img src="https://github.com/user-attachments/assets/b6514c92-80f2-4c39-b7ca-715b390358d6" width="500" alt="Repo Layout" />
</p>

## 🎯 Week 0 Objectives  

✔️ Understand the **SoC Tapeout flow & program structure**  
✔️ Install and verify **open-source EDA tools**  
✔️ Create a dedicated **GitHub repo for documentation**  
✔️ Capture my learnings for future reference  

---

## ✅ Tasks Completed  

| 📝 Task | 📌 Description | 🎯 Status |
|---------|----------------|-----------|
| 0 | Getting started with **Digital VLSI SoC Design & Planning** | ✅ Done |
| 1 | Installed **Yosys** (Logic synthesis) ⚙️ | ✅ Done |
| 2 | Installed **Icarus Verilog** (Simulation) 📐 | ✅ Done |
| 3 | Installed **GTKWave** (Waveform analysis) 📊 | ✅ Done |
| 4 | Created repo `RISC-V-SoC-Tapeout_Week-0` 📂 | ✅ Done |

---

## 🛠️ Tools Installed  

- **Yosys** → Open-source logic synthesis tool ⚙️  
- **Icarus Verilog** → Simulation & verification 📐  
- **GTKWave** → Waveform visualization & debugging 📊  

---
👉 Main Repo Link : [https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program] 
