Analysis & Synthesis report for BattleBoard
Thu Dec 09 15:20:34 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |BattleBoard|state
 11. State Machine - |BattleBoard|S
 12. State Machine - |BattleBoard|lcd:lcd_control|state
 13. State Machine - |BattleBoard|keyboard:key_control|S
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |BattleBoard
 22. Parameter Settings for User Entity Instance: keyboard:key_control
 23. Parameter Settings for User Entity Instance: lcd:lcd_control
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 38. Parameter Settings for Inferred Entity Instance: attack:p2Attack1|lpm_mult:Mult0
 39. Parameter Settings for Inferred Entity Instance: attack:p2Attack1|lpm_divide:Div0
 40. Parameter Settings for Inferred Entity Instance: attack:p2Attack3|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: attack:p2Attack3|lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: attack:p2Attack2|lpm_mult:Mult0
 43. Parameter Settings for Inferred Entity Instance: attack:p2Attack2|lpm_divide:Div0
 44. Parameter Settings for Inferred Entity Instance: attack:p1Attack1|lpm_mult:Mult0
 45. Parameter Settings for Inferred Entity Instance: attack:p1Attack1|lpm_divide:Div0
 46. Parameter Settings for Inferred Entity Instance: attack:p1Attack3|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: attack:p1Attack3|lpm_divide:Div0
 48. Parameter Settings for Inferred Entity Instance: attack:p1Attack2|lpm_mult:Mult0
 49. Parameter Settings for Inferred Entity Instance: attack:p1Attack2|lpm_divide:Div0
 50. altsyncram Parameter Settings by Entity Instance
 51. altpll Parameter Settings by Entity Instance
 52. lpm_mult Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "vga_adapter:VGA"
 54. Port Connectivity Checks: "seven_segment:comb_5058"
 55. Port Connectivity Checks: "seven_segment:comb_5057"
 56. Port Connectivity Checks: "seven_segment:comb_5056"
 57. Port Connectivity Checks: "seven_segment:comb_5055"
 58. Port Connectivity Checks: "seven_segment:comb_5054"
 59. Port Connectivity Checks: "seven_segment:comb_5053"
 60. Port Connectivity Checks: "lcd:lcd_control"
 61. Port Connectivity Checks: "rand:random2"
 62. Port Connectivity Checks: "attack:p2Attack4"
 63. Port Connectivity Checks: "attack:p2Attack3"
 64. Port Connectivity Checks: "attack:p2Attack2"
 65. Port Connectivity Checks: "attack:p2Attack1"
 66. Port Connectivity Checks: "character:player2"
 67. Port Connectivity Checks: "point:pos2"
 68. Port Connectivity Checks: "rand:random1"
 69. Port Connectivity Checks: "attack:p1Attack4"
 70. Port Connectivity Checks: "attack:p1Attack3"
 71. Port Connectivity Checks: "attack:p1Attack2"
 72. Port Connectivity Checks: "attack:p1Attack1"
 73. Port Connectivity Checks: "character:player1"
 74. Port Connectivity Checks: "point:pos1"
 75. Post-Synthesis Netlist Statistics for Top Partition
 76. Elapsed Time Per Partition
 77. Analysis & Synthesis Messages
 78. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 09 15:20:33 2021       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; BattleBoard                                 ;
; Top-level Entity Name              ; BattleBoard                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,839                                       ;
;     Total combinational functions  ; 2,827                                       ;
;     Dedicated logic registers      ; 566                                         ;
; Total registers                    ; 566                                         ;
; Total pins                         ; 155                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,600                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; BattleBoard        ; BattleBoard        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; M:/ActualProject/287Project/vga_adapter/vga_pll.v                            ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/vga_adapter/vga_controller.v                     ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/vga_adapter/vga_address_translator.v             ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/vga_adapter/vga_adapter.v                        ;         ;
; BattleBoard.v                        ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/BattleBoard.v                                    ;         ;
; seven_segment.v                      ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/seven_segment.v                                  ;         ;
; character.v                          ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/character.v                                      ;         ;
; attack.v                             ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/attack.v                                         ;         ;
; point.v                              ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/point.v                                          ;         ;
; lcd.v                                ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/lcd.v                                            ;         ;
; keyboard.v                           ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/keyboard.v                                       ;         ;
; twoComp.v                            ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/twoComp.v                                        ;         ;
; output_files/distance.v              ; yes             ; User Verilog HDL File        ; M:/ActualProject/287Project/output_files/distance.v                          ;         ;
; rand.v                               ; yes             ; Auto-Found Verilog HDL File  ; M:/ActualProject/287Project/rand.v                                           ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal161.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_60g1.tdf               ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/altsyncram_60g1.tdf                           ;         ;
; db/decode_lsa.tdf                    ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/decode_lsa.tdf                                ;         ;
; db/decode_e8a.tdf                    ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/decode_e8a.tdf                                ;         ;
; db/mux_0nb.tdf                       ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/mux_0nb.tdf                                   ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_nhm.tdf                ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/lpm_divide_nhm.tdf                            ;         ;
; db/sign_div_unsign_fkh.tdf           ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/sign_div_unsign_fkh.tdf                       ;         ;
; db/alt_u_div_i4f.tdf                 ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/alt_u_div_i4f.tdf                             ;         ;
; db/add_sub_7pc.tdf                   ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/add_sub_7pc.tdf                               ;         ;
; db/add_sub_8pc.tdf                   ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/add_sub_8pc.tdf                               ;         ;
; db/lpm_divide_q9m.tdf                ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/lpm_divide_q9m.tdf                            ;         ;
; db/lpm_divide_ihm.tdf                ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/lpm_divide_ihm.tdf                            ;         ;
; db/sign_div_unsign_akh.tdf           ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/sign_div_unsign_akh.tdf                       ;         ;
; db/alt_u_div_84f.tdf                 ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/alt_u_div_84f.tdf                             ;         ;
; db/lpm_divide_n9m.tdf                ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/lpm_divide_n9m.tdf                            ;         ;
; db/sign_div_unsign_ckh.tdf           ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/sign_div_unsign_ckh.tdf                       ;         ;
; db/alt_u_div_c4f.tdf                 ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/alt_u_div_c4f.tdf                             ;         ;
; lpm_mult.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_2at.tdf                      ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/mult_2at.tdf                                  ;         ;
; db/lpm_divide_khm.tdf                ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/lpm_divide_khm.tdf                            ;         ;
; db/sign_div_unsign_ekh.tdf           ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/sign_div_unsign_ekh.tdf                       ;         ;
; db/alt_u_div_94f.tdf                 ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/alt_u_div_94f.tdf                             ;         ;
; db/mult_0at.tdf                      ; yes             ; Auto-Generated Megafunction  ; M:/ActualProject/287Project/db/mult_0at.tdf                                  ;         ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,839          ;
;                                             ;                ;
; Total combinational functions               ; 2827           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1522           ;
;     -- 3 input functions                    ; 659            ;
;     -- <=2 input functions                  ; 646            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2337           ;
;     -- arithmetic mode                      ; 490            ;
;                                             ;                ;
; Total registers                             ; 566            ;
;     -- Dedicated logic registers            ; 566            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 155            ;
; Total memory bits                           ; 57600          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 6              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 425            ;
; Total fan-out                               ; 11310          ;
; Average fan-out                             ; 3.03           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |BattleBoard                                            ; 2827 (1265)         ; 566 (340)                 ; 57600       ; 6            ; 6       ; 0         ; 155  ; 0            ; |BattleBoard                                                                                                                                        ; BattleBoard            ; work         ;
;    |attack:p1Attack1|                                   ; 75 (34)             ; 10 (10)                   ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack1                                                                                                                       ; attack                 ; work         ;
;       |lpm_divide:Div0|                                 ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack1|lpm_divide:Div0                                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_khm:auto_generated|                ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack1|lpm_divide:Div0|lpm_divide_khm:auto_generated                                                                         ; lpm_divide_khm         ; work         ;
;             |sign_div_unsign_ekh:divider|               ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack1|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider                                             ; sign_div_unsign_ekh    ; work         ;
;                |alt_u_div_94f:divider|                  ; 41 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack1|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider                       ; alt_u_div_94f          ; work         ;
;                   |add_sub_8pc:add_sub_1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack1|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc            ; work         ;
;       |lpm_mult:Mult0|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack1|lpm_mult:Mult0                                                                                                        ; lpm_mult               ; work         ;
;          |mult_2at:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack1|lpm_mult:Mult0|mult_2at:auto_generated                                                                                ; mult_2at               ; work         ;
;    |attack:p1Attack2|                                   ; 77 (34)             ; 10 (10)                   ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack2                                                                                                                       ; attack                 ; work         ;
;       |lpm_divide:Div0|                                 ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack2|lpm_divide:Div0                                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_khm:auto_generated|                ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack2|lpm_divide:Div0|lpm_divide_khm:auto_generated                                                                         ; lpm_divide_khm         ; work         ;
;             |sign_div_unsign_ekh:divider|               ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack2|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider                                             ; sign_div_unsign_ekh    ; work         ;
;                |alt_u_div_94f:divider|                  ; 43 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack2|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider                       ; alt_u_div_94f          ; work         ;
;                   |add_sub_8pc:add_sub_1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack2|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc            ; work         ;
;       |lpm_mult:Mult0|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack2|lpm_mult:Mult0                                                                                                        ; lpm_mult               ; work         ;
;          |mult_2at:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack2|lpm_mult:Mult0|mult_2at:auto_generated                                                                                ; mult_2at               ; work         ;
;    |attack:p1Attack3|                                   ; 79 (38)             ; 10 (10)                   ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack3                                                                                                                       ; attack                 ; work         ;
;       |lpm_divide:Div0|                                 ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack3|lpm_divide:Div0                                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_khm:auto_generated|                ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack3|lpm_divide:Div0|lpm_divide_khm:auto_generated                                                                         ; lpm_divide_khm         ; work         ;
;             |sign_div_unsign_ekh:divider|               ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack3|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider                                             ; sign_div_unsign_ekh    ; work         ;
;                |alt_u_div_94f:divider|                  ; 41 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack3|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider                       ; alt_u_div_94f          ; work         ;
;                   |add_sub_8pc:add_sub_1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack3|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc            ; work         ;
;       |lpm_mult:Mult0|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack3|lpm_mult:Mult0                                                                                                        ; lpm_mult               ; work         ;
;          |mult_0at:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack3|lpm_mult:Mult0|mult_0at:auto_generated                                                                                ; mult_0at               ; work         ;
;    |attack:p1Attack4|                                   ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p1Attack4                                                                                                                       ; attack                 ; work         ;
;    |attack:p2Attack1|                                   ; 95 (53)             ; 10 (10)                   ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack1                                                                                                                       ; attack                 ; work         ;
;       |lpm_divide:Div0|                                 ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack1|lpm_divide:Div0                                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_khm:auto_generated|                ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack1|lpm_divide:Div0|lpm_divide_khm:auto_generated                                                                         ; lpm_divide_khm         ; work         ;
;             |sign_div_unsign_ekh:divider|               ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack1|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider                                             ; sign_div_unsign_ekh    ; work         ;
;                |alt_u_div_94f:divider|                  ; 42 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack1|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider                       ; alt_u_div_94f          ; work         ;
;                   |add_sub_8pc:add_sub_1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack1|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc            ; work         ;
;       |lpm_mult:Mult0|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack1|lpm_mult:Mult0                                                                                                        ; lpm_mult               ; work         ;
;          |mult_2at:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack1|lpm_mult:Mult0|mult_2at:auto_generated                                                                                ; mult_2at               ; work         ;
;    |attack:p2Attack2|                                   ; 77 (35)             ; 10 (10)                   ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack2                                                                                                                       ; attack                 ; work         ;
;       |lpm_divide:Div0|                                 ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack2|lpm_divide:Div0                                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_khm:auto_generated|                ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack2|lpm_divide:Div0|lpm_divide_khm:auto_generated                                                                         ; lpm_divide_khm         ; work         ;
;             |sign_div_unsign_ekh:divider|               ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack2|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider                                             ; sign_div_unsign_ekh    ; work         ;
;                |alt_u_div_94f:divider|                  ; 42 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack2|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider                       ; alt_u_div_94f          ; work         ;
;                   |add_sub_8pc:add_sub_1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack2|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc            ; work         ;
;       |lpm_mult:Mult0|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack2|lpm_mult:Mult0                                                                                                        ; lpm_mult               ; work         ;
;          |mult_2at:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack2|lpm_mult:Mult0|mult_2at:auto_generated                                                                                ; mult_2at               ; work         ;
;    |attack:p2Attack3|                                   ; 79 (38)             ; 10 (10)                   ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack3                                                                                                                       ; attack                 ; work         ;
;       |lpm_divide:Div0|                                 ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack3|lpm_divide:Div0                                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_khm:auto_generated|                ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack3|lpm_divide:Div0|lpm_divide_khm:auto_generated                                                                         ; lpm_divide_khm         ; work         ;
;             |sign_div_unsign_ekh:divider|               ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack3|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider                                             ; sign_div_unsign_ekh    ; work         ;
;                |alt_u_div_94f:divider|                  ; 41 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack3|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider                       ; alt_u_div_94f          ; work         ;
;                   |add_sub_8pc:add_sub_1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack3|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc            ; work         ;
;       |lpm_mult:Mult0|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack3|lpm_mult:Mult0                                                                                                        ; lpm_mult               ; work         ;
;          |mult_0at:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack3|lpm_mult:Mult0|mult_0at:auto_generated                                                                                ; mult_0at               ; work         ;
;    |attack:p2Attack4|                                   ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|attack:p2Attack4                                                                                                                       ; attack                 ; work         ;
;    |character:player1|                                  ; 26 (26)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|character:player1                                                                                                                      ; character              ; work         ;
;    |character:player2|                                  ; 27 (27)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|character:player2                                                                                                                      ; character              ; work         ;
;    |clock:comb_5059|                                    ; 36 (36)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|clock:comb_5059                                                                                                                        ; clock                  ; work         ;
;    |distance:dist|                                      ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|distance:dist                                                                                                                          ; distance               ; work         ;
;    |keyboard:key_control|                               ; 57 (57)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|keyboard:key_control                                                                                                                   ; keyboard               ; work         ;
;    |lcd:lcd_control|                                    ; 202 (202)           ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lcd:lcd_control                                                                                                                        ; lcd                    ; work         ;
;    |lpm_divide:Div0|                                    ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div0                                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_ihm:auto_generated|                   ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                                                          ; lpm_divide_ihm         ; work         ;
;          |sign_div_unsign_akh:divider|                  ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                              ; sign_div_unsign_akh    ; work         ;
;             |alt_u_div_84f:divider|                     ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                        ; alt_u_div_84f          ; work         ;
;    |lpm_divide:Div1|                                    ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div1                                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_nhm:auto_generated|                   ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div1|lpm_divide_nhm:auto_generated                                                                                          ; lpm_divide_nhm         ; work         ;
;          |sign_div_unsign_fkh:divider|                  ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div1|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                                                              ; sign_div_unsign_fkh    ; work         ;
;             |alt_u_div_i4f:divider|                     ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div1|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                        ; alt_u_div_i4f          ; work         ;
;    |lpm_divide:Div2|                                    ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div2                                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_ihm:auto_generated|                   ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div2|lpm_divide_ihm:auto_generated                                                                                          ; lpm_divide_ihm         ; work         ;
;          |sign_div_unsign_akh:divider|                  ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                              ; sign_div_unsign_akh    ; work         ;
;             |alt_u_div_84f:divider|                     ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                        ; alt_u_div_84f          ; work         ;
;    |lpm_divide:Div3|                                    ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div3                                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_nhm:auto_generated|                   ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div3|lpm_divide_nhm:auto_generated                                                                                          ; lpm_divide_nhm         ; work         ;
;          |sign_div_unsign_fkh:divider|                  ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div3|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                                                              ; sign_div_unsign_fkh    ; work         ;
;             |alt_u_div_i4f:divider|                     ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Div3|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                        ; alt_u_div_i4f          ; work         ;
;    |lpm_divide:Mod0|                                    ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod0                                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_n9m:auto_generated|                   ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod0|lpm_divide_n9m:auto_generated                                                                                          ; lpm_divide_n9m         ; work         ;
;          |sign_div_unsign_ckh:divider|                  ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod0|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                              ; sign_div_unsign_ckh    ; work         ;
;             |alt_u_div_c4f:divider|                     ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod0|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                        ; alt_u_div_c4f          ; work         ;
;    |lpm_divide:Mod1|                                    ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod1                                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_q9m:auto_generated|                   ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                                                          ; lpm_divide_q9m         ; work         ;
;          |sign_div_unsign_fkh:divider|                  ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                                              ; sign_div_unsign_fkh    ; work         ;
;             |alt_u_div_i4f:divider|                     ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                        ; alt_u_div_i4f          ; work         ;
;    |lpm_divide:Mod2|                                    ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod2                                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_n9m:auto_generated|                   ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod2|lpm_divide_n9m:auto_generated                                                                                          ; lpm_divide_n9m         ; work         ;
;          |sign_div_unsign_ckh:divider|                  ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod2|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                              ; sign_div_unsign_ckh    ; work         ;
;             |alt_u_div_c4f:divider|                     ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod2|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                        ; alt_u_div_c4f          ; work         ;
;    |lpm_divide:Mod3|                                    ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod3                                                                                                                        ; lpm_divide             ; work         ;
;       |lpm_divide_q9m:auto_generated|                   ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod3|lpm_divide_q9m:auto_generated                                                                                          ; lpm_divide_q9m         ; work         ;
;          |sign_div_unsign_fkh:divider|                  ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod3|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                                              ; sign_div_unsign_fkh    ; work         ;
;             |alt_u_div_i4f:divider|                     ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|lpm_divide:Mod3|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                        ; alt_u_div_i4f          ; work         ;
;    |point:pos1|                                         ; 32 (32)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|point:pos1                                                                                                                             ; point                  ; work         ;
;    |point:pos2|                                         ; 33 (33)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|point:pos2                                                                                                                             ; point                  ; work         ;
;    |seven_segment:comb_5053|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|seven_segment:comb_5053                                                                                                                ; seven_segment          ; work         ;
;    |seven_segment:comb_5054|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|seven_segment:comb_5054                                                                                                                ; seven_segment          ; work         ;
;    |seven_segment:comb_5055|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|seven_segment:comb_5055                                                                                                                ; seven_segment          ; work         ;
;    |seven_segment:comb_5056|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|seven_segment:comb_5056                                                                                                                ; seven_segment          ; work         ;
;    |seven_segment:comb_5057|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|seven_segment:comb_5057                                                                                                                ; seven_segment          ; work         ;
;    |seven_segment:comb_5058|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|seven_segment:comb_5058                                                                                                                ; seven_segment          ; work         ;
;    |twoComp:xMoveA|                                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|twoComp:xMoveA                                                                                                                         ; twoComp                ; work         ;
;    |twoComp:yMoveA|                                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|twoComp:yMoveA                                                                                                                         ; twoComp                ; work         ;
;    |vga_adapter:VGA|                                    ; 98 (2)              ; 30 (0)                    ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|vga_adapter:VGA                                                                                                                        ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 12 (0)              ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                 ; altsyncram             ; work         ;
;          |altsyncram_60g1:auto_generated|               ; 12 (0)              ; 4 (4)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated                                                                  ; altsyncram_60g1        ; work         ;
;             |decode_e8a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b                                         ; decode_e8a             ; work         ;
;             |decode_lsa:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2                                               ; decode_lsa             ; work         ;
;             |mux_0nb:mux3|                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3                                                     ; mux_0nb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                           ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 66 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|vga_adapter:VGA|vga_controller:controller                                                                                              ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                 ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|vga_adapter:VGA|vga_pll:mypll                                                                                                          ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BattleBoard|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                  ; altpll                 ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 6           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BattleBoard|state                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+-----------------+----------------+---------------+-----------------+----------------+------------+---------------+---------------+-----------------+-------------------+
; Name              ; state.DRAW_HL6 ; state.DRAW_HL5 ; state.DRAW_HL4 ; state.DRAW_HL3 ; state.DRAW_HL2 ; state.DRAW_HL1 ; state.DRAW_VL6 ; state.DRAW_VL5 ; state.DRAW_VL4 ; state.DRAW_VL3 ; state.DRAW_VL2 ; state.DRAW_VL1 ; state.DRAW_P2 ; state.UPDATE_P2 ; state.ERASE_P2 ; state.DRAW_P1 ; state.UPDATE_P1 ; state.ERASE_P1 ; state.IDLE ; state.INIT_P2 ; state.INIT_P1 ; state.INIT_GRID ; state.RESET_BLACK ;
+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+-----------------+----------------+---------------+-----------------+----------------+------------+---------------+---------------+-----------------+-------------------+
; state.RESET_BLACK ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 0                 ;
; state.INIT_GRID   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 1               ; 1                 ;
; state.INIT_P1     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 1             ; 0               ; 1                 ;
; state.INIT_P2     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 1             ; 0             ; 0               ; 1                 ;
; state.IDLE        ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 1          ; 0             ; 0             ; 0               ; 1                 ;
; state.ERASE_P1    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 1              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.UPDATE_P1   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 1               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_P1     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 1             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.ERASE_P2    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 1              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.UPDATE_P2   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_P2     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_VL1    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_VL2    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_VL3    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_VL4    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_VL5    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_VL6    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_HL1    ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_HL2    ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_HL3    ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_HL4    ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_HL5    ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
; state.DRAW_HL6    ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0             ; 0               ; 0              ; 0          ; 0             ; 0             ; 0               ; 1                 ;
+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+-----------------+----------------+---------------+-----------------+----------------+------------+---------------+---------------+-----------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BattleBoard|S                                                                                                                                                                                                                                                                                                               ;
+-------------+-----------+-------------+-------------+------------+---------+-----------+----------+------------+-----------+----------+-----------+-------------+-------------+------------+---------+-----------+----------+------------+-----------+----------+-----------+----------+-----------+----------+-----------+--------+---------+
; Name        ; S.endGame ; S.p2DamageD ; S.p2UpdateA ; S.p2Reload ; S.p2Aim ; S.p2RInst ; S.p2AimI ; S.p2Attack ; S.p2AInst ; S.p2Move ; S.p2MInst ; S.p1DamageD ; S.p1UpdateA ; S.p1Reload ; S.p1Aim ; S.p1RInst ; S.p1AimI ; S.p1Attack ; S.p1AInst ; S.p1Move ; S.p1MInst ; S.p2Pick ; S.p2PInst ; S.p1Pick ; S.p1PInst ; S.prog ; S.start ;
+-------------+-----------+-------------+-------------+------------+---------+-----------+----------+------------+-----------+----------+-----------+-------------+-------------+------------+---------+-----------+----------+------------+-----------+----------+-----------+----------+-----------+----------+-----------+--------+---------+
; S.start     ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 0       ;
; S.prog      ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 1      ; 1       ;
; S.p1PInst   ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 1         ; 0      ; 1       ;
; S.p1Pick    ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 1        ; 0         ; 0      ; 1       ;
; S.p2PInst   ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 1         ; 0        ; 0         ; 0      ; 1       ;
; S.p2Pick    ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 1        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p1MInst   ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 1         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p1Move    ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 1        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p1AInst   ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 1         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p1Attack  ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 1          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p1AimI    ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 1        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p1RInst   ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 1         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p1Aim     ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 1       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p1Reload  ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 1          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p1UpdateA ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 1           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p1DamageD ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 1           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p2MInst   ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 1         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p2Move    ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 1        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p2AInst   ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 1         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p2Attack  ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 1          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p2AimI    ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 1        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p2RInst   ; 0         ; 0           ; 0           ; 0          ; 0       ; 1         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p2Aim     ; 0         ; 0           ; 0           ; 0          ; 1       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p2Reload  ; 0         ; 0           ; 0           ; 1          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p2UpdateA ; 0         ; 0           ; 1           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.p2DamageD ; 0         ; 1           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
; S.endGame   ; 1         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0           ; 0           ; 0          ; 0       ; 0         ; 0        ; 0          ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0      ; 1       ;
+-------------+-----------+-------------+-------------+------------+---------+-----------+----------+------------+-----------+----------+-----------+-------------+-------------+------------+---------+-----------+----------+------------+-----------+----------+-----------+----------+-----------+----------+-----------+--------+---------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |BattleBoard|lcd:lcd_control|state                                           ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; state.IDLE_STATE ; state.PUSH_STATE ; state.LOAD_STATE ; state.INIT_STATE ;
+------------------+------------------+------------------+------------------+------------------+
; state.INIT_STATE ; 0                ; 0                ; 0                ; 0                ;
; state.LOAD_STATE ; 0                ; 0                ; 1                ; 1                ;
; state.PUSH_STATE ; 0                ; 1                ; 0                ; 1                ;
; state.IDLE_STATE ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |BattleBoard|keyboard:key_control|S ;
+------------+------------+----------+----------------+
; Name       ; S.startBit ; S.update ; S.getData      ;
+------------+------------+----------+----------------+
; S.startBit ; 0          ; 0        ; 0              ;
; S.getData  ; 1          ; 0        ; 1              ;
; S.update   ; 1          ; 1        ; 0              ;
+------------+------------+----------+----------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal   ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------+------------------------+
; distance:dist|dist[2]                              ; distance:dist|WideOr0 ; yes                    ;
; distance:dist|dist[1]                              ; distance:dist|WideOr0 ; yes                    ;
; distance:dist|dist[0]                              ; distance:dist|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                       ;                        ;
+----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; vl1_x[0..7]                             ; Stuck at GND due to stuck port data_in ;
; vl1_y[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl1_x[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl1_y[0..7]                             ; Stuck at GND due to stuck port data_in ;
; vl2_x[5..7]                             ; Stuck at GND due to stuck port data_in ;
; vl2_x[4]                                ; Stuck at VCC due to stuck port data_in ;
; vl2_x[3]                                ; Stuck at GND due to stuck port data_in ;
; vl2_x[1,2]                              ; Stuck at VCC due to stuck port data_in ;
; vl2_x[0]                                ; Stuck at GND due to stuck port data_in ;
; vl2_y[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl2_x[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl2_y[5..7]                             ; Stuck at GND due to stuck port data_in ;
; hl2_y[4]                                ; Stuck at VCC due to stuck port data_in ;
; hl2_y[3]                                ; Stuck at GND due to stuck port data_in ;
; hl2_y[1,2]                              ; Stuck at VCC due to stuck port data_in ;
; hl2_y[0]                                ; Stuck at GND due to stuck port data_in ;
; vl3_x[6,7]                              ; Stuck at GND due to stuck port data_in ;
; vl3_x[5]                                ; Stuck at VCC due to stuck port data_in ;
; vl3_x[4]                                ; Stuck at GND due to stuck port data_in ;
; vl3_x[1..3]                             ; Stuck at VCC due to stuck port data_in ;
; vl3_x[0]                                ; Stuck at GND due to stuck port data_in ;
; vl3_y[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl3_x[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl3_y[6,7]                              ; Stuck at GND due to stuck port data_in ;
; hl3_y[5]                                ; Stuck at VCC due to stuck port data_in ;
; hl3_y[4]                                ; Stuck at GND due to stuck port data_in ;
; hl3_y[1..3]                             ; Stuck at VCC due to stuck port data_in ;
; hl3_y[0]                                ; Stuck at GND due to stuck port data_in ;
; vl4_x[7]                                ; Stuck at GND due to stuck port data_in ;
; vl4_x[6]                                ; Stuck at VCC due to stuck port data_in ;
; vl4_x[3..5]                             ; Stuck at GND due to stuck port data_in ;
; vl4_x[1,2]                              ; Stuck at VCC due to stuck port data_in ;
; vl4_x[0]                                ; Stuck at GND due to stuck port data_in ;
; vl4_y[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl4_x[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl4_y[7]                                ; Stuck at GND due to stuck port data_in ;
; hl4_y[6]                                ; Stuck at VCC due to stuck port data_in ;
; hl4_y[3..5]                             ; Stuck at GND due to stuck port data_in ;
; hl4_y[1,2]                              ; Stuck at VCC due to stuck port data_in ;
; hl4_y[0]                                ; Stuck at GND due to stuck port data_in ;
; vl5_x[7]                                ; Stuck at GND due to stuck port data_in ;
; string[0]                               ; Stuck at GND due to stuck port data_in ;
; vl5_x[6]                                ; Stuck at VCC due to stuck port data_in ;
; vl5_x[5]                                ; Stuck at GND due to stuck port data_in ;
; vl5_x[1..4]                             ; Stuck at VCC due to stuck port data_in ;
; vl5_x[0]                                ; Stuck at GND due to stuck port data_in ;
; vl5_y[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl5_x[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl5_y[7]                                ; Stuck at GND due to stuck port data_in ;
; hl5_y[6]                                ; Stuck at VCC due to stuck port data_in ;
; hl5_y[5]                                ; Stuck at GND due to stuck port data_in ;
; hl5_y[1..4]                             ; Stuck at VCC due to stuck port data_in ;
; hl5_y[0]                                ; Stuck at GND due to stuck port data_in ;
; vl6_x[7]                                ; Stuck at GND due to stuck port data_in ;
; vl6_x[4..6]                             ; Stuck at VCC due to stuck port data_in ;
; vl6_x[3]                                ; Stuck at GND due to stuck port data_in ;
; vl6_x[1,2]                              ; Stuck at VCC due to stuck port data_in ;
; vl6_x[0]                                ; Stuck at GND due to stuck port data_in ;
; vl6_y[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl6_x[0..7]                             ; Stuck at GND due to stuck port data_in ;
; hl6_y[7]                                ; Stuck at GND due to stuck port data_in ;
; hl6_y[4..6]                             ; Stuck at VCC due to stuck port data_in ;
; hl6_y[3]                                ; Stuck at GND due to stuck port data_in ;
; hl6_y[1,2]                              ; Stuck at VCC due to stuck port data_in ;
; hl6_y[0]                                ; Stuck at GND due to stuck port data_in ;
; string[1..4]                            ; Stuck at GND due to stuck port data_in ;
; string[5]                               ; Stuck at VCC due to stuck port data_in ;
; string[6..8,10]                         ; Stuck at GND due to stuck port data_in ;
; string[13]                              ; Stuck at VCC due to stuck port data_in ;
; string[15,17,19,20]                     ; Stuck at GND due to stuck port data_in ;
; string[21]                              ; Stuck at VCC due to stuck port data_in ;
; string[23]                              ; Stuck at GND due to stuck port data_in ;
; string[29]                              ; Stuck at VCC due to stuck port data_in ;
; string[31,36]                           ; Stuck at GND due to stuck port data_in ;
; string[37]                              ; Stuck at VCC due to stuck port data_in ;
; string[39,41,44]                        ; Stuck at GND due to stuck port data_in ;
; string[45]                              ; Stuck at VCC due to stuck port data_in ;
; string[47]                              ; Stuck at GND due to stuck port data_in ;
; string[53]                              ; Stuck at VCC due to stuck port data_in ;
; string[55,57,63,71,79,87]               ; Stuck at GND due to stuck port data_in ;
; string[93]                              ; Stuck at VCC due to stuck port data_in ;
; string[95]                              ; Stuck at GND due to stuck port data_in ;
; string[101]                             ; Stuck at VCC due to stuck port data_in ;
; string[103]                             ; Stuck at GND due to stuck port data_in ;
; string[109]                             ; Stuck at VCC due to stuck port data_in ;
; string[111]                             ; Stuck at GND due to stuck port data_in ;
; string[117]                             ; Stuck at VCC due to stuck port data_in ;
; string[119,127,129,131,132]             ; Stuck at GND due to stuck port data_in ;
; string[133]                             ; Stuck at VCC due to stuck port data_in ;
; string[135,138]                         ; Stuck at GND due to stuck port data_in ;
; string[141]                             ; Stuck at VCC due to stuck port data_in ;
; string[143]                             ; Stuck at GND due to stuck port data_in ;
; string[149]                             ; Stuck at VCC due to stuck port data_in ;
; string[151]                             ; Stuck at GND due to stuck port data_in ;
; string[157]                             ; Stuck at VCC due to stuck port data_in ;
; string[159]                             ; Stuck at GND due to stuck port data_in ;
; string[165]                             ; Stuck at VCC due to stuck port data_in ;
; string[167]                             ; Stuck at GND due to stuck port data_in ;
; string[173]                             ; Stuck at VCC due to stuck port data_in ;
; string[175,183,191,199,207,215,223,231] ; Stuck at GND due to stuck port data_in ;
; string[237]                             ; Stuck at VCC due to stuck port data_in ;
; string[239]                             ; Stuck at GND due to stuck port data_in ;
; string[245]                             ; Stuck at VCC due to stuck port data_in ;
; string[247,253]                         ; Stuck at GND due to stuck port data_in ;
; string[254]                             ; Stuck at VCC due to stuck port data_in ;
; string[255]                             ; Stuck at GND due to stuck port data_in ;
; LEDR[0]~reg0                            ; Stuck at GND due to stuck port data_in ;
; LEDR[1]~reg0                            ; Stuck at GND due to stuck port data_in ;
; LEDR[2]~reg0                            ; Stuck at GND due to stuck port data_in ;
; LEDR[3]~reg0                            ; Stuck at GND due to stuck port data_in ;
; LEDR[4]~reg0                            ; Stuck at GND due to stuck port data_in ;
; LEDR[5]~reg0                            ; Stuck at GND due to stuck port data_in ;
; LEDR[6]~reg0                            ; Stuck at GND due to stuck port data_in ;
; LEDR[7]~reg0                            ; Stuck at GND due to stuck port data_in ;
; LEDR[8]~reg0                            ; Stuck at GND due to stuck port data_in ;
; LEDR[9]~reg0                            ; Stuck at GND due to stuck port data_in ;
; LEDR[10]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDR[11]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDR[12]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDR[13]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDR[14]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDR[15]~reg0                           ; Stuck at GND due to stuck port data_in ;
; rand:random2|seed[0]                    ; Stuck at VCC due to stuck port aload   ;
; rand:random2|num[0]                     ; Stuck at VCC due to stuck port aload   ;
; rand:random2|seed[4]                    ; Stuck at GND due to stuck port aload   ;
; rand:random2|seed[1..3]                 ; Lost fanout                            ;
; rand:random1|seed[0]                    ; Stuck at VCC due to stuck port aload   ;
; rand:random1|num[0]                     ; Stuck at VCC due to stuck port aload   ;
; rand:random1|seed[4]                    ; Stuck at GND due to stuck port aload   ;
; rand:random1|seed[1..3]                 ; Lost fanout                            ;
; string[12,16,18,22,26,28,92]            ; Merged with string[9]                  ;
; string[34,35,43,61,123]                 ; Merged with string[11]                 ;
; string[128,130,134,140]                 ; Merged with string[14]                 ;
; string[27,139]                          ; Merged with string[24]                 ;
; string[60]                              ; Merged with string[25]                 ;
; string[32,33,38,40]                     ; Merged with string[30]                 ;
; string[51]                              ; Merged with string[48]                 ;
; string[67]                              ; Merged with string[49]                 ;
; string[69,120]                          ; Merged with string[50]                 ;
; string[94,102]                          ; Merged with string[62]                 ;
; string[108]                             ; Merged with string[66]                 ;
; string[81]                              ; Merged with string[68]                 ;
; string[112,118]                         ; Merged with string[70]                 ;
; string[83]                              ; Merged with string[74]                 ;
; string[91]                              ; Merged with string[77]                 ;
; string[126]                             ; Merged with string[86]                 ;
; string[114]                             ; Merged with string[88]                 ;
; string[107]                             ; Merged with string[89]                 ;
; string[122]                             ; Merged with string[113]                ;
; string[137,142]                         ; Merged with string[136]                ;
; string[229,238,244,246]                 ; Merged with string[148]                ;
; p1_y[7]                                 ; Lost fanout                            ;
; p2_y[7]                                 ; Lost fanout                            ;
; rangeA[4]                               ; Merged with rangeA[3]                  ;
; spreadA[4]                              ; Merged with rangeA[3]                  ;
; attack:p2Attack4|damage[1..5]           ; Stuck at GND due to stuck port data_in ;
; attack:p1Attack4|damage[1..5]           ; Stuck at GND due to stuck port data_in ;
; attack:p2Attack4|damage[0]              ; Stuck at GND due to stuck port data_in ;
; attack:p1Attack4|damage[0]              ; Stuck at GND due to stuck port data_in ;
; rangeA[3]                               ; Stuck at GND due to stuck port data_in ;
; p1_y[1]                                 ; Stuck at VCC due to stuck port data_in ;
; p2_y[1]                                 ; Stuck at VCC due to stuck port data_in ;
; p1_y[2]                                 ; Stuck at GND due to stuck port data_in ;
; p2_y[2]                                 ; Stuck at GND due to stuck port data_in ;
; character:player1|health[8]             ; Stuck at GND due to stuck port data_in ;
; character:player2|health[8]             ; Stuck at GND due to stuck port data_in ;
; state~25                                ; Lost fanout                            ;
; state~26                                ; Lost fanout                            ;
; state~27                                ; Lost fanout                            ;
; state~28                                ; Lost fanout                            ;
; state~29                                ; Lost fanout                            ;
; state~30                                ; Lost fanout                            ;
; state~31                                ; Lost fanout                            ;
; S~2                                     ; Lost fanout                            ;
; S~3                                     ; Lost fanout                            ;
; S~4                                     ; Lost fanout                            ;
; S~5                                     ; Lost fanout                            ;
; S~6                                     ; Lost fanout                            ;
; lcd:lcd_control|state~4                 ; Lost fanout                            ;
; lcd:lcd_control|state~5                 ; Lost fanout                            ;
; lcd:lcd_control|state~6                 ; Lost fanout                            ;
; keyboard:key_control|S~4                ; Lost fanout                            ;
; S.prog                                  ; Stuck at GND due to stuck port data_in ;
; string[85]                              ; Merged with string[68]                 ;
; p2_x[2]                                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 379 ;                                        ;
+-----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+----------------------+---------------------------+----------------------------------------------------------------------------------------+
; Register name        ; Reason for Removal        ; Registers Removed due to This Register                                                 ;
+----------------------+---------------------------+----------------------------------------------------------------------------------------+
; rand:random2|seed[0] ; Stuck at VCC              ; rand:random2|num[0], rand:random2|seed[3], rand:random2|seed[2], rand:random2|seed[1], ;
;                      ; due to stuck port aload   ; attack:p2Attack4|damage[5], attack:p2Attack4|damage[4], attack:p2Attack4|damage[3],    ;
;                      ;                           ; attack:p2Attack4|damage[2], attack:p2Attack4|damage[1], attack:p2Attack4|damage[0]     ;
; rand:random1|seed[0] ; Stuck at VCC              ; rand:random1|num[0], rand:random1|seed[3], rand:random1|seed[2], rand:random1|seed[1], ;
;                      ; due to stuck port aload   ; attack:p1Attack4|damage[5], attack:p1Attack4|damage[4], attack:p1Attack4|damage[3],    ;
;                      ;                           ; attack:p1Attack4|damage[2], attack:p1Attack4|damage[1], attack:p1Attack4|damage[0]     ;
; string[0]            ; Stuck at GND              ; string[8]                                                                              ;
;                      ; due to stuck port data_in ;                                                                                        ;
; string[2]            ; Stuck at GND              ; string[10]                                                                             ;
;                      ; due to stuck port data_in ;                                                                                        ;
; string[5]            ; Stuck at VCC              ; string[13]                                                                             ;
;                      ; due to stuck port data_in ;                                                                                        ;
; string[7]            ; Stuck at GND              ; string[15]                                                                             ;
;                      ; due to stuck port data_in ;                                                                                        ;
+----------------------+---------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 566   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 133   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 195   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; attack:p2Attack2|load[1]                ; 7       ;
; attack:p2Attack1|load[1]                ; 7       ;
; attack:p1Attack2|load[1]                ; 7       ;
; attack:p1Attack1|load[1]                ; 7       ;
; character:player1|health[7]             ; 3       ;
; point:pos1|y[2]                         ; 13      ;
; point:pos2|y[1]                         ; 11      ;
; character:player2|health[7]             ; 4       ;
; point:pos2|x[2]                         ; 11      ;
; point:pos1|x[1]                         ; 13      ;
; attack:p2Attack3|damage[4]              ; 1       ;
; attack:p1Attack3|damage[4]              ; 1       ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |BattleBoard|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BattleBoard|point:pos1|y[1]                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BattleBoard|point:pos2|y[0]                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BattleBoard|point:pos1|x[0]                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |BattleBoard|point:pos2|x[0]                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BattleBoard|p1_y[1]                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BattleBoard|p2_y[1]                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |BattleBoard|p2_x[5]                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |BattleBoard|p1_y[6]                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |BattleBoard|p2_y[6]                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BattleBoard|string[158]                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BattleBoard|string[106]                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BattleBoard|p2_x[0]                                                                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BattleBoard|p1_x[0]                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |BattleBoard|string[205]                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |BattleBoard|string[213]                                                                                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |BattleBoard|p1_x[5]                                                                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |BattleBoard|loadA[0]                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |BattleBoard|string[195]                                                                                       ;
; 12:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |BattleBoard|aim[1]                                                                                            ;
; 7:1                ; 18 bits   ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; Yes        ; |BattleBoard|draw_counter[17]                                                                                  ;
; 40:1               ; 5 bits    ; 130 LEs       ; 10 LEs               ; 120 LEs                ; Yes        ; |BattleBoard|yMove[2]                                                                                          ;
; 40:1               ; 5 bits    ; 130 LEs       ; 10 LEs               ; 120 LEs                ; Yes        ; |BattleBoard|xMove[4]                                                                                          ;
; 30:1               ; 4 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |BattleBoard|num2[5]                                                                                           ;
; 40:1               ; 3 bits    ; 78 LEs        ; 6 LEs                ; 72 LEs                 ; Yes        ; |BattleBoard|num1[6]                                                                                           ;
; 48:1               ; 3 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |BattleBoard|num1[0]                                                                                           ;
; 72:1               ; 2 bits    ; 96 LEs        ; 22 LEs               ; 74 LEs                 ; Yes        ; |BattleBoard|num2[0]                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |BattleBoard|attack:p2Attack1|damage[1]                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |BattleBoard|attack:p2Attack2|damage[3]                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BattleBoard|attack:p2Attack3|damage[0]                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |BattleBoard|attack:p1Attack1|damage[1]                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |BattleBoard|attack:p1Attack2|damage[2]                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |BattleBoard|attack:p1Attack3|damage[1]                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |BattleBoard|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3|result_node[1] ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |BattleBoard|S                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BattleBoard|WideOr128                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |BattleBoard|chChoice2                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BattleBoard|S                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BattleBoard|S                                                                                                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |BattleBoard|hit2                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BattleBoard|chChoice1                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |BattleBoard|Selector318                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |BattleBoard ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; prog           ; 00000 ; Unsigned Binary                                    ;
; start          ; 00001 ; Unsigned Binary                                    ;
; p1PInst        ; 00010 ; Unsigned Binary                                    ;
; p1Pick         ; 00011 ; Unsigned Binary                                    ;
; p2PInst        ; 00100 ; Unsigned Binary                                    ;
; p2Pick         ; 00101 ; Unsigned Binary                                    ;
; p1MInst        ; 00110 ; Unsigned Binary                                    ;
; p1Move         ; 00111 ; Unsigned Binary                                    ;
; p1AInst        ; 01000 ; Unsigned Binary                                    ;
; p1Attack       ; 01001 ; Unsigned Binary                                    ;
; p1AimI         ; 01010 ; Unsigned Binary                                    ;
; p1RInst        ; 01011 ; Unsigned Binary                                    ;
; p1Aim          ; 01100 ; Unsigned Binary                                    ;
; p1Reload       ; 01101 ; Unsigned Binary                                    ;
; p1UpdateA      ; 01110 ; Unsigned Binary                                    ;
; p1DamageD      ; 01111 ; Unsigned Binary                                    ;
; p2MInst        ; 10000 ; Unsigned Binary                                    ;
; p2Move         ; 10001 ; Unsigned Binary                                    ;
; p2AInst        ; 10010 ; Unsigned Binary                                    ;
; p2Attack       ; 10011 ; Unsigned Binary                                    ;
; p2AimI         ; 10100 ; Unsigned Binary                                    ;
; p2RInst        ; 10101 ; Unsigned Binary                                    ;
; p2Aim          ; 10110 ; Unsigned Binary                                    ;
; p2Reload       ; 10111 ; Unsigned Binary                                    ;
; p2UpdateA      ; 11000 ; Unsigned Binary                                    ;
; p2DamageD      ; 11001 ; Unsigned Binary                                    ;
; endGame        ; 11010 ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:key_control ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; startBit       ; 000   ; Unsigned Binary                          ;
; getData        ; 001   ; Unsigned Binary                          ;
; update         ; 010   ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd:lcd_control ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; INIT_STATE     ; 0     ; Signed Integer                      ;
; LOAD_STATE     ; 1     ; Signed Integer                      ;
; PUSH_STATE     ; 2     ; Signed Integer                      ;
; IDLE_STATE     ; 3     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_60g1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p2Attack1|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_2at     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p2Attack1|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_khm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p2Attack3|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 11           ; Untyped             ;
; LPM_WIDTHR                                     ; 11           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_0at     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p2Attack3|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_khm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p2Attack2|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_2at     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p2Attack2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_khm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p1Attack1|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_2at     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p1Attack1|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_khm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p1Attack3|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 11           ; Untyped             ;
; LPM_WIDTHR                                     ; 11           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_0at     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p1Attack3|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_khm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p1Attack2|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_2at     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: attack:p1Attack2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_khm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 6                               ;
; Entity Instance                       ; attack:p2Attack1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                               ;
;     -- LPM_WIDTHB                     ; 6                               ;
;     -- LPM_WIDTHP                     ; 12                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; attack:p2Attack3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                               ;
;     -- LPM_WIDTHB                     ; 5                               ;
;     -- LPM_WIDTHP                     ; 11                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; attack:p2Attack2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                               ;
;     -- LPM_WIDTHB                     ; 6                               ;
;     -- LPM_WIDTHP                     ; 12                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; attack:p1Attack1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                               ;
;     -- LPM_WIDTHB                     ; 6                               ;
;     -- LPM_WIDTHP                     ; 12                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; attack:p1Attack3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                               ;
;     -- LPM_WIDTHB                     ; 5                               ;
;     -- LPM_WIDTHP                     ; 11                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; attack:p1Attack2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                               ;
;     -- LPM_WIDTHB                     ; 6                               ;
;     -- LPM_WIDTHP                     ; 12                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                  ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; resetn ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; y      ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; plot   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seven_segment:comb_5058"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seven_segment:comb_5057"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seven_segment:comb_5056"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seven_segment:comb_5055"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seven_segment:comb_5054"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seven_segment:comb_5053"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd:lcd_control"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; check ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rand:random2"                                                                                                                                  ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                       ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; dodge ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "dodge[4..3]" will be connected to GND. ;
; num   ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "num[4..1]" have no fanouts                        ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "attack:p2Attack4"                                                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; j     ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
; dodge ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "dodge[4..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "attack:p2Attack3"                                                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; j[1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
; j[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; dodge ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "dodge[4..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "attack:p2Attack2"                                                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; j[1]  ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; j[0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
; dodge ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "dodge[4..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "attack:p2Attack1"                                                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; j     ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; dodge ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "dodge[4..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "character:player2"                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; i       ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "i[2..2]" will be connected to GND. ;
; special ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "point:pos2"                                                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; xMove ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (3 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; yMove ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (3 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rand:random1"                                                                                                                                  ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                       ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; dodge ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "dodge[4..3]" will be connected to GND. ;
; num   ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "num[4..1]" have no fanouts                        ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "attack:p1Attack4"                                                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; j     ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
; dodge ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "dodge[4..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "attack:p1Attack3"                                                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; j[1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
; j[0]  ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; dodge ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "dodge[4..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "attack:p1Attack2"                                                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; j[1]  ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; j[0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
; dodge ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "dodge[4..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "attack:p1Attack1"                                                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; j     ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; dodge ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "dodge[4..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "character:player1"                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; i       ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "i[2..2]" will be connected to GND. ;
; special ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "point:pos1"                                                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i     ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; xMove ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (3 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; yMove ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (3 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 155                         ;
; cycloneiii_ff         ; 566                         ;
;     CLR               ; 37                          ;
;     ENA               ; 62                          ;
;     ENA CLR           ; 96                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SCLR SLD      ; 2                           ;
;     ENA SLD           ; 3                           ;
;     SCLR              ; 26                          ;
;     SLD               ; 1                           ;
;     plain             ; 307                         ;
; cycloneiii_lcell_comb ; 2839                        ;
;     arith             ; 490                         ;
;         2 data inputs ; 183                         ;
;         3 data inputs ; 307                         ;
;     normal            ; 2349                        ;
;         0 data inputs ; 74                          ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 374                         ;
;         3 data inputs ; 352                         ;
;         4 data inputs ; 1522                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 18.20                       ;
; Average LUT depth     ; 6.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Dec 09 15:20:13 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BattleBoard -c BattleBoard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: M:/ActualProject/287Project/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: M:/ActualProject/287Project/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: M:/ActualProject/287Project/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: M:/ActualProject/287Project/vga_adapter/vga_adapter.v Line: 78
Warning (10463): Verilog HDL Declaration warning at BattleBoard.v(97): "dist" is SystemVerilog-2005 keyword File: M:/ActualProject/287Project/BattleBoard.v Line: 97
Warning (10463): Verilog HDL Declaration warning at BattleBoard.v(203): "string" is SystemVerilog-2005 keyword File: M:/ActualProject/287Project/BattleBoard.v Line: 203
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1595): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1595
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1606): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1606
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1617): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1617
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1628): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1628
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1639): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1639
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1650): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1650
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1661): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1661
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1672): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1672
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1683): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1683
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1694): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1694
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1705): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1705
Warning (10229): Verilog HDL Expression warning at BattleBoard.v(1716): truncated literal to match 18 bits File: M:/ActualProject/287Project/BattleBoard.v Line: 1716
Info (12021): Found 2 design units, including 2 entities, in source file battleboard.v
    Info (12023): Found entity 1: BattleBoard File: M:/ActualProject/287Project/BattleBoard.v Line: 1
    Info (12023): Found entity 2: clock File: M:/ActualProject/287Project/BattleBoard.v Line: 1855
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment.v
    Info (12023): Found entity 1: seven_segment File: M:/ActualProject/287Project/seven_segment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file character.v
    Info (12023): Found entity 1: character File: M:/ActualProject/287Project/character.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file attack.v
    Info (12023): Found entity 1: attack File: M:/ActualProject/287Project/attack.v Line: 1
Warning (12019): Can't analyze file -- file output_files/special.v is missing
Warning (12019): Can't analyze file -- file output_files/rand.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file point.v
    Info (12023): Found entity 1: point File: M:/ActualProject/287Project/point.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: lcd File: M:/ActualProject/287Project/lcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: keyboard File: M:/ActualProject/287Project/keyboard.v Line: 1
Warning (12019): Can't analyze file -- file output_files/twoComp.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file twocomp.v
    Info (12023): Found entity 1: twoComp File: M:/ActualProject/287Project/twoComp.v Line: 1
Warning (10463): Verilog HDL Declaration warning at distance.v(4): "dist" is SystemVerilog-2005 keyword File: M:/ActualProject/287Project/output_files/distance.v Line: 4
Warning (10229): Verilog HDL Expression warning at distance.v(37): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 37
Warning (10229): Verilog HDL Expression warning at distance.v(40): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 40
Warning (10229): Verilog HDL Expression warning at distance.v(42): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 42
Warning (10229): Verilog HDL Expression warning at distance.v(44): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 44
Warning (10229): Verilog HDL Expression warning at distance.v(46): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 46
Warning (10229): Verilog HDL Expression warning at distance.v(48): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 48
Warning (10229): Verilog HDL Expression warning at distance.v(51): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 51
Warning (10229): Verilog HDL Expression warning at distance.v(53): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 53
Warning (10229): Verilog HDL Expression warning at distance.v(55): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 55
Warning (10229): Verilog HDL Expression warning at distance.v(57): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 57
Warning (10229): Verilog HDL Expression warning at distance.v(59): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 59
Warning (10229): Verilog HDL Expression warning at distance.v(62): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 62
Warning (10229): Verilog HDL Expression warning at distance.v(64): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 64
Warning (10229): Verilog HDL Expression warning at distance.v(66): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 66
Warning (10229): Verilog HDL Expression warning at distance.v(68): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 68
Warning (10229): Verilog HDL Expression warning at distance.v(70): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 70
Warning (10229): Verilog HDL Expression warning at distance.v(73): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 73
Warning (10229): Verilog HDL Expression warning at distance.v(75): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 75
Warning (10229): Verilog HDL Expression warning at distance.v(77): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 77
Warning (10229): Verilog HDL Expression warning at distance.v(79): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 79
Warning (10229): Verilog HDL Expression warning at distance.v(81): truncated literal to match 6 bits File: M:/ActualProject/287Project/output_files/distance.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file output_files/distance.v
    Info (12023): Found entity 1: distance File: M:/ActualProject/287Project/output_files/distance.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at BattleBoard.v(206): created implicit net for "check" File: M:/ActualProject/287Project/BattleBoard.v Line: 206
Critical Warning (10846): Verilog HDL Instantiation warning at BattleBoard.v(1459): instance has no name File: M:/ActualProject/287Project/BattleBoard.v Line: 1459
Critical Warning (10846): Verilog HDL Instantiation warning at BattleBoard.v(1460): instance has no name File: M:/ActualProject/287Project/BattleBoard.v Line: 1460
Critical Warning (10846): Verilog HDL Instantiation warning at BattleBoard.v(1461): instance has no name File: M:/ActualProject/287Project/BattleBoard.v Line: 1461
Critical Warning (10846): Verilog HDL Instantiation warning at BattleBoard.v(1464): instance has no name File: M:/ActualProject/287Project/BattleBoard.v Line: 1464
Critical Warning (10846): Verilog HDL Instantiation warning at BattleBoard.v(1465): instance has no name File: M:/ActualProject/287Project/BattleBoard.v Line: 1465
Critical Warning (10846): Verilog HDL Instantiation warning at BattleBoard.v(1466): instance has no name File: M:/ActualProject/287Project/BattleBoard.v Line: 1466
Critical Warning (10846): Verilog HDL Instantiation warning at BattleBoard.v(1531): instance has no name File: M:/ActualProject/287Project/BattleBoard.v Line: 1531
Info (12127): Elaborating entity "BattleBoard" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at BattleBoard.v(1492): object "grid_initing" assigned a value but never read File: M:/ActualProject/287Project/BattleBoard.v Line: 1492
Warning (10036): Verilog HDL or VHDL warning at BattleBoard.v(1492): object "p1_initing" assigned a value but never read File: M:/ActualProject/287Project/BattleBoard.v Line: 1492
Warning (10036): Verilog HDL or VHDL warning at BattleBoard.v(1492): object "p2_initing" assigned a value but never read File: M:/ActualProject/287Project/BattleBoard.v Line: 1492
Warning (10036): Verilog HDL or VHDL warning at BattleBoard.v(1495): object "p2_colour" assigned a value but never read File: M:/ActualProject/287Project/BattleBoard.v Line: 1495
Warning (10036): Verilog HDL or VHDL warning at BattleBoard.v(1530): object "i" assigned a value but never read File: M:/ActualProject/287Project/BattleBoard.v Line: 1530
Warning (10272): Verilog HDL Case Statement warning at BattleBoard.v(399): case item expression covers a value already covered by a previous case item File: M:/ActualProject/287Project/BattleBoard.v Line: 399
Warning (10272): Verilog HDL Case Statement warning at BattleBoard.v(611): case item expression covers a value already covered by a previous case item File: M:/ActualProject/287Project/BattleBoard.v Line: 611
Info (10264): Verilog HDL Case Statement information at BattleBoard.v(213): all case item expressions in this case statement are onehot File: M:/ActualProject/287Project/BattleBoard.v Line: 213
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1176): truncated value with size 32 to match size of target (9) File: M:/ActualProject/287Project/BattleBoard.v Line: 1176
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1180): truncated value with size 32 to match size of target (9) File: M:/ActualProject/287Project/BattleBoard.v Line: 1180
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1231): truncated value with size 32 to match size of target (9) File: M:/ActualProject/287Project/BattleBoard.v Line: 1231
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1234): truncated value with size 32 to match size of target (9) File: M:/ActualProject/287Project/BattleBoard.v Line: 1234
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1300): truncated value with size 32 to match size of target (9) File: M:/ActualProject/287Project/BattleBoard.v Line: 1300
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1304): truncated value with size 32 to match size of target (9) File: M:/ActualProject/287Project/BattleBoard.v Line: 1304
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1354): truncated value with size 32 to match size of target (9) File: M:/ActualProject/287Project/BattleBoard.v Line: 1354
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1357): truncated value with size 32 to match size of target (9) File: M:/ActualProject/287Project/BattleBoard.v Line: 1357
Info (10264): Verilog HDL Case Statement information at BattleBoard.v(1120): all case item expressions in this case statement are onehot File: M:/ActualProject/287Project/BattleBoard.v Line: 1120
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1428): truncated value with size 32 to match size of target (5) File: M:/ActualProject/287Project/BattleBoard.v Line: 1428
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1429): truncated value with size 32 to match size of target (5) File: M:/ActualProject/287Project/BattleBoard.v Line: 1429
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1430): truncated value with size 32 to match size of target (5) File: M:/ActualProject/287Project/BattleBoard.v Line: 1430
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1433): truncated value with size 32 to match size of target (5) File: M:/ActualProject/287Project/BattleBoard.v Line: 1433
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1434): truncated value with size 32 to match size of target (5) File: M:/ActualProject/287Project/BattleBoard.v Line: 1434
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1435): truncated value with size 32 to match size of target (5) File: M:/ActualProject/287Project/BattleBoard.v Line: 1435
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1558): truncated value with size 9 to match size of target (8) File: M:/ActualProject/287Project/BattleBoard.v Line: 1558
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1774): truncated value with size 32 to match size of target (8) File: M:/ActualProject/287Project/BattleBoard.v Line: 1774
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1781): truncated value with size 32 to match size of target (8) File: M:/ActualProject/287Project/BattleBoard.v Line: 1781
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1814): truncated value with size 32 to match size of target (8) File: M:/ActualProject/287Project/BattleBoard.v Line: 1814
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1821): truncated value with size 32 to match size of target (8) File: M:/ActualProject/287Project/BattleBoard.v Line: 1821
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1829): truncated value with size 32 to match size of target (8) File: M:/ActualProject/287Project/BattleBoard.v Line: 1829
Warning (10230): Verilog HDL assignment warning at BattleBoard.v(1835): truncated value with size 32 to match size of target (8) File: M:/ActualProject/287Project/BattleBoard.v Line: 1835
Warning (10034): Output port "LEDG" at BattleBoard.v(8) has no driver File: M:/ActualProject/287Project/BattleBoard.v Line: 8
Info (12128): Elaborating entity "twoComp" for hierarchy "twoComp:yMoveA" File: M:/ActualProject/287Project/BattleBoard.v Line: 94
Info (12128): Elaborating entity "distance" for hierarchy "distance:dist" File: M:/ActualProject/287Project/BattleBoard.v Line: 97
Warning (10270): Verilog HDL Case Statement warning at distance.v(27): incomplete case statement has no default case item File: M:/ActualProject/287Project/output_files/distance.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at distance.v(27): inferring latch(es) for variable "dist", which holds its previous value in one or more paths through the always construct File: M:/ActualProject/287Project/output_files/distance.v Line: 27
Info (10041): Inferred latch for "dist[0]" at distance.v(27) File: M:/ActualProject/287Project/output_files/distance.v Line: 27
Info (10041): Inferred latch for "dist[1]" at distance.v(27) File: M:/ActualProject/287Project/output_files/distance.v Line: 27
Info (10041): Inferred latch for "dist[2]" at distance.v(27) File: M:/ActualProject/287Project/output_files/distance.v Line: 27
Info (12128): Elaborating entity "point" for hierarchy "point:pos1" File: M:/ActualProject/287Project/BattleBoard.v Line: 112
Info (12128): Elaborating entity "character" for hierarchy "character:player1" File: M:/ActualProject/287Project/BattleBoard.v Line: 123
Warning (10230): Verilog HDL assignment warning at character.v(38): truncated value with size 4 to match size of target (3) File: M:/ActualProject/287Project/character.v Line: 38
Warning (10230): Verilog HDL assignment warning at character.v(39): truncated value with size 5 to match size of target (3) File: M:/ActualProject/287Project/character.v Line: 39
Warning (10230): Verilog HDL assignment warning at character.v(46): truncated value with size 4 to match size of target (3) File: M:/ActualProject/287Project/character.v Line: 46
Warning (10230): Verilog HDL assignment warning at character.v(47): truncated value with size 5 to match size of target (3) File: M:/ActualProject/287Project/character.v Line: 47
Warning (10230): Verilog HDL assignment warning at character.v(53): truncated value with size 4 to match size of target (3) File: M:/ActualProject/287Project/character.v Line: 53
Warning (10230): Verilog HDL assignment warning at character.v(54): truncated value with size 5 to match size of target (3) File: M:/ActualProject/287Project/character.v Line: 54
Warning (10230): Verilog HDL assignment warning at character.v(60): truncated value with size 4 to match size of target (3) File: M:/ActualProject/287Project/character.v Line: 60
Warning (10230): Verilog HDL assignment warning at character.v(61): truncated value with size 5 to match size of target (3) File: M:/ActualProject/287Project/character.v Line: 61
Warning (10240): Verilog HDL Always Construct warning at character.v(70): inferring latch(es) for variable "special", which holds its previous value in one or more paths through the always construct File: M:/ActualProject/287Project/character.v Line: 70
Info (10041): Inferred latch for "special[0]" at character.v(70) File: M:/ActualProject/287Project/character.v Line: 70
Info (10041): Inferred latch for "special[1]" at character.v(70) File: M:/ActualProject/287Project/character.v Line: 70
Info (10041): Inferred latch for "special[2]" at character.v(70) File: M:/ActualProject/287Project/character.v Line: 70
Info (10041): Inferred latch for "special[3]" at character.v(70) File: M:/ActualProject/287Project/character.v Line: 70
Info (10041): Inferred latch for "special[4]" at character.v(70) File: M:/ActualProject/287Project/character.v Line: 70
Info (12128): Elaborating entity "attack" for hierarchy "attack:p1Attack1" File: M:/ActualProject/287Project/BattleBoard.v Line: 134
Warning (10463): Verilog HDL Declaration warning at rand.v(1): "rand" is SystemVerilog-2005 keyword File: M:/ActualProject/287Project/rand.v Line: 1
Warning (12125): Using design file rand.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rand File: M:/ActualProject/287Project/rand.v Line: 1
Info (12128): Elaborating entity "rand" for hierarchy "rand:random1" File: M:/ActualProject/287Project/BattleBoard.v Line: 141
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:key_control" File: M:/ActualProject/287Project/BattleBoard.v Line: 199
Warning (10036): Verilog HDL or VHDL warning at keyboard.v(9): object "prevKey" assigned a value but never read File: M:/ActualProject/287Project/keyboard.v Line: 9
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:lcd_control" File: M:/ActualProject/287Project/BattleBoard.v Line: 206
Warning (10230): Verilog HDL assignment warning at lcd.v(61): truncated value with size 32 to match size of target (6) File: M:/ActualProject/287Project/lcd.v Line: 61
Warning (10034): Output port "check" at lcd.v(10) has no driver File: M:/ActualProject/287Project/lcd.v Line: 10
Info (12128): Elaborating entity "seven_segment" for hierarchy "seven_segment:comb_5053" File: M:/ActualProject/287Project/BattleBoard.v Line: 1459
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: M:/ActualProject/287Project/BattleBoard.v Line: 1486
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: M:/ActualProject/287Project/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: M:/ActualProject/287Project/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: M:/ActualProject/287Project/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: M:/ActualProject/287Project/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf
    Info (12023): Found entity 1: altsyncram_60g1 File: M:/ActualProject/287Project/db/altsyncram_60g1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_60g1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: M:/ActualProject/287Project/db/decode_lsa.tdf Line: 23
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2" File: M:/ActualProject/287Project/db/altsyncram_60g1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: M:/ActualProject/287Project/db/decode_e8a.tdf Line: 23
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b" File: M:/ActualProject/287Project/db/altsyncram_60g1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: M:/ActualProject/287Project/db/mux_0nb.tdf Line: 23
Info (12128): Elaborating entity "mux_0nb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3" File: M:/ActualProject/287Project/db/altsyncram_60g1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: M:/ActualProject/287Project/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: M:/ActualProject/287Project/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: M:/ActualProject/287Project/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: M:/ActualProject/287Project/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: M:/ActualProject/287Project/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "clock" for hierarchy "clock:comb_5059" File: M:/ActualProject/287Project/BattleBoard.v Line: 1531
Info (278001): Inferred 20 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: M:/ActualProject/287Project/BattleBoard.v Line: 1430
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: M:/ActualProject/287Project/BattleBoard.v Line: 1429
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: M:/ActualProject/287Project/BattleBoard.v Line: 1429
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: M:/ActualProject/287Project/BattleBoard.v Line: 1428
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: M:/ActualProject/287Project/BattleBoard.v Line: 1435
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: M:/ActualProject/287Project/BattleBoard.v Line: 1434
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: M:/ActualProject/287Project/BattleBoard.v Line: 1434
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: M:/ActualProject/287Project/BattleBoard.v Line: 1433
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "attack:p2Attack1|Mult0" File: M:/ActualProject/287Project/attack.v Line: 144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "attack:p2Attack1|Div0" File: M:/ActualProject/287Project/attack.v Line: 144
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "attack:p2Attack3|Mult0" File: M:/ActualProject/287Project/attack.v Line: 144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "attack:p2Attack3|Div0" File: M:/ActualProject/287Project/attack.v Line: 144
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "attack:p2Attack2|Mult0" File: M:/ActualProject/287Project/attack.v Line: 144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "attack:p2Attack2|Div0" File: M:/ActualProject/287Project/attack.v Line: 144
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "attack:p1Attack1|Mult0" File: M:/ActualProject/287Project/attack.v Line: 144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "attack:p1Attack1|Div0" File: M:/ActualProject/287Project/attack.v Line: 144
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "attack:p1Attack3|Mult0" File: M:/ActualProject/287Project/attack.v Line: 144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "attack:p1Attack3|Div0" File: M:/ActualProject/287Project/attack.v Line: 144
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "attack:p1Attack2|Mult0" File: M:/ActualProject/287Project/attack.v Line: 144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "attack:p1Attack2|Div0" File: M:/ActualProject/287Project/attack.v Line: 144
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: M:/ActualProject/287Project/BattleBoard.v Line: 1430
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: M:/ActualProject/287Project/BattleBoard.v Line: 1430
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm File: M:/ActualProject/287Project/db/lpm_divide_nhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: M:/ActualProject/287Project/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: M:/ActualProject/287Project/db/alt_u_div_i4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: M:/ActualProject/287Project/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: M:/ActualProject/287Project/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: M:/ActualProject/287Project/BattleBoard.v Line: 1429
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: M:/ActualProject/287Project/BattleBoard.v Line: 1429
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info (12023): Found entity 1: lpm_divide_q9m File: M:/ActualProject/287Project/db/lpm_divide_q9m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: M:/ActualProject/287Project/BattleBoard.v Line: 1429
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: M:/ActualProject/287Project/BattleBoard.v Line: 1429
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: M:/ActualProject/287Project/db/lpm_divide_ihm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: M:/ActualProject/287Project/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: M:/ActualProject/287Project/db/alt_u_div_84f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: M:/ActualProject/287Project/BattleBoard.v Line: 1428
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: M:/ActualProject/287Project/BattleBoard.v Line: 1428
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf
    Info (12023): Found entity 1: lpm_divide_n9m File: M:/ActualProject/287Project/db/lpm_divide_n9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: M:/ActualProject/287Project/db/sign_div_unsign_ckh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: M:/ActualProject/287Project/db/alt_u_div_c4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "attack:p2Attack1|lpm_mult:Mult0" File: M:/ActualProject/287Project/attack.v Line: 144
Info (12133): Instantiated megafunction "attack:p2Attack1|lpm_mult:Mult0" with the following parameter: File: M:/ActualProject/287Project/attack.v Line: 144
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2at.tdf
    Info (12023): Found entity 1: mult_2at File: M:/ActualProject/287Project/db/mult_2at.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "attack:p2Attack1|lpm_divide:Div0" File: M:/ActualProject/287Project/attack.v Line: 144
Info (12133): Instantiated megafunction "attack:p2Attack1|lpm_divide:Div0" with the following parameter: File: M:/ActualProject/287Project/attack.v Line: 144
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_khm.tdf
    Info (12023): Found entity 1: lpm_divide_khm File: M:/ActualProject/287Project/db/lpm_divide_khm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: M:/ActualProject/287Project/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_94f.tdf
    Info (12023): Found entity 1: alt_u_div_94f File: M:/ActualProject/287Project/db/alt_u_div_94f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "attack:p2Attack3|lpm_mult:Mult0" File: M:/ActualProject/287Project/attack.v Line: 144
Info (12133): Instantiated megafunction "attack:p2Attack3|lpm_mult:Mult0" with the following parameter: File: M:/ActualProject/287Project/attack.v Line: 144
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0at.tdf
    Info (12023): Found entity 1: mult_0at File: M:/ActualProject/287Project/db/mult_0at.tdf Line: 29
Warning (12241): 21 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch distance:dist|dist[2] has unsafe behavior File: M:/ActualProject/287Project/output_files/distance.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal point:pos1|x[0] File: M:/ActualProject/287Project/point.v Line: 43
Warning (13012): Latch distance:dist|dist[1] has unsafe behavior File: M:/ActualProject/287Project/output_files/distance.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal point:pos1|x[0] File: M:/ActualProject/287Project/point.v Line: 43
Warning (13012): Latch distance:dist|dist[0] has unsafe behavior File: M:/ActualProject/287Project/output_files/distance.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal point:pos1|x[0] File: M:/ActualProject/287Project/point.v Line: 43
Info (13000): Registers with preset signals will power-up high File: M:/ActualProject/287Project/attack.v Line: 137
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "attack:p2Attack3|load[1]" is converted into an equivalent circuit using register "attack:p2Attack3|load[1]~_emulated" and latch "attack:p2Attack3|load[1]~1" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack3|load[0]" is converted into an equivalent circuit using register "attack:p2Attack3|load[0]~_emulated" and latch "attack:p2Attack3|load[0]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack1|load[0]" is converted into an equivalent circuit using register "attack:p2Attack1|load[0]~_emulated" and latch "attack:p2Attack1|load[0]~1" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack3|load[1]" is converted into an equivalent circuit using register "attack:p1Attack3|load[1]~_emulated" and latch "attack:p1Attack3|load[1]~1" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack3|load[0]" is converted into an equivalent circuit using register "attack:p1Attack3|load[0]~_emulated" and latch "attack:p1Attack3|load[0]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack1|load[0]" is converted into an equivalent circuit using register "attack:p1Attack1|load[0]~_emulated" and latch "attack:p1Attack1|load[0]~1" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "character:player1|health[6]" is converted into an equivalent circuit using register "character:player1|health[6]~_emulated" and latch "character:player1|health[6]~1" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player1|health[5]" is converted into an equivalent circuit using register "character:player1|health[5]~_emulated" and latch "character:player1|health[5]~5" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player1|health[4]" is converted into an equivalent circuit using register "character:player1|health[4]~_emulated" and latch "character:player1|health[4]~9" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player1|health[3]" is converted into an equivalent circuit using register "character:player1|health[3]~_emulated" and latch "character:player1|health[3]~13" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player1|health[2]" is converted into an equivalent circuit using register "character:player1|health[2]~_emulated" and latch "character:player1|health[2]~17" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player1|health[1]" is converted into an equivalent circuit using register "character:player1|health[1]~_emulated" and latch "character:player1|health[2]~17" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player1|health[0]" is converted into an equivalent circuit using register "character:player1|health[0]~_emulated" and latch "character:player1|health[5]~5" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player2|health[0]" is converted into an equivalent circuit using register "character:player2|health[0]~_emulated" and latch "character:player2|health[0]~1" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player2|health[1]" is converted into an equivalent circuit using register "character:player2|health[1]~_emulated" and latch "character:player2|health[1]~5" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player2|health[2]" is converted into an equivalent circuit using register "character:player2|health[2]~_emulated" and latch "character:player2|health[1]~5" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player2|health[3]" is converted into an equivalent circuit using register "character:player2|health[3]~_emulated" and latch "character:player2|health[3]~11" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player2|health[6]" is converted into an equivalent circuit using register "character:player2|health[6]~_emulated" and latch "character:player2|health[6]~15" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player2|health[5]" is converted into an equivalent circuit using register "character:player2|health[5]~_emulated" and latch "character:player2|health[0]~1" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "character:player2|health[4]" is converted into an equivalent circuit using register "character:player2|health[4]~_emulated" and latch "character:player2|health[4]~21" File: M:/ActualProject/287Project/character.v Line: 75
    Warning (13310): Register "attack:p2Attack1|damage[0]" is converted into an equivalent circuit using register "attack:p2Attack1|damage[0]~_emulated" and latch "attack:p2Attack1|damage[0]~1" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack3|damage[0]" is converted into an equivalent circuit using register "attack:p2Attack3|damage[0]~_emulated" and latch "attack:p2Attack3|damage[0]~1" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack2|damage[0]" is converted into an equivalent circuit using register "attack:p2Attack2|damage[0]~_emulated" and latch "attack:p2Attack2|damage[0]~1" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack1|damage[0]" is converted into an equivalent circuit using register "attack:p1Attack1|damage[0]~_emulated" and latch "attack:p1Attack1|damage[0]~1" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack3|damage[0]" is converted into an equivalent circuit using register "attack:p1Attack3|damage[0]~_emulated" and latch "attack:p1Attack3|damage[0]~1" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack2|damage[0]" is converted into an equivalent circuit using register "attack:p1Attack2|damage[0]~_emulated" and latch "attack:p1Attack2|damage[0]~1" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack1|damage[1]" is converted into an equivalent circuit using register "attack:p2Attack1|damage[1]~_emulated" and latch "attack:p2Attack1|damage[1]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack3|damage[1]" is converted into an equivalent circuit using register "attack:p2Attack3|damage[1]~_emulated" and latch "attack:p2Attack3|damage[1]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack2|damage[1]" is converted into an equivalent circuit using register "attack:p2Attack2|damage[1]~_emulated" and latch "attack:p2Attack2|damage[1]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack1|damage[1]" is converted into an equivalent circuit using register "attack:p1Attack1|damage[1]~_emulated" and latch "attack:p1Attack1|damage[1]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack3|damage[1]" is converted into an equivalent circuit using register "attack:p1Attack3|damage[1]~_emulated" and latch "attack:p1Attack3|damage[1]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack2|damage[1]" is converted into an equivalent circuit using register "attack:p1Attack2|damage[1]~_emulated" and latch "attack:p1Attack2|damage[1]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack1|damage[2]" is converted into an equivalent circuit using register "attack:p2Attack1|damage[2]~_emulated" and latch "attack:p2Attack1|damage[2]~9" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack3|damage[2]" is converted into an equivalent circuit using register "attack:p2Attack3|damage[2]~_emulated" and latch "attack:p2Attack3|load[0]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack2|damage[2]" is converted into an equivalent circuit using register "attack:p2Attack2|damage[2]~_emulated" and latch "attack:p2Attack2|damage[2]~9" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack1|damage[2]" is converted into an equivalent circuit using register "attack:p1Attack1|damage[2]~_emulated" and latch "attack:p1Attack1|damage[2]~9" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack3|damage[2]" is converted into an equivalent circuit using register "attack:p1Attack3|damage[2]~_emulated" and latch "attack:p1Attack3|load[0]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack2|damage[2]" is converted into an equivalent circuit using register "attack:p1Attack2|damage[2]~_emulated" and latch "attack:p1Attack2|damage[2]~9" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack1|damage[3]" is converted into an equivalent circuit using register "attack:p2Attack1|damage[3]~_emulated" and latch "attack:p2Attack1|damage[3]~13" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack3|damage[3]" is converted into an equivalent circuit using register "attack:p2Attack3|damage[3]~_emulated" and latch "attack:p2Attack3|damage[3]~11" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack2|damage[3]" is converted into an equivalent circuit using register "attack:p2Attack2|damage[3]~_emulated" and latch "attack:p2Attack2|damage[2]~9" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack1|damage[3]" is converted into an equivalent circuit using register "attack:p1Attack1|damage[3]~_emulated" and latch "attack:p1Attack1|damage[3]~13" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack3|damage[3]" is converted into an equivalent circuit using register "attack:p1Attack3|damage[3]~_emulated" and latch "attack:p1Attack3|damage[3]~11" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack2|damage[3]" is converted into an equivalent circuit using register "attack:p1Attack2|damage[3]~_emulated" and latch "attack:p1Attack2|damage[2]~9" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack1|damage[5]" is converted into an equivalent circuit using register "attack:p2Attack1|damage[5]~_emulated" and latch "attack:p2Attack1|damage[1]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack2|damage[5]" is converted into an equivalent circuit using register "attack:p2Attack2|damage[5]~_emulated" and latch "attack:p2Attack2|damage[1]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack1|damage[4]" is converted into an equivalent circuit using register "attack:p2Attack1|damage[4]~_emulated" and latch "attack:p2Attack1|damage[4]~19" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p2Attack2|damage[4]" is converted into an equivalent circuit using register "attack:p2Attack2|damage[4]~_emulated" and latch "attack:p2Attack2|damage[4]~17" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack1|damage[5]" is converted into an equivalent circuit using register "attack:p1Attack1|damage[5]~_emulated" and latch "attack:p1Attack1|damage[1]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack2|damage[5]" is converted into an equivalent circuit using register "attack:p1Attack2|damage[5]~_emulated" and latch "attack:p1Attack2|damage[1]~5" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack1|damage[4]" is converted into an equivalent circuit using register "attack:p1Attack1|damage[4]~_emulated" and latch "attack:p1Attack1|damage[4]~19" File: M:/ActualProject/287Project/attack.v Line: 137
    Warning (13310): Register "attack:p1Attack2|damage[4]" is converted into an equivalent circuit using register "attack:p1Attack2|damage[4]~_emulated" and latch "attack:p1Attack2|damage[4]~17" File: M:/ActualProject/287Project/attack.v Line: 137
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 211
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 8
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 8
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 8
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 8
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 8
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 8
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 8
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 8
    Warning (13410): Pin "LCD_RW" is stuck at GND File: M:/ActualProject/287Project/BattleBoard.v Line: 10
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 10
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 10
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 13
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 13
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 13
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 13
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 13
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 13
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 16
    Warning (13410): Pin "HEX7[1]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 16
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 16
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 16
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 16
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 16
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: M:/ActualProject/287Project/BattleBoard.v Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Add56~0" File: M:/ActualProject/287Project/BattleBoard.v Line: 1798
    Info (17048): Logic cell "Add56~2" File: M:/ActualProject/287Project/BattleBoard.v Line: 1798
    Info (17048): Logic cell "Add56~4" File: M:/ActualProject/287Project/BattleBoard.v Line: 1798
    Info (17048): Logic cell "Add56~12" File: M:/ActualProject/287Project/BattleBoard.v Line: 1798
    Info (17048): Logic cell "Add56~14" File: M:/ActualProject/287Project/BattleBoard.v Line: 1798
Info (144001): Generated suppressed messages file M:/ActualProject/287Project/output_files/BattleBoard.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[0]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[1]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[2]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[3]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[4]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[5]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[6]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[7]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[8]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[9]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[10]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[11]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[12]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[13]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[14]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[15]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[16]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
    Warning (15610): No output dependent on input pin "SW[17]" File: M:/ActualProject/287Project/BattleBoard.v Line: 6
Info (21057): Implemented 3055 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 130 output pins
    Info (21061): Implemented 2884 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 214 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Thu Dec 09 15:20:34 2021
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in M:/ActualProject/287Project/output_files/BattleBoard.map.smsg.


