{
  "signal": [
    {
      "name": "clk",
      "wave": "p............................",
      "period": 1.0
    },
    {},
    {
      "name": "rst_n",
      "wave": "1............................"
    },
    {},
    [
      "Input",
      {
        "name": "gpio_in[0]",
        "wave": "1.....0......................",
        "node": "......a......................"
      },
      {
        "name": "w_gpio_sync[0]",
        "wave": "1.......0....................",
        "node": "........b...................."
      },
      {
        "name": "r_gpio_sync_d[0]",
        "wave": "1........0...................",
        "node": ".........c..................."
      }
    ],
    {},
    [
      "Config",
      {
        "name": "cfg_int_enable",
        "wave": "1............................"
      },
      {
        "name": "cfg_int_type[0]",
        "wave": "0............................",
        "node": "d............................"
      },
      {
        "name": "cfg_int_polarity[0]",
        "wave": "0............................",
        "node": "e............................"
      },
      {
        "name": "cfg_int_enable_pins[0]",
        "wave": "1............................"
      }
    ],
    {},
    [
      "Edge Detect",
      {
        "name": "w_falling_edge[0]",
        "wave": "0........1.0.................",
        "node": ".........f.g................."
      }
    ],
    {},
    [
      "Interrupt",
      {
        "name": "r_raw_int[0]",
        "wave": "0.........1..................",
        "node": "..........h.................."
      },
      {
        "name": "irq",
        "wave": "0.........1..................",
        "node": "..........i.................."
      }
    ]
  ],
  "head": {
    "text": "GPIO Falling Edge Interrupt",
    "tick": 0,
    "every": 2
  },
  "foot": {
    "text": "Edge mode (type=0), Falling (polarity=0): IRQ on 1->0 transition"
  },
  "config": {
    "hscale": 1.5
  },
  "edge": [
    "d Edge Mode",
    "e Falling Edge",
    "a~>b 2-Stage Sync",
    "b~>c Delay Reg",
    "c~>f Edge Detect",
    "f~>h Latch Int",
    "h~>i IRQ Assert"
  ]
}
