/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module _4digitDecimalCounter(clk, reset, ena, q);
  input clk;
  wire clk;
  input reset;
  wire reset;
  output [3:1] ena;
  wire [3:1] ena;
  output [15:0] q;
  reg [15:0] q;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire [1:0] _006_;
  wire [1:0] _007_;
  wire [1:0] _008_;
  wire [1:0] _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire [3:0] _017_;
  wire [3:0] _018_;
  wire [3:0] _019_;
  wire [3:0] _020_;
  wire [3:0] _021_;
  wire [3:0] _022_;
  wire [3:0] _023_;
  wire [3:0] _024_;
  wire [3:0] _025_;
  wire [3:0] _026_;
  wire [3:0] _027_;
  wire [3:0] _028_;
  wire [3:0] _029_;
  wire [3:0] _030_;
  wire [3:0] _031_;
  always @(posedge clk)
    if (reset) q[12] <= 1'h0;
    else if (_000_) q[12] <= _017_[0];
  always @(posedge clk)
    if (reset) q[13] <= 1'h0;
    else if (_000_) q[13] <= _017_[1];
  always @(posedge clk)
    if (reset) q[14] <= 1'h0;
    else if (_000_) q[14] <= _017_[2];
  always @(posedge clk)
    if (reset) q[15] <= 1'h0;
    else if (_000_) q[15] <= _017_[3];
  always @(posedge clk)
    if (reset) q[4] <= 1'h0;
    else if (!_013_) q[4] <= _018_[0];
  always @(posedge clk)
    if (reset) q[5] <= 1'h0;
    else if (!_013_) q[5] <= _018_[1];
  always @(posedge clk)
    if (reset) q[6] <= 1'h0;
    else if (!_013_) q[6] <= _018_[2];
  always @(posedge clk)
    if (reset) q[7] <= 1'h0;
    else if (!_013_) q[7] <= _018_[3];
  always @(posedge clk)
    if (reset) q[8] <= 1'h0;
    else if (ena[2]) q[8] <= _019_[0];
  always @(posedge clk)
    if (reset) q[9] <= 1'h0;
    else if (ena[2]) q[9] <= _019_[1];
  always @(posedge clk)
    if (reset) q[10] <= 1'h0;
    else if (ena[2]) q[10] <= _019_[2];
  always @(posedge clk)
    if (reset) q[11] <= 1'h0;
    else if (ena[2]) q[11] <= _019_[3];
  always @(posedge clk)
    if (_001_) q[0] <= 1'h0;
    else q[0] <= _021_[0];
  always @(posedge clk)
    if (_001_) q[1] <= 1'h0;
    else q[1] <= _022_[1];
  always @(posedge clk)
    if (_001_) q[2] <= 1'h0;
    else q[2] <= _022_[2];
  always @(posedge clk)
    if (_001_) q[3] <= 1'h0;
    else q[3] <= _022_[3];
  assign _030_[0] = ~q[12];
  assign _027_[0] = ~q[8];
  assign _024_[0] = ~q[4];
  assign _021_[0] = ~q[0];
  assign _002_ = ~q[11];
  assign _003_ = ~q[7];
  assign _004_ = ~q[15];
  assign _005_ = ~q[3];
  assign _022_[1] = q[1] ^ q[0];
  assign _022_[2] = q[2] ^ _020_[1];
  assign _022_[3] = q[3] ^ _020_[2];
  assign _025_[1] = q[5] ^ q[4];
  assign _025_[2] = q[6] ^ _023_[1];
  assign _025_[3] = q[7] ^ _023_[2];
  assign _028_[1] = q[9] ^ q[8];
  assign _028_[2] = q[10] ^ _026_[1];
  assign _028_[3] = q[11] ^ _026_[2];
  assign _031_[1] = q[13] ^ q[12];
  assign _031_[2] = q[14] ^ _029_[1];
  assign _031_[3] = q[15] ^ _029_[2];
  assign _020_[2] = q[2] & _020_[1];
  assign _020_[1] = q[1] & q[0];
  assign _023_[2] = q[6] & _023_[1];
  assign _023_[1] = q[5] & q[4];
  assign _026_[2] = q[10] & _026_[1];
  assign _026_[1] = q[9] & q[8];
  assign _029_[2] = q[14] & _029_[1];
  assign _029_[1] = q[13] & q[12];
  assign ena[2] = ena[1] & _014_;
  assign _000_ = ena[2] & _015_;
  assign _001_ = ena[1] | reset;
  assign _007_[0] = _030_[0] | q[13];
  assign _007_[1] = q[14] | _004_;
  assign _010_ = _007_[0] | _007_[1];
  assign _008_[0] = _027_[0] | q[9];
  assign _008_[1] = q[10] | _002_;
  assign _011_ = _008_[0] | _008_[1];
  assign _009_[0] = _024_[0] | q[5];
  assign _009_[1] = q[6] | _003_;
  assign _012_ = _009_[0] | _009_[1];
  assign _006_[0] = _021_[0] | q[1];
  assign _006_[1] = q[2] | _005_;
  assign _013_ = _006_[0] | _006_[1];
  assign _015_ = ~_011_;
  assign _014_ = ~_012_;
  assign _016_ = _015_ & _014_;
  assign ena[3] = _016_ & ena[1];
  assign _017_[0] = _010_ ? _030_[0] : 1'h0;
  assign _017_[1] = _010_ ? _031_[1] : 1'h0;
  assign _017_[2] = _010_ ? _031_[2] : 1'h0;
  assign _017_[3] = _010_ ? _031_[3] : 1'h0;
  assign _018_[0] = _012_ ? _024_[0] : 1'h0;
  assign _018_[1] = _012_ ? _025_[1] : 1'h0;
  assign _018_[2] = _012_ ? _025_[2] : 1'h0;
  assign _018_[3] = _012_ ? _025_[3] : 1'h0;
  assign _019_[0] = _011_ ? _027_[0] : 1'h0;
  assign _019_[1] = _011_ ? _028_[1] : 1'h0;
  assign _019_[2] = _011_ ? _028_[2] : 1'h0;
  assign _019_[3] = _011_ ? _028_[3] : 1'h0;
  assign ena[1] = ~_013_;
  assign _021_[3:1] = q[3:1];
  assign _027_[3:1] = q[11:9];
  assign _026_[0] = q[8];
  assign _029_[0] = q[12];
  assign _022_[0] = _021_[0];
  assign _024_[3:1] = q[7:5];
  assign _025_[0] = _024_[0];
  assign _020_[0] = q[0];
  assign _028_[0] = _027_[0];
  assign _030_[3:1] = q[15:13];
  assign _023_[0] = q[4];
  assign _031_[0] = _030_[0];
endmodule
