`timescale 1ns/1ps
module tb_ttl_74x57;
    logic clk, clr_n, q;
    ttl_74x57 dut(.clk(clk), .clr_n(clr_n), .q(q));
    task automatic tick; clk = 0; #1; clk = 1; #1; clk = 0; #1; endtask
    int errors, toggles;
    logic prev_q;
    initial begin
        errors = 0; toggles = 0;
        clk = 0; clr_n = 0; #1;
        if (q !== 1'b0) errors++;
        clr_n = 1; #1;
        for (int i = 0; i < 120; i++) begin
            prev_q = q;
            tick;
            if (q !== prev_q) toggles++;
        end
        // In 120 cycles with toggle every 30, expect 4 toggles
        if (toggles != 4) begin
            $display("FAIL: expected 4 toggles in 120 cycles, got %0d", toggles);
            errors++;
        end
        if (errors != 0) $fatal(1, "tb_ttl_74x57: %0d errors", errors);
        $display("PASS: tb_ttl_74x57");
        $finish;
    end
endmodule
