<stg><name>digitrec_knn_vote</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:14  %knn_set_2_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_2_1_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:15  %knn_set_2_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_2_0_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:16  %knn_set_1_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_1_1_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:17  %knn_set_1_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_1_0_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:18  %knn_set_0_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_0_1_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:19  %knn_set_0_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_0_0_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:20  %tmp_8_cast = zext i6 %knn_set_0_0_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:21  %tmp_8_0_1_cast = zext i6 %knn_set_0_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_0_1_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:22  %sum_0_1 = add i7 %tmp_8_0_1_cast, %tmp_8_cast

]]></node>
<StgValue><ssdm name="sum_0_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:23  %tmp_8_1_cast = zext i6 %knn_set_1_0_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_1_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:24  %tmp_8_1_1_cast = zext i6 %knn_set_1_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_1_1_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:25  %sum_1_1 = add i7 %tmp_8_1_1_cast, %tmp_8_1_cast

]]></node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:26  %tmp_6_1 = icmp ult i7 %sum_1_1, %sum_0_1

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge.0:28  %min_2_min_1 = select i1 %tmp_6_1, i7 %sum_1_1, i7 %sum_0_1

]]></node>
<StgValue><ssdm name="min_2_min_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:29  %tmp_8_2_cast = zext i6 %knn_set_2_0_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_2_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:30  %tmp_8_2_1_cast = zext i6 %knn_set_2_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_2_1_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:31  %sum_2_1 = add i7 %tmp_8_2_1_cast, %tmp_8_2_cast

]]></node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:32  %tmp_6_2 = icmp ult i7 %sum_2_1, %min_2_min_1

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge.0:33  %min_2_min_2 = select i1 %tmp_6_2, i7 %sum_2_1, i7 %min_2_min_1

]]></node>
<StgValue><ssdm name="min_2_min_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:10  %knn_set_4_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_4_1_V_read_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:11  %knn_set_4_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_4_0_V_read_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:12  %knn_set_3_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_3_1_V_read_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:13  %knn_set_3_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_3_0_V_read_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:34  %tmp_8_3_cast = zext i6 %knn_set_3_0_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_3_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:35  %tmp_8_3_1_cast = zext i6 %knn_set_3_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_3_1_cast"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:36  %sum_3_1 = add i7 %tmp_8_3_1_cast, %tmp_8_3_cast

]]></node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:37  %tmp_6_3 = icmp ult i7 %sum_3_1, %min_2_min_2

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge.0:42  %min_2_min_3 = select i1 %tmp_6_3, i7 %sum_3_1, i7 %min_2_min_2

]]></node>
<StgValue><ssdm name="min_2_min_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:43  %tmp_8_4_cast = zext i6 %knn_set_4_0_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_4_cast"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:44  %tmp_8_4_1_cast = zext i6 %knn_set_4_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_4_1_cast"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:45  %sum_4_1 = add i7 %tmp_8_4_1_cast, %tmp_8_4_cast

]]></node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:46  %tmp_6_4 = icmp ult i7 %sum_4_1, %min_2_min_3

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge.0:47  %min_2_min_4 = select i1 %tmp_6_4, i7 %sum_4_1, i7 %min_2_min_3

]]></node>
<StgValue><ssdm name="min_2_min_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:4  %knn_set_7_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_7_1_V_read_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:5  %knn_set_7_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_7_0_V_read_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:6  %knn_set_6_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_6_1_V_read_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:7  %knn_set_6_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_6_0_V_read_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:8  %knn_set_5_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_5_1_V_read_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:9  %knn_set_5_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_5_0_V_read_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge.0:27  %agg_result_V_0_agg_result_V_s = zext i1 %tmp_6_1 to i2

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_s"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.0:38  %agg_result_V_0_agg_result_V_02_2 = select i1 %tmp_6_3, i2 -1, i2 -2

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:39  %tmp_s = or i1 %tmp_6_3, %tmp_6_2

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.0:40  %agg_result_V_0_agg_result_V_02_3 = select i1 %tmp_s, i2 %agg_result_V_0_agg_result_V_02_2, i2 %agg_result_V_0_agg_result_V_s

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_3"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge.0:41  %agg_result_V_0_agg_result_V_02_1 = zext i2 %agg_result_V_0_agg_result_V_02_3 to i3

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:48  %tmp_8_5_cast = zext i6 %knn_set_5_0_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_5_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:49  %tmp_8_5_1_cast = zext i6 %knn_set_5_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_5_1_cast"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:50  %sum_5_1 = add i7 %tmp_8_5_1_cast, %tmp_8_5_cast

]]></node>
<StgValue><ssdm name="sum_5_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:51  %tmp_6_5 = icmp ult i7 %sum_5_1, %min_2_min_4

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:52  %agg_result_V_0_agg_result_V_02_4 = select i1 %tmp_6_5, i3 -3, i3 -4

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:53  %tmp_1 = or i1 %tmp_6_5, %tmp_6_4

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:54  %agg_result_V_0_agg_result_V_02_5 = select i1 %tmp_1, i3 %agg_result_V_0_agg_result_V_02_4, i3 %agg_result_V_0_agg_result_V_02_1

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_5"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge.0:55  %min_2_min_5 = select i1 %tmp_6_5, i7 %sum_5_1, i7 %min_2_min_4

]]></node>
<StgValue><ssdm name="min_2_min_5"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:56  %tmp_8_6_cast = zext i6 %knn_set_6_0_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_6_cast"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:57  %tmp_8_6_1_cast = zext i6 %knn_set_6_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_6_1_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:58  %sum_6_1 = add i7 %tmp_8_6_1_cast, %tmp_8_6_cast

]]></node>
<StgValue><ssdm name="sum_6_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:59  %tmp_6_6 = icmp ult i7 %sum_6_1, %min_2_min_5

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge.0:60  %min_2_min_6 = select i1 %tmp_6_6, i7 %sum_6_1, i7 %min_2_min_5

]]></node>
<StgValue><ssdm name="min_2_min_6"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:61  %tmp_8_7_cast = zext i6 %knn_set_7_0_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_7_cast"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:62  %tmp_8_7_1_cast = zext i6 %knn_set_7_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_7_1_cast"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:63  %sum_7_1 = add i7 %tmp_8_7_1_cast, %tmp_8_7_cast

]]></node>
<StgValue><ssdm name="sum_7_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:0  %knn_set_9_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_9_1_V_read_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:1  %knn_set_9_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_9_0_V_read_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:2  %knn_set_8_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_8_1_V_read_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:3  %knn_set_8_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_8_0_V_read_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:64  %tmp_6_7 = icmp ult i7 %sum_7_1, %min_2_min_6

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:65  %agg_result_V_0_agg_result_V_02 = select i1 %tmp_6_7, i3 -1, i3 -2

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:66  %tmp_2 = or i1 %tmp_6_7, %tmp_6_6

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:67  %agg_result_V_0_agg_result_V_02_7 = select i1 %tmp_2, i3 %agg_result_V_0_agg_result_V_02, i3 %agg_result_V_0_agg_result_V_02_5

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge.0:68  %agg_result_V_0_agg_result_V_02_6 = zext i3 %agg_result_V_0_agg_result_V_02_7 to i4

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_6"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge.0:69  %min_2_min_7 = select i1 %tmp_6_7, i7 %sum_7_1, i7 %min_2_min_6

]]></node>
<StgValue><ssdm name="min_2_min_7"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:70  %tmp_8_8_cast = zext i6 %knn_set_8_0_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_8_cast"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:71  %tmp_8_8_1_cast = zext i6 %knn_set_8_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_8_1_cast"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:72  %sum_8_1 = add i7 %tmp_8_8_1_cast, %tmp_8_8_cast

]]></node>
<StgValue><ssdm name="sum_8_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:73  %tmp_6_8 = icmp ult i7 %sum_8_1, %min_2_min_7

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge.0:74  %min_2_min_8 = select i1 %tmp_6_8, i7 %sum_8_1, i7 %min_2_min_7

]]></node>
<StgValue><ssdm name="min_2_min_8"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:75  %tmp_8_9_cast = zext i6 %knn_set_9_0_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_9_cast"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:76  %tmp_8_9_1_cast = zext i6 %knn_set_9_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_9_1_cast"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:77  %sum_9_1 = add i7 %tmp_8_9_1_cast, %tmp_8_9_cast

]]></node>
<StgValue><ssdm name="sum_9_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:78  %tmp_6_9 = icmp ult i7 %sum_9_1, %min_2_min_8

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.0:79  %agg_result_V_0_agg_result_V_02_8 = select i1 %tmp_6_9, i4 -7, i4 -8

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_8"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:80  %tmp_3 = or i1 %tmp_6_9, %tmp_6_8

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.0:81  %agg_result_V_0_agg_result_V_02_9 = select i1 %tmp_3, i4 %agg_result_V_0_agg_result_V_02_8, i4 %agg_result_V_0_agg_result_V_02_6

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_9"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="4">
<![CDATA[
._crit_edge.0:82  ret i4 %agg_result_V_0_agg_result_V_02_9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
