Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/user/Desktop/Astakhov lab3/lab3/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to C:/Users/user/Desktop/Astakhov lab3/lab3/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : main.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/user/Desktop/Astakhov lab3/lab3/stab.vhd" in Library work.
Architecture behavioral of Entity stab is up to date.
Compiling vhdl file "C:/Users/user/Desktop/Astakhov lab3/lab3/control_unit.vhd" in Library work.
Architecture arch_control_unit of Entity control_unit is up to date.
Compiling vhdl file "C:/Users/user/Desktop/Astakhov lab3/lab3/main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stab> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control_unit> in library <work> (architecture <arch_control_unit>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <stab> in library <work> (Architecture <behavioral>).
Entity <stab> analyzed. Unit <stab> generated.

Analyzing Entity <control_unit> in library <work> (Architecture <arch_control_unit>).
Entity <control_unit> analyzed. Unit <control_unit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <stab>.
    Related source file is "C:/Users/user/Desktop/Astakhov lab3/lab3/stab.vhd".
    Found 1-bit xor2 for signal <CNT>.
    Found 32-bit up counter for signal <COUNTER>.
    Found 2-bit register for signal <S>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <stab> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is "C:/Users/user/Desktop/Astakhov lab3/lab3/control_unit.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 29                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <M>.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <control_unit> synthesized.


Synthesizing Unit <main>.
    Related source file is "C:/Users/user/Desktop/Astakhov lab3/lab3/main.vhd".
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 2
 2-bit register                                        : 1
 8-bit register                                        : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <control_unit_inst/current_state/FSM> on signal <current_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 101
 s4    | 010
 s5    | 011
 s6    | 100
-------------------
Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 149
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 5
#      LUT2_L                      : 1
#      LUT3                        : 5
#      LUT3_L                      : 1
#      LUT4                        : 27
#      LUT4_D                      : 1
#      LUT4_L                      : 3
#      MUXCY                       : 39
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 45
#      FDC                         : 10
#      FDP                         : 1
#      FDR                         : 34
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       39  out of   4656     0%  
 Number of Slice Flip Flops:             45  out of   9312     0%  
 Number of 4 input LUTs:                 76  out of   9312     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+-------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)         | Load  |
-------------------------------------+-------------------------------+-------+
CLK                                  | BUFGP                         | 34    |
CNT_int(stab_inst/Mxor_CNT_Result1:O)| NONE(*)(control_unit_inst/M_0)| 11    |
-------------------------------------+-------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------+-----------------------------------------------+-------+
Control Signal                                                     | Buffer(FF name)                               | Load  |
-------------------------------------------------------------------+-----------------------------------------------+-------+
control_unit_inst/M_Acst_inv(control_unit_inst/M_Acst_inv1_INV_0:O)| NONE(control_unit_inst/current_state_FSM_FFd1)| 11    |
-------------------------------------------------------------------+-----------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.522ns (Maximum Frequency: 221.119MHz)
   Minimum input arrival time before clock: 5.518ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.522ns (frequency: 221.119MHz)
  Total number of paths / destination ports: 628 / 66
-------------------------------------------------------------------------
Delay:               4.522ns (Levels of Logic = 32)
  Source:            stab_inst/COUNTER_1 (FF)
  Destination:       stab_inst/COUNTER_31 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: stab_inst/COUNTER_1 to stab_inst/COUNTER_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  stab_inst/COUNTER_1 (stab_inst/COUNTER_1)
     LUT1:I0->O            1   0.612   0.000  stab_inst/Mcount_COUNTER_cy<1>_rt (stab_inst/Mcount_COUNTER_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  stab_inst/Mcount_COUNTER_cy<1> (stab_inst/Mcount_COUNTER_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  stab_inst/Mcount_COUNTER_cy<2> (stab_inst/Mcount_COUNTER_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  stab_inst/Mcount_COUNTER_cy<3> (stab_inst/Mcount_COUNTER_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  stab_inst/Mcount_COUNTER_cy<4> (stab_inst/Mcount_COUNTER_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  stab_inst/Mcount_COUNTER_cy<5> (stab_inst/Mcount_COUNTER_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  stab_inst/Mcount_COUNTER_cy<6> (stab_inst/Mcount_COUNTER_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  stab_inst/Mcount_COUNTER_cy<7> (stab_inst/Mcount_COUNTER_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  stab_inst/Mcount_COUNTER_cy<8> (stab_inst/Mcount_COUNTER_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  stab_inst/Mcount_COUNTER_cy<9> (stab_inst/Mcount_COUNTER_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  stab_inst/Mcount_COUNTER_cy<10> (stab_inst/Mcount_COUNTER_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<11> (stab_inst/Mcount_COUNTER_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<12> (stab_inst/Mcount_COUNTER_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<13> (stab_inst/Mcount_COUNTER_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<14> (stab_inst/Mcount_COUNTER_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<15> (stab_inst/Mcount_COUNTER_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<16> (stab_inst/Mcount_COUNTER_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<17> (stab_inst/Mcount_COUNTER_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<18> (stab_inst/Mcount_COUNTER_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<19> (stab_inst/Mcount_COUNTER_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<20> (stab_inst/Mcount_COUNTER_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<21> (stab_inst/Mcount_COUNTER_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<22> (stab_inst/Mcount_COUNTER_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<23> (stab_inst/Mcount_COUNTER_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<24> (stab_inst/Mcount_COUNTER_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<25> (stab_inst/Mcount_COUNTER_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<26> (stab_inst/Mcount_COUNTER_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<27> (stab_inst/Mcount_COUNTER_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<28> (stab_inst/Mcount_COUNTER_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  stab_inst/Mcount_COUNTER_cy<29> (stab_inst/Mcount_COUNTER_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  stab_inst/Mcount_COUNTER_cy<30> (stab_inst/Mcount_COUNTER_cy<30>)
     XORCY:CI->O           1   0.699   0.000  stab_inst/Mcount_COUNTER_xor<31> (Result<31>)
     FDR:D                     0.268          stab_inst/COUNTER_31
    ----------------------------------------
    Total                      4.522ns (3.991ns logic, 0.532ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CNT_int'
  Clock period: 4.056ns (frequency: 246.554MHz)
  Total number of paths / destination ports: 55 / 11
-------------------------------------------------------------------------
Delay:               4.056ns (Levels of Logic = 3)
  Source:            control_unit_inst/current_state_FSM_FFd2 (FF)
  Destination:       control_unit_inst/current_state_FSM_FFd1 (FF)
  Source Clock:      CNT_int rising
  Destination Clock: CNT_int rising

  Data Path: control_unit_inst/current_state_FSM_FFd2 to control_unit_inst/current_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.514   0.909  control_unit_inst/current_state_FSM_FFd2 (control_unit_inst/current_state_FSM_FFd2)
     LUT3:I2->O            1   0.612   0.426  control_unit_inst/current_state_FSM_FFd1-In95 (control_unit_inst/current_state_FSM_FFd1-In95)
     LUT4_L:I1->LO         1   0.612   0.103  control_unit_inst/current_state_FSM_FFd1-In145 (control_unit_inst/current_state_FSM_FFd1-In145)
     LUT4:I3->O            1   0.612   0.000  control_unit_inst/current_state_FSM_FFd1-In160 (control_unit_inst/current_state_FSM_FFd1-In)
     FDC:D                     0.268          control_unit_inst/current_state_FSM_FFd1
    ----------------------------------------
    Total                      4.056ns (2.618ns logic, 1.438ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              4.154ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       stab_inst/COUNTER_0 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to stab_inst/COUNTER_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.568  RESET_IBUF (RESET_IBUF)
     LUT2:I1->O           32   0.612   1.073  stab_inst/COUNTER_or00001 (stab_inst/COUNTER_or0000)
     FDR:R                     0.795          stab_inst/COUNTER_0
    ----------------------------------------
    Total                      4.154ns (2.513ns logic, 1.641ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CNT_int'
  Total number of paths / destination ports: 62 / 10
-------------------------------------------------------------------------
Offset:              5.518ns (Levels of Logic = 5)
  Source:            SW<5> (PAD)
  Destination:       control_unit_inst/current_state_FSM_FFd3 (FF)
  Destination Clock: CNT_int rising

  Data Path: SW<5> to control_unit_inst/current_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.638  SW_5_IBUF (SW_5_IBUF)
     LUT2:I1->O            5   0.612   0.568  control_unit_inst/current_state_FSM_FFd2-In11 (control_unit_inst/current_state_FSM_FFd1-In30)
     LUT4:I2->O            1   0.612   0.387  control_unit_inst/current_state_FSM_FFd3-In34_SW0 (N27)
     LUT4_L:I2->LO         1   0.612   0.103  control_unit_inst/current_state_FSM_FFd3-In34 (control_unit_inst/current_state_FSM_FFd3-In34)
     LUT4:I3->O            1   0.612   0.000  control_unit_inst/current_state_FSM_FFd3-In102 (control_unit_inst/current_state_FSM_FFd3-In)
     FDC:D                     0.268          control_unit_inst/current_state_FSM_FFd3
    ----------------------------------------
    Total                      5.518ns (3.822ns logic, 1.696ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CNT_int'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            control_unit_inst/M_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      CNT_int rising

  Data Path: control_unit_inst/M_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.357  control_unit_inst/M_7 (control_unit_inst/M_7)
     OBUF:I->O                 3.169          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.54 secs
 
--> 

Total memory usage is 242524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

