"http://ieeexplore.ieee.org/search/searchresult.jsp?bulkSetSize=2000&queryText%3DISSCC%2C+2000+IEEE+International",2015/06/23 15:27:03
"Document Title",Authors,"Author Affiliations","Publication Title",Date Added To Xplore,"Year","Volume","Issue","Start Page","End Page","Abstract","ISSN","ISBN","EISBN","DOI",PDF Link,"Author Keywords","IEEE Terms","INSPEC Controlled Terms","INSPEC Non-Controlled Terms","MeSH Terms",Article Citation Count,Patent Citation Count,"Reference Count","Copyright Year","Online Date",Issue Date,"Meeting Date","Publisher",Document Identifier
"760 MHz G6 S/390 microprocessor exploiting multiple Vt and copper interconnects","McPherson, T.; Averill, R.; Balazich, D.; Barkley, K.; Carey, S.; Chan, Y.; Chan, Y.H.; Crea, R.; Dansky, A.; Dwyer, R.; Haen, A.; Hoffman, D.; Jatkowski, A.; Mayo, M.; Merrill, D.; McNamara, T.; Northrop, G.; Rawlins, J.; Sigal, L.; Slegel, T.; Webber, D.; Williams, P.; Yee, F.","Div. of Server Dev., IBM Corp., Poughkeepsie, NY, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","96","97","The G6 system is a sixth generation CMOS server for the S/390 line of products featuring a 12+2 SMP size and significant frequency improvements obtained through the use of low-Vt devices and copper interconnects. The microprocessor operates at 760 MHz at the fast end of the process distribution. The system ships at 637 MHz in a 12+2 chilled SMP configuration. Measured system performance on the 12 way is 1600 S/390 MIPs, providing over 50% more performance than the G5. This microprocessor uses CMOS7S technology, which has a 0.2 /spl mu/m process. The chip uses 6 levels of copper metal plus an additional layer of local interconnect on a 14.6/spl times/14.7 mm/sup 2/ die with 25M transistors (7M logic/18M array). The power supply is 1.9 V and the chip power is 33 W at 637 MHz.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839707","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839707","","CMOS technology;Copper;Frequency;Logic arrays;Marine vehicles;Microprocessors;Power supplies;Power system interconnection;Semiconductor device measurement;System performance","CMOS digital integrated circuits;copper;integrated circuit interconnections;microprocessor chips;very high speed integrated circuits","0.2 micron;1.9 V;33 W;637 to 760 MHz;CMOS microprocessor;CMOS7S technology;Cu;Cu interconnects;G6 S/390 microprocessor;chilled SMP configuration;low-Vt devices;multiple threshold voltages","","7","2","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1 GHz portable digital delay-locked loop with infinite phase capture ranges","Minami, K.; Mizuno, M.; Yamaguchi, H.; Nakano, T.; Matsushima, Y.; Sumi, Y.; Sato, T.; Yamashida, H.; Yamashina, M.","NEC Corp., Kanagawa, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","350","351","Delay-locked loops (DLLs) are widely used to align signal phases in many high-speed microprocessors and memories. Phase-locked loops (PLLs) are also used but their jitter is larger than that of DLLs, because DLLs have no jitter accumulation. However, conventional DLLs have design problems. One is that their phase capture ranges are limited, and another is that a special reset sequence is required. Dual DLL architectures are developed to overcome these problems. In these architectures, the latency from the input to the output, however, is lengthened to attain high resolution, because these architectures require a number of multiplexers between the DLL input and output ports. As a result, supply-noise induced jitter increases. To reduce the jitter, a portable digital DLL uses the following techniques: (1) a master-slave architecture, which achieves infinite phase capture ranges and eliminates the special reset requirement, (2) a wave synchronous latch circuit, which maintains high resolution, and (3) a dynamic phase detector, which improves phase comparison sensitivity.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839811","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839811","","Circuits;Delay;Detectors;Jitter;Latches;Master-slave;Microprocessors;Multiplexing;Phase detection;Phase locked loops","delay lock loops;digital phase locked loops;jitter;phase detectors","1 GHz;dynamic phase detector;high-speed microprocessors;infinite phase capture ranges;latency;master-slave architecture;phase comparison sensitivity;portable digital delay-locked loop;reset sequence;resolution;signal phases;supply-noise induced jitter;wave synchronous latch circuit","","18","2","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture","Li Lin; Tee, L.; Gray, P.R.","California Univ., Berkeley, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","204","205","The growing importance of wireless media for voice and data communications is driving a need for higher integration in personal communications transceivers to achieve lower cost, smaller form factor, and lower power dissipation. One approach to this problem is to integrate the RF functionality in low-cost CMOS technology together with the baseband transceiver functions. This in turn requires integration of the frequency synthesizer with enough isolation from supply noise to allow it to coexist with other on-chip transceiver circuitry and still meet the phase noise performance requirements of the application. This differential synthesizer for block-down-convert receivers achieves improved levels of phase noise and supply rejection performance through the use of fully-differential architecture and a wide-bandwidth PLL.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839750","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839750","","Baseband;CMOS technology;Costs;Data communication;Frequency synthesizers;Isolation technology;Phase noise;Power dissipation;Radio frequency;Transceivers","CMOS integrated circuits;UHF integrated circuits;frequency synthesizers;phase locked loops;phase noise;radio receivers","1.4 GHz;RF receiver;differential CMOS frequency synthesizer;personal communications transceiver;phase noise;supply rejection;wideband PLL architecture;wireless communication","","37","8","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"CMOS circuit technology for sub-ambient temperature operation","Aller, I.; Bernstein, K.; Ghoshal, U.; Schettler, H.; Schuster, S.; Taur, Y.; Torreiter, O.","IBM Entwicklung GmbH, Boebingen, Germany","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","214","215","Sub-ambient-temperature operation can remove important device scaling and circuit performance bottlenecks in sub-100 nm CMOS technologies. It permits scaling of supply voltages of high-speed circuits to sub-1 V by reducing the subthreshold currents and increasing the carrier mobility in the channels, lowers interconnection resistances significantly, and eliminates electromigration-related failure mechanisms. This paper analyzes the advantages of reduced temperature operation at the circuit level for server applications, while the accompanying paper describes refrigeration techniques for sub-ambient temperature operation.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839754","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839754","","CMOS technology;Delay;Hardware;Immune system;Integrated circuit interconnections;Inverters;Leakage current;Silicon on insulator technology;Temperature;Threshold voltage","CMOS integrated circuits;cryogenic electronics;integrated circuit technology","1 V;100 nm;CMOS circuit technology;carrier mobility;electromigration failure;interconnection resistance;low-voltage high-speed circuit;server;sub-ambient temperature operation;subthreshold current","","11","","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"UltraSPARC-III: a 3rd generation 64 b SPARC microprocessor","Lauterbach, G.; Greenley, D.; Ahmed, S.; Boffey, M.; Chamdani, J.; Si-En Chang; Chen, D.; Yu Fang; Holdbrook, K.; Hsieh, M.; Keish, B.; Melanson, R.; Narasimhaiah, C.; Petolino, J.; Tung Pham; Le Quach; Kit Tam; Duong Tong; Liuxi Yang; Kui Yau","Sun Microsyst., Palo Alto, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","410","411","UltraSPARC-III (US-III) is a 64 b 800 MHz 4-instruction-issue superscalar microprocessor for high-performance desktop workstation, work group server, and enterprise server platforms. On-chip caches include a 64 kB 4-way associative for data, 32 kB 4-way associative for instructions, a 2 k B 4-way associative data prefetch cache, and a 2 kB 4-way associative write. A 90 kB on-chip tag array supports the off-chip 8 MB unified second-level cache. The 23 M-transistor chip in a 0.15 /spl mu/m, 7-layer metal process consumes 60 W from a 1.5 V supply.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839837","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839837","","Clocks;Delay;Graphics;Microprocessors;Pipelines;SDRAM;Scalability;Sun;Switches;Timing","cache storage;microprocessor chips;parallel architectures;pipeline processing","1.5 V;64 bit;800 MHz;UltraSPARC-III;associative caches;associative write;data prefetch cache;enterprise server platforms;four-instruction-issue superscalar microprocessor;high-performance desktop workstation;off-chip unified second-level cache;on-chip caches;on-chip tag array;pipeline diagram;seven-layer metal process;third-generation SPARC microprocessor;work group server","","5","","8","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A self-trimming 14b 100MSample/s CMOS DAC","Bugeja, A.R.; Bang-Sup Song","Texas Instrum. Inc., Dallas, TX, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","44","45","A 14b 100MSample/s CMOS DAC in 0.35 /spl mu/m CMOS achieves high static and dynamic linearity. The static linearity is obtained by a background self-trimming circuit which guarantees 14b INL/DNL. The dynamic linearity is obtained by the use of a track/attenuate stage at the DAC output. Maximum dynamic linearity is attained up to 100MSample/s update rate, but functionality is retained up to 200MSample/s. Power consumption from 3.3 V is 180 mW at 100MSample/s and 210 mW at 200MSample/s.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839684","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839684","","Calibration;Circuits;Current measurement;Energy consumption;Instruments;Linearity;Rails;Resistors;Switches;Voltage control","CMOS integrated circuits;digital-analogue conversion;low-power electronics","0.35 micron;14 bit;180 to 210 mW;3.3 V;CMOS;DAC;INL/DNL;background self-trimming circuit;dynamic linearity;functionality;power consumption;static linearity;track/attenuate stage;update rate","","10","1","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"53 GHz static frequency divider in a Si/SiGe bipolar technology","Wurzer, M.; Meister, T.F.; Knapp, H.; Aufinger, K.; Schreiter, R.; Boguth, S.; Treitinger, L.","Corp. Res., Infineon Technol. AG, Munich, Germany","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","206","207","High-speed static frequency divider ICs are critical functional blocks in a variety of applications, ranging from RF instrumentation to broadband optical fiber communication systems. For these systems maximum speed is mandatory, while power consumption is not a limiting factor. To date, impressive results have been achieved with realizations in different technologies: 66 GHz with InAlAs/InGaAs transferred-substrate HBTs and 50 GHz with SiGe bipolar HBTs. These measurements have been been performed on-wafer. The best published value for a mounted static frequency divider, fabricated in an InAlAs/InGaAs/InP HEMT technology, is 45.2 GHz. On-wafer measurements of frequency dividers are considered as a benchmark for evaluating the speed performance of IC technologies, while measurement results on mounted chips are interesting from the application point of view. Both types of results are presented here.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839751","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839751","","Frequency conversion;Frequency measurement;Germanium silicon alloys;Indium compounds;Indium gallium arsenide;Optical frequency conversion;Radio frequency;Semiconductor device measurement;Silicon germanium;Velocity measurement","Ge-Si alloys;bipolar integrated circuits;elemental semiconductors;frequency dividers;high-speed integrated circuits;semiconductor materials;silicon","53 GHz;HBT;Si-SiGe;Si/SiGe bipolar technology;high-speed static frequency divider IC","","3","3","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Implementation of a 3rd-generation SPARC V9 64 b microprocessor","Heald, R.; Aingaran, K.; Amir, C.; Ang, M.; Boland, M.; Das, A.; Dixit, P.; Gouldsberry, G.; Hart, J.; Horel, T.; Wen-Jay Hsu; Kaku, J.; Chin Kim; Song Kim; Klass, F.; Hang Kwan; Roger Lo; McIntyre, H.; Mehta, A.; Murata, D.; Nguyen, S.; Yet-Ping Pai; Patel, S.; Shin, K.; Kenway Tam; Vishwanthaiah, S.; Wu, J.; Gin Yee; Hong You","Sun Microsyst., Palo Alto, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","412","413","This 3rd-generation, superscalar processor, implementing the SPARC V9 64 b architecture, improves performance over previous processors by improvements in the on-chip memory system and circuit designs enhancing the speed of critical paths beyond the process entitlement. In the on-chip memory system, both bandwidth and latency are scaled. Keys to scaling memory latency are a sum-addressed memory data cache, which allows the average memory latency to scale by more than the clock ratio, and the use of a prefetch data cache. Memory bandwidth is improved by using wave-pipelined SRAM designs for on-chip caches and a write cache for store traffic. The chip operates at 800 MHz and dissipates <60 W from a 1.5 V supply. It contains 23 M transistors (12 M in RAM cells) on a 244mm/sup 2/ die. This paper contrasts this 7-metal-layer-aluminum, 0.15 /spl mu/m CMOS design with the previous generations designs. To deal with the growing microprocessor complexity, more aggressive circuit-techniques, interconnect delay optimization, crosstalk reduction, improved power and clock distribution schemes, and better thermal management are used.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839838","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839838","","Bandwidth;Circuit synthesis;Clocks;Delay;Microprocessors;Prefetching;Random access memory;Read-write memory;System-on-a-chip;Thermal management","CMOS digital integrated circuits;microprocessor chips","0.15 micron;1.5 V;60 W;64 bit;800 MHz;CMOS chip;SPARC V9 microprocessor;bandwidth scaling;circuit design;data cache;latency scaling;on-chip memory system;third generation superscalar architecture;wave pipelined SRAM","","20","1","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 2 V 5.1-5.8 GHz image-reject receiver with wide dynamic range","Maligeorgos, J.; Long, J.","Toronto Univ., Ont., Canada","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","322","323","A 5-6 GHz image-reject receiver IC implemented in 0.5 /spl mu/m 25 GHz silicon bipolar technology draws 20 mA from a 2 V supply. The image rejection obtainable with this IC is sufficient to eliminate the off-chip interstage RF filter in a heterodyne receiver, thereby simplifying packaging requirements and decreasing costs. The methods used here that make this design possible are: regenerative frequency doubling, I-Q phase error compensation and RF interstage coupling. Low-voltage circuit topologies are used throughout to minimize power consumption and ensure compatibility with deep sub-micron CMOS (baseband) ASICs operating from low-voltage supplies.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839799","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839799","","Bipolar integrated circuits;Costs;Coupling circuits;Dynamic range;Error compensation;Filters;Integrated circuit packaging;Radio frequency;Radiofrequency integrated circuits;Silicon","bipolar integrated circuits;low-power electronics;radio receivers","0.5 micron;2 V;20 mA;25 GHz;5.1 to 5.8 GHz;I-Q phase error compensation;RF IC technology;RF interstage coupling;dynamic range;heterodyne receiver;image-reject receiver;low-voltage circuit;regenerative frequency doubling;silicon bipolar IC;wireless digital communication","","13","1","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A single-chip 3.5 Gb/s CMOS/SIMOX transceiver with automatic-gain-control and automatic-power-control circuits","Ohtomo, Y.; Yoshida, T.; Nishisaka, M.; Nishimura, K.; Shimaya, M.","NTT Telecommun. Energy Labs., Kanagawa, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","58","59","This chip enables an optical transceiver module that has only three main components: the CMOS chip, a CAN package housing a laser diode (LD) and a monitor photo-detector (PD), and a CAN package housing a photo-detector and a pre-amplifier. Noise-sensitive circuits, an automatic-gain-control (AGC) amplifier and automatic-power control (APC) circuit of a laser diode, are on the same die with digital logic. The chip also accommodates a phase-locked loop (PLL)/clock recovery circuit with a PLL (CRC), a laser driver (DRV), a multiplexer (MUX)/demultiplexer (DEMUX), a word aligner (WAN), a 16B/20B encoder (ENC)/decoder (DEC) and function selectors (SEL). This total integration reduces module area and power consumption and simplifies high-speed module design.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839690","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839690","","Circuit noise;Diode lasers;High speed optical techniques;Monitoring;Optical devices;Optical noise;Packaging;Phase locked loops;Stimulated emission;Transceivers","CMOS digital integrated circuits;SIMOX;automatic gain control;high-speed integrated circuits;optical communication equipment;power control;transceivers","3.5 Gbit/s;CMOS/SIMOX single chip;automatic gain control circuit;automatic power control circuit;high-speed module;optical transceiver","","3","1","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 79 GHz dynamic frequency divider in SiGe bipolar technology","Knapp, H.; Meister, T.F.; Wurzer, M.; Zoschg, D.; Aufinger, K.; Treitlinger, L.","Corp. Res., Infineon Technol. AG, Munich, Germany","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","208","209","Conventional static frequency dividers use master-slave flipflops to achieve frequency division. They allow broadband operation down to DC as long as the slew rate of the input signal is high enough. Their upper frequency, however, is Limited by the gate delay /spl tau//sub D/ to a value of approximately 1/(2 /spl tau//sub D/). Significantly higher operating frequencies can be achieved by dynamic frequency dividers. The limited bandwidth of dynamic dividers is a drawback but poses no problem in many applications which require divider operation only in a specific frequency range. Dynamic dividers manufactured in III-V-technologies and, recently, in SiGe technology achieve maximum operating frequencies of 60 GHz to 75 GHz. However, most of these circuits operate over relatively narrow bandwidths of less than one octave. This regenerative frequency divider exploits the high-speed potential of SiGe technologies to combine high maximum frequency with operation over wide frequency range.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839752","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839752","","Bandwidth;Circuits;Cutoff frequency;Feedback loop;Frequency conversion;Frequency response;Germanium silicon alloys;Low pass filters;Manufacturing;Silicon germanium","Ge-Si alloys;bipolar integrated circuits;frequency dividers;high-speed integrated circuits;semiconductor materials","79 GHz;SiGe;SiGe bipolar technology;dynamic frequency divider;high-speed IC;regenerative frequency divider","","12","","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 450 MHz 64 b RISC processor using multiple threshold voltage CMOS","Yamashita, T.; Yoshida, N.; Sakamoto, M.; Matsumoto, T.; Kusunoki, M.; Takahashi, H.; Wakahara, A.; Ito, T.; Shimizu, T.; Kurita, K.; Higeta, K.; Mori, K.; Tamba, N.; Kato, N.; Miyamoto, K.; Yamagata, R.; Tanaka, H.; Hiyama, T.","Device Dev. Center, Hitachi Ltd., Tokyo, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","414","415","A 450 MHz 64 b RISC processor die contains 8.3 M logic-gate transistors and 20 M RAM transistors. 0.25 /spl mu/m CMOS with 0.2 /spl mu/m Lg, 4 nm tox, 1.8 V Vdd, and 7-layer metal technology is used. Multiple-threshold-voltage design with minimum standby current is introduced. Previously-reported application of this technique is to limited to static circuits. Here it is applied not only to static circuits, but also to clock-distribution drivers, register files and dynamic circuits in RAM macros. Precise clock-skew control, PLL jitter minimization, and optimized buffer insertion on long wires are carried out in accordance with the critical path analysis.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839839","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839839","","CMOS process;CMOS technology;Clocks;Driver circuits;Jitter;Minimization;Phase locked loops;Reduced instruction set computing;Registers;Threshold voltage","CMOS digital integrated circuits;microprocessor chips;reduced instruction set computing","0.25 micron;1.8 V;450 MHz;64 bit;CMOS chip;PLL jitter minimization;RAM macro;RISC processor;buffer insertion optimization;clock distribution driver;clock skew control;critical path analysis;dynamic circuit;multiple threshold voltage design;register file;standby current;static circuit","","2","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Millipede-a highly-parallel dense scanning-probe-based data-storage system","Lutwyche, M.I.; Cross, G.; Despont, M.; Drechsler, U.; Durig, U.; Haberle, W.; Rothuizen, H.; Stutz, R.; Widmer, R.; Binnig, G.K.; Vettiger, P.","IBM Zurich Res. Lab., Ruschlikon, Switzerland","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","126","127","The magnetic hard disk drive (HDD) has become the most important form of data storage. This paper discusses an alternative storage approach using scanning probe techniques (SPT) and a polymethylmethacrylate (PMMA) storage medium. Five parameters are important for a data storage system: areal density, data rate, access time, error rate, and reliability. Research results indicate that SPT-based storage systems could compete with HDD technology in these areas especially in the emerging field of small-form-factor devices for mobile applications.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839716","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839716","","Hard disks;Laboratories;Memory;Polymers;Probes;Resistors;Semiconductor device measurement;Silicon;Substrates;Temperature sensors","VLSI;digital storage;micromechanical devices;nanotechnology","Millipede;SPT-based storage systems;access time;areal density;data rate;error rate;highly-parallel dense scanning-probe-based data-storage system;polymethylmethacrylate storage medium;reliability;small-form-factor devices;thermomechanical storage","","4","3","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Low-cost 60 GHz-band antenna-integrated transmitter/receiver modules utilizing multi-layer low-temperature co-fired ceramic technology","Maruhashi, K.; Ito, M.; Desclos, L.; Ikuina, K.; Senba, N.; Takahashi, N.; Ohata, K.","Kansai Electron. Res. Labs., NEC Corp., Shiga, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","324","325","These millimeter-wave multi-chip modules (MCMs) carry MMICs flip-chip mounted on a low-temperature co-fired ceramic (LTCC) substrate with an integrated antenna. The LTCC technology combining thick film printing technique is widely used for low-cost, high-volume applications, but is limited to a low-frequency operation <30 GHz. This is due mainly to relatively high dielectric loss and low pattern resolution. To overcome these difficulties and to realize low-cost MCMs, the MCM includes several new concepts.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839800","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839800","","Ceramics;Dielectric losses;Dielectric substrates;MMICs;Millimeter wave technology;Printing;Receiving antennas;Thick films;Transmitters;Transmitting antennas","MMIC;ceramics;flip-chip devices;millimetre wave antennas;multichip modules;receiving antennas;transmitting antennas","60 GHz;LTCC substrate;flip-chip MMIC;integrated transmitter/receiver module;millimeter-wave antenna;multi-chip module;multilayer low-temperature co-fired ceramic technology","","18","","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"0.5-1 V 2 GHz RF front-end circuits in CMOS/SIMOX","Harada, M.; Tsukahara, T.; Yamada, J.","NTT Telecommun. Energy Labs., Kanagawa, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","378","379","Minimizing supply voltage is one of the most effective ways to attain low-power RF circuits. These 2 GHz receiver front-end blocks operate down to 0.5 V. They are a low noise amplifier (LNA), a downconversion mixer, and a voltage-controlled oscillator (VCO) fabricated by 0.2 /spl mu/m fully-depleted CMOS/SIMOX technology, which is one of the thin-film silicon-on-insulator (SOI) technologies. The 0.5 V operation results from using two circuit techniques. One is an LC-tuned folded Gilbert cell, and the other is the use of undoped MOSFETs in the VCO core and buffers for the mixer and VCO. SOI devices have excellent RF performance even at voltages below 1V because of reduced capacitance in the drain region compared to bulk-CMOS technologies. Moreover, fully-depleted CMOS/SIMOX technology allows undoped MOSFETs with no process steps added to the normal digital CMOS/SIMOX LSI fabrication. The undoped MOSFETs are normally-on transistors and can be made simply by masking in the channel-doping process. Thus, they have the same structure as normal (doped) ones except for the impurity concentration in their channel region. They do not show punch-through current even in short-channel devices. This is because the potential of their thin-film channel region is perfectly controlled by the gate. The undoped MOSFETs are effective in designing RF circuits that operate at 0.5 V.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839823","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839823","","CMOS process;CMOS technology;Circuit noise;Low-noise amplifiers;MOSFETs;Radio frequency;Silicon on insulator technology;Thin film circuits;Voltage;Voltage-controlled oscillators","CMOS analogue integrated circuits;MMIC amplifiers;MMIC mixers;MMIC oscillators;SIMOX;UHF amplifiers;UHF mixers;UHF oscillators;circuit tuning;field effect MMIC;low-power electronics;radio receivers;voltage-controlled oscillators","0.2 micron;0.5 to 1 V;2 GHz;LC-tuned folded Gilbert cell;RF front-end circuits;UHF receivers;channel-doping process;downconversion mixer;fully-depleted CMOS/SIMOX technology;impurity concentration;low noise amplifier;low-power RF circuits;normally-on transistors;supply voltage;undoped MOSFETs;voltage-controlled oscillator","","9","2","1","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Refrigeration technologies for sub-ambient temperature operation of computing systems","Ghoshal, U.; Schmidt, R.","Austin Res. Lab, IBM Res., Austin, TX, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","216","217","Thermal management issues are central to development of computing systems in the next millennium. In light of performance and reliability limitations facing scaling of CMOS devices below 100 nm channel lengths at typical operating temperatures (60-100/spl deg/C), many system designers are seriously considering low temperature operation of high performance processors. Two different refrigeration technologies being developed for server applications are described here.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839755","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839755","","CMOS logic circuits;CMOS process;CMOS technology;Cooling;Lead compounds;Refrigeration;Temperature;Thermal conductivity;Thermal management;Thermoelectricity","CMOS digital integrated circuits;cryogenic electronics;microprocessor chips;network servers;refrigeration;thermal management (packaging)","100 nm;60 to 100 C;CMOS microprocessor;computing system;refrigeration technology;server;sub-ambient temperature operation;thermal management","","4","4","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A dynamic voltage scaled microprocessor system","Burd, T.; Pering, T.; Stratakos, A.; Brodersen, R.","Berkeley Wireless Res. Center, California Univ., Berkeley, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","294","295","The microprocessor system in portable electronic devices often has a time-varying computational load which is comprised of: (1) compute-intensive and low-latency processes, (2) background and high-latency processes, and (3) system idle. The key design objectives for the processor systems in these applications are providing the highest possible peak performance for the compute-intensive code (e.g., handwriting recognition, image decompression) while maximizing the battery life for the remaining low performance periods. If clock frequency and supply voltage are dynamically varied in response to computational load demands, then energy consumed per process can be reduced for the low computational periods, while retaining peak performance when required. This strategy, which achieves the highest possible energy efficiency for time-varying computational loads, is called dynamic voltage scaling (DVS).","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839787","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839787","","Batteries;Clocks;Dynamic voltage scaling;Energy efficiency;Frequency;Handwriting recognition;High performance computing;Microprocessors;Portable computers;Time varying systems","low-power electronics;microprocessor chips","design;dynamic voltage scaling;energy efficiency;microprocessor;portable electronic device;time-varying computational load","","97","11","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Nonvolatile RAM based on magnetic tunnel junction elements","Durlam, M.; Naji, P.; DeHerrera, M.; Tehrani, S.; Kerszykowski, G.; Kyler, K.","Phys. Sci. Res. Labs., Motorola Labs., Tempe, AZ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","130","131","Magnetoresistive random access memory (MRAM), is based on magnetic memory elements integrated with CMOS. Key attributes of MRAM technology are nonvolatility and unlimited read and write endurance. Recent advances in magnetic tunnel junction (MTJ) materials give MRAM the potential for high speed, low operating voltage, and high density.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839718","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839718","","Contracts;Magnetic switching;Magnetic tunneling;Magnetoresistance;Memory architecture;Nonvolatile memory;Read-write memory;Solid state circuits;Switching circuits","magnetic film stores;magnetoresistive devices;random-access storage","CMOS;density;magnetic memory elements;magnetic tunnel junction elements;magnetoresistive random access memory;nonvolatile RAM;operating voltage;read endurance;speed;write endurance","","19","185","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 0.4 /spl mu/m 3.3 V 1T1C 4 Mb nonvolatile ferroelectric RAM with fixed bit-line reference voltage scheme and data protection circuit","Byung-Gil Jeon; Mun-Kyu Choi; Yoonjong Song; Seung-Kyu Oh; Yeonbae Chung; Kang-Deog Suh; Kinam Kim","Samsung Electron. Co. Ltd., Kyunggi, South Korea","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","272","273","The charge distribution of memory cells is an important issue in high-density ferroelectric RAM (FRAM). Using memory cells as the reference cells provides an optimum reference voltage level, which automatically tracks the main memory cell properties. However, when memory cells are used as reference cells, the reference cells experience more access cycling than normal cells. Therefore, the endurance of the FRAM devices is determined by reference cells rather than by normal cells. Another issue is that, when the memory cells are used as reference cells, reference voltage level fluctuation cannot be avoided, especially in high-density FRAM, because variations of PZT film grain size and dimensions of the capacitor become serious. A variable reference bit line voltage scheme overcomes these problems. Unfortunately, the reference bit-line voltage scheme is not useful for all memory cells, because the reference voltage level is determined by a limited number of cells, not by all memory cells. This bit-line reference scheme is optimized with all of the memory cell charge information. Data protection is also used for unintentional power-off. An optimum read pulse width is suggested for high-speed FRAM.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839781","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839781","","Capacitors;Circuits;Ferroelectric films;Nonvolatile memory;Protection;Pulse measurements;Random access memory;Space vector pulse width modulation;Timing;Voltage","ferroelectric storage;integrated memory circuits;protection;random-access storage;reference circuits","3.3 V;4 Mbit;FRAM devices;PZT;PZT film grain size;PbZrO3TiO3;capacitor dimensions;charge distribution;data protection circuit;fixed bit-line reference voltage scheme;high-density FRAM;high-speed FRAM;memory cell charge information;memory cell properties;memory cells;nonvolatile ferroelectric RAM;optimum read pulse width;optimum reference voltage level","","7","3","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital display","Fukaishi, M.; Nakamura, K.; Heiuchi, H.; Hirota, Y.; Nakazawa, Y.; Ikeno, H.; Hayama, H.; Yotsuyanagi, M.","NEC Corp., Sagamihara, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","260","261","The digital display interface for an ultra-high resolution flat panel (3200/spl times/2400-pixels) requires 16 Gb/s bandwidth; moreover, 20 Gb/s is required when using an 8B10B encoder to increase serial data transmission accuracy. Low power consumption and low cost are also essential for consumer applications. These requirements are supported by multi-channel transmission, such as four 5 Gb/s CMOS LSIs, which is an effective approach to achieving an aggregate bandwidth of 20 Gb/s. There are two system problems in developing a multi-channel transmitter (TX) and receiver (RX) LSIs. One is the phase difference between multiple chips due to the data skew caused by differences between transmission cable lengths. The other is the frequency difference between the TX and RX system clocks. In response to these problems, we have developed compensation technology featuring the use of an elastic buffer for both the phase and frequency differences. Moreover, to achieve 6 Gb/s operation, a self-alignment phase detector with parallel output for a high-speed clock and data recovery circuit (CDR) and a 500 MHz fully pipelined 8B10B encoder are developed.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839776","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839776","","Aggregates;Bandwidth;Clocks;Communication cables;Costs;Data communication;Energy consumption;Flat panel displays;Frequency;Transmitters","CMOS digital integrated circuits;digital instrumentation;flat panel displays;large scale integration;receivers;transmitters","20 Gbit/s;2400 pixel;3200 pixel;500 MHz;CMOS LSI;compensation technology;digital display interface;elastic buffer;high-speed clock and data recovery circuit;multi-channel transmission;pipelined 8B10B encoder;receiver;transmitter;ultra-high-resolution flat panel display","","9","3","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 780 MHz PowerPC/sup TM/ microprocessor with integrated L2 cache","Bearden, D.R.; Caffo, D.G.; Anderson, P.; Rossbach, P.; Iyengar, N.; Petersen, T.A.; Jen-Tien Yen","Motorola Somerset Design Center, Austin, TX, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","90","91","This microprocessor implements the PowerPC/sup TM/ architecture and incorporates AltiVec/sup TM/ technology. Features include processor pipeline depth changes and memory subsystem enhancements for total system performance improvements through frequency scaling and sustained IPC. The processor is in 0.18 /spl mu/m 1.5V twin-well CMOS with local interconnect and 6 layers of copper interconnect. Using semi-custom flow, the chip includes a mixture of custom circuit macros for high-performance and high-density, and off-the-shelf datapath elements with standard cell control logic to enhance designer productivity. Circuits are static or 2-phase domino precharged, both footed and unfooted. The 2-phase clocking is augmented by delayed-reset clocks for unfooted circuits and by local delays in array macros. Each clock rising edge or self-timed delay has programmable adjustments for debug. Caches include fuse programmable row and column redundancy.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839704","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839704","","CMOS process;CMOS technology;Clocks;Delay;Frequency;Integrated circuit interconnections;Microprocessors;Pipelines;Power system interconnection;System performance","CMOS digital integrated circuits;cache storage;microprocessor chips;pipeline processing;redundancy;timing","0.18 micron;1.5 V;2-phase domino precharged;780 MHz;AltiVec technology;Cu;Cu interconnect;PowerPC architecture;PowerPC microprocessor;delayed-reset clocks;fuse programmable column redundancy;fuse programmable row redundancy;integrated L2 cache;memory subsystem enhancements;processor pipeline depth changes;static circuits;twin-well CMOS process;two-phase clocking","","13","","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 200 MHz digital communications processor","Giacalone, G.; Brightman, T.; Brown, A.; Brown, J.; Farrell, J.; Fortino, R.; Franco, T.; Funk, A.; Gillespie, K.; Gould, E.; Husak, D.; McLellan, E.; Peregoy, B.; Priore, D.; Sankey, M.; Stropparo, P.; Wise, J.","C-Port Corp., North Andover, MA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","416","417","Digital communications switching, routing and data processing are highly parallelizable and highly dynamic tasks. This digital communications processor (DCP) is a multiple-instruction multiple-data (MIMD) general-purpose communications processor implemented in a 0.25 /spl mu/m dual-gate n-well CMOS process with 6 layers of Al metal, 5 fine, and 1 coarse. The 2.51 cm/sup 2/ die contains 56M transistors and dissipates a maximum of 24 W at 2.5V Vdd.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839840","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839840","","Application software;Buffer storage;Communication system control;Context;Data processing;Digital communication;Ethernet networks;Fabrics;Payloads;Registers","CMOS digital integrated circuits;digital communication;digital signal processing chips;parallel processing","0.25 micron;2.5 V;200 MHz;24 W;CMOS chip;MIMD DCP;digital communications processor","","0","","1","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"0.35 /spl mu/m CMOS COFDM receiver chip for terrestrial digital video broadcasting","Mandl, C.; Bacher, M.; Krampl, G.; Kuttner, F.","Infineon Technol. Design Centers, Villach, Austria","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","76","77","Currently the first fully European DVB-T compliant single-chip COFDM receiver in a 0.35 /spl mu/m CMOS technology (with embedded DRAM) is a joint cooperation of Nokia and Infineon Technologies (formerly Siemens Semiconductors). Compared to other solutions, this receiver supports 2k, 8k demodulation standards for 6, 7 and 8MHz channels in a single mixed-signal chip device including all analog and digital data processing and error correction functions.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839698","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839698","","CMOS technology;Clocks;Digital video broadcasting;Frequency estimation;Frequency synchronization;Interpolation;Multimedia communication;OFDM;Sampling methods;Signal processing","CMOS integrated circuits;OFDM modulation;demodulation;digital video broadcasting;error correction;mixed analogue-digital integrated circuits","0.35 micron;6 to 8 MHz;CMOS technology;COFDM receiver chip;DVB-T;demodulation standards;embedded DRAM;error correction functions;mixed-signal chip device;terrestrial digital video broadcasting","","1","","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1 V CMOS switched-opamp switched-capacitor pseudo-2-path filter","Cheung, V.; Luong, H.; Wing-Hung Ki","Hong Kong Univ. of Sci. & Technol., Clear Water Bay, China","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","154","155","Switched-opamp (SO) techniques are explored to operate switched capacitor (SC) circuits in 1 V supply without on-chip voltage multiplier or low V/sub T/ devices. However, the existing SO techniques require isolating the opamp from the signal path by turning off completely either the entire opamp or its output stages after the integration phase. As a result, these SO techniques cannot be applied to realize the useful SC pseudo-N-path filters, which require an idle phase in the system for further signal processing. A modified SO technique implements an additional switchable opamp in parallel with the original switchable opamp but working in an alternative clock phase. As such, for every clock phase, there exists an opamp that is fully functional in the SC system. With the two switchable opamps both realized in a two-stage approach, it is sufficient to turn off only the output stages to isolate the signal path. The two switchable opamps are further combined to realize a single two-switchable-output-pair opamp to save power and area and to minimize the mismatch. To demonstrate the idea, a 1 V fully differential two-switchable-output-pair opamp is realized in a 0.5 /spl mu/m CMOS process with nMOS and nMOS threshold voltages 0.66 V and /spl sim/0.85 V respectively.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839728","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839728","","CMOS process;Clocks;Filters;Low voltage;MOS devices;Signal processing;Switched capacitor circuits;Switching circuits;Threshold voltage;Turning","CMOS analogue integrated circuits;band-pass filters;low-power electronics;operational amplifiers;switched capacitor filters","1 V;CMOS process;SC pseudo-2-path filter;SC pseudo-N-path filters;alternative clock phase;fully differential;low voltage supply;modified switched-op amp technique;single two-switchable-output-pair op amp;two-stage approach","","3","2","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Ultra-wide dynamic range 1.75 dB noise-figure, 900 MHz CMOS LNA","Gramegna, G.; Magazzu, A.; Sclafani, C.; Paparo, M.","STMicroelectron., Catania, Italy","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","380","381","Efforts toward single-chip transceivers for wireless communications motivate integration of the low-noise amplifier (LNA) in CMOS technology. However, LNA design for CDMA and W-CDMA/UMTS transceivers operating from 860 to 2150 MHz typically requires input IP3/spl ges/0 dBm and noise figure NF/spl les/1.8. A wide-dynamic-range 900 MHz CMOS LNA uses the CMOS part of an RF dedicated BiCMOS process with 0.35 /spl mu/m minimum channel length. The process features on-chip inductors with Q>8-10, nMOS f/sub T/>26 GHz and nMOS transistors separated from the substrate.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839824","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839824","","3G mobile communication;CMOS process;CMOS technology;Dynamic range;Low-noise amplifiers;Multiaccess communication;Noise figure;Radio frequency;Transceivers;Wireless communication","CMOS analogue integrated circuits;UHF amplifiers;UHF integrated circuits;code division multiple access;integrated circuit noise;transceivers","0.35 micron;1.75 dB;860 to 2150 MHz;900 MHz;CDMA;CMOS LNA;CMOS technology;IP3;W-CDMA/UMTS;dedicated BiCMOS process;low-noise amplifier;minimum channel length;noise figure;on-chip inductors;single-chip transceivers;transceivers;ultra-wide dynamic range;wireless communications","","9","1","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 90 mW 4 Gb/s equalized I/O circuit with input offset cancellation","Lee, M.-J.E.; Dally, W.; Chiang, P.","Comput. Syst. Lab., Stanford Univ., CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","252","253","Recently-described CMOS serial links operate at multiple gigabits/s signaling rates over several meters of cable. However, these previous links require large amounts of power and chip area, making them unsuitable for applications requiring hundreds of I/Os per chip. The best previously-published power and area above 4 Gb/s in CMOS are 310 mW and 0.6 mm/sup 2/. Integration of a hundred of these I/Os would burn more than 30 W of power and consume 60 mm/sup 2/ of chip area. The 4 Gb/s transceiver described here dissipates only 90 mW and requires less than 0.1 mm/sup 2/ chip area. This transceiver achieves low-power and low area using an input-multiplexed transmitter architecture, a regulated CMOS inverter-based delay-locked loop (DLL), and receiver offset calibration.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839772","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839772","","Bandwidth;Circuit testing;Clocks;Delay lines;Finite impulse response filter;Frequency;Multiplexing;Preamplifiers;Transceivers;Transmitters","CMOS integrated circuits;calibration;delay lock loops;low-power electronics;mixed analogue-digital integrated circuits;transceivers","4 Gbit/s;90 mW;chip area;equalized I/O circuit;input offset cancellation;input-multiplexed transmitter architecture;low-power electronics;receiver offset calibration;regulated CMOS inverter-based delay-locked loop;transceiver","","21","5","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1 GHz single-issue 64 b PowerPC processor","Hofstee, P.; Aoki, N.; Boerstler, D.; Coulman, P.; Dhong, S.; Flachs, B.; Kojima, N.; Kwon, O.; Lee, K.; Meltzer, D.; Nowka, K.; Park, J.; Peter, J.; Posluszny, S.; Shapiro, M.; Silberman, J.; Takahashi, O.; Weinberger, B.","IBM Austin Res. Lab., TX, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","92","93","This 64 b single-issue PowerPC processor contains 19M transistors and is fabricated in 0.12 /spl mu/m L/sub eff/ six-layer copper interconnect CMOS. Nominal processor clock frequency is 1.0 GHz. At the fast end of the process distribution the processor reaches 1.15 GHz (1.87 V, 101/spl deg/C, 112 W). As in a previous design, nearly the entire processor is implemented using delayed-reset and self-resetting dynamic circuit macros. New contributions include: (1) a fully pipelined, four execution-stage IEEE double-precision floating-point unit (FPU) with fused multiply-add. 2) Sum-addressed memory management units (MMUs) and 64 kB 2-cycle caches. (3) Support for the full 64 b PowerPC instruction set. (4) Dynamic PLA-based control. (5) A microarchitecture and floorplan that balances critical paths. (6) Delayed-reset dynamic circuits that support stress testing (burn-in). 7) Improved clock generation and distribution.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839705","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839705","","CMOS process;Circuit testing;Clocks;Copper;Delay;Energy management;Frequency;Integrated circuit interconnections;Memory management;Stress control","CMOS digital integrated circuits;copper;floating point arithmetic;microprocessor chips;pipeline processing;very high speed integrated circuits","1 to 1.15 GHz;1.87 V;112 W;2-cycle caches;64 bit;64 kB;Cu;IEEE double-precision FPU;PowerPC instruction set support;clock distribution;clock generation;delayed-reset dynamic circuit macros;dynamic PLA-based control;floating-point unit;four execution-stage;fully pipelined architecture;fused multiply-add;memory management units;self-resetting dynamic circuit macros;single-issue PowerPC processor;six-layer Cu interconnect CMOS process;sum-addressed MMUs","","20","3","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A CMOS ultrasound range finder microsystem","Kuratli, C.; Qiuting Huang","Integrated Syst. Lab., Eidgenossische Tech. Hochschule, Zurich, Switzerland","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","180","181","Ultrasound (US) range finders are used for contact-less distance measurements in many industrial applications. They can be used to determine liquid levels or the position of objects. The use of US for the measurement has the advantage over other methods (light) of being insensitive to dusty environment and almost independent of the object material. Existing range finders are based on piezoceramic US transducers, which tend to be bulky and expensive. For those applications where space is limited and the measurement of short distances is limited by the blind space of existing sensors, a miniaturized short range distance sensor is desirable. This fully-integrated monolithic range finder microsystem has the advantage of both size and cost, especially because the microsystem fabrication is based on a standard CMOS technology. This paper shows the schematic of the US range finder microsystem, which consists of two microtransducers (transmitter/receiver) enclosed in a dedicated sensor package.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839739","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839739","","CMOS technology;Costs;Distance measurement;Extraterrestrial measurements;Fabrication;Piezoelectric materials;Space technology;Transducers;Ultrasonic imaging;Ultrasonic variables measurement","CMOS integrated circuits;distance measurement;microsensors;ultrasonic measurement;ultrasonic transducers","CMOS ultrasound range finder microsystem;microtransducer;monolithic sensor;noncontact distance measurement","","2","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1/3-inch 1.3M pixel single-layer electrode CCD with a high-frame-rate skip mode","Hatano, K.; Fummiya, M.; Murakami, I.; Kawasaki, T.; Ogawa, C.; Nakashiba, Y.","ULSI Device Dev. Lab., NEC Corp., Sagamihara, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","112","113","A 1/3-inch 1.3M pixel interline-transfer charge-coupled-device (IT-CCD) image sensor is described for digital camera applications. A 0.25 /spl mu/m-gap single-layer poly-Si is used for the CCD electrodes. The vertical CCD (V-CCD) of the image sensor has ten-phase metal wiring to enable various charge-transfer modes. We have now developed and tested a high-frame-rate skip mode (75 frame/s) and an advanced 3:1 interlaced-scan mode. We developed a method of separately implanting boron ions for the V-CCD and horizontal CCD (H-CCD) in single-layer electrode CCDs with small pixels, to maintain a high charge-transfer efficiency. Furthermore, reducing the pixel size degrades the light-gathering capability of the on-chip microlenses, reducing the sensitivity for a given camera-iris aperture (f number). A new thin-flattened-layer microlens improved the sensitivity of the device. At an f number of 1.4, for example, there was an 18% increase in sensitivity.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839714","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839714","","Boron;Charge coupled devices;Digital cameras;Electrodes;Image sensors;Lenses;Microoptics;Pixel;Testing;Wiring","CCD image sensors;microelectrodes;microlenses","0.25 micron;0.33 in;1.3 Mpixel;camera-iris aperture;charge-transfer efficiency;charge-transfer modes;high-frame-rate skip mode;horizontal CCD;interlaced-scan mode;interline-transfer charge-coupled-device;light-gathering capability;on-chip microlenses;single-layer electrode CCD;ten-phase metal wiring;thin-flattened-layer microlens;vertical CCD","","3","","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Chip-package co-design of a 5 GHz RF front-end for WLAN","Wambacq, P.; Donnay, S.; Pieters, P.; Diels, W.; Vaesen, K.; De Raedt, W.; Beyne, E.; Engels, M.; Bolsens, I.","IMEC, Leuven, Belgium","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","318","319","Single-package integration of complete transceivers based on a thin-film MCM technology (MCM-D) with integrated passives is demonstrated with a 6.7/spl times/6.5 mm/sup 2/ single-package front-end. This front-end includes the RF blocks and two RF bandpass filters of a 5 GHz WLAN receiver.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839797","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839797","","Band pass filters;CMOS technology;Capacitors;Conducting materials;Dielectric substrates;Inductors;Radio frequency;Transceivers;Voltage-controlled oscillators;Wireless LAN","integrated circuit packaging;multichip modules;transceivers;wireless LAN","5 GHz;MCM-D technology;RF front-end;WLAN receiver;chip-package co-design;transceiver","","11","","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A variable-frequency parallel I/O interface with adaptive power supply regulation","Gu-Yeon Wei; Jaeha Kim; Liu, D.; Sidiropoulos, S.; Horowitz, M.","Comput. Syst. Lab., Stanford Univ., CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","298","299","Adaptive power supply regulation reduces power dissipation in DSP and microprocessor cores. A technique extends this concept to a high-performance parallel input/output (I/O) interface. An inverter, used as the basic delay element in the core of a dual-loop delay-locked loop (DLL), has delay controlled by the supply voltage. This control voltage is replicated by a high-efficiency switching supply to power the rest of the interface and to maximize energy-efficient operation.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839789","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839789","","Circuit testing;Clocks;Delay;Frequency;Inverters;Power supplies;Regulators;Timing jitter;Transmitters;Voltage control","delay lock loops;digital signal processing chips;microprocessor chips;power supply circuits","DSP;adaptive power supply regulation;dual loop delay locked loop;energy efficiency;inverter;microprocessor;power dissipation;variable frequency parallel input-output interface","","5","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 40 mm/sup 2/ 3 V 50 MHz 64 Mb 4-level cell NOR-type flash memory","Campardo, G.; Micheloni, R.; Commodaro, S.; Yero, E.; Zammabio, M.; Mognoni, S.; Sacco, A.; Picca, M.; Manstleita, A.; Scotti, M.; Motta, I.; Golla, C.; Pierin, A.; Ohba, A.; Fulatsuya, T.; Makabe, R.; Kawai, S.; Kai, Y.; Shimizu, S.; Ohnakado, T.; Sugihara, I.; Bez, R.; Grossi, A.; Modelli, A.; Khouri, P.O.; Torelli, G.","Memory Product Group, STMicroelectron., Agrate Briarza, Italy","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","274","275","The ever increasing demand for denser flash memories leads to the multilevel (ML) storage approach, where any memory cell is programmed to one of m=2/sup n/ predetermined states and can hence store n bits. This 64 Mb 4-level cell (2b/cell) flash memory device uses a triple-metal triple-well p-bulk 0.18 /spl mu/m CMOS process featuring shallow trench isolation (STI) for denser memory array packing. The device (programming channel hot electron injection, erasing Fowler-Nordheim tunneling) is organized in 64 identical sectors (512 rows by 1024 columns) with a NOR architecture. Data input/output (I/O) can be selected (16 or 32). A dedicated pad supplies the I/O buffers to allow direct interfacing to external low voltage (i.e., 1.8 V) devices, as is required in most portable applications. The pull-up p-channel transistor in the output buffer is driven with a negative-bootstrapped voltage to provide adequate drive capability at low supply voltage (switching time is 10 ns with a 50 pF load at 1.8 V). All high voltages needed for memory operation (programming, erasing, and reading) are generated on-chip by charge-pump voltage multipliers, starting from the single 3 V supply. Reading can be both in asynchronous mode (130 ns access time) and in burst mode. For the latter, continuous and pipeline modes are provided, with up to 50 MHz data rate and different data output latency and burst size. Both sequential and interleaved data output is available. To achieve sufficiently tight threshold voltage distributions, stair-case-gate voltage programming and program and verify techniques are used.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839782","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839782","","Charge pumps;Decoding;Error correction codes;Flash memory;Integrated circuit modeling;Low voltage;Research and development;Threshold voltage;Throughput;Writing","CMOS memory circuits;NOR circuits;PLD programming;flash memories;redundancy;tunnelling","0.18 micron;3 V;50 MHz;64 Mbit;NOR architecture;NOR-type flash memory;charge-pump voltage multipliers;continuous mode;erasing Fowler-Nordheim tunneling;four-level memory cell;interleaved data output;memory array;multilevel storage approach;p-bulk CMOS process;pipeline mode;programming channel hot electron injection;sequential data output;shallow trench isolation;stair-case-gate voltage programming;threshold voltage distributions;triple-metal triple-well process","","5","4","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 3 GHz, 32 dB CMOS limiting amplifier for SONET OC-48 receivers","Sackinger, E.; Fischer, W.C.","Lucent Technol., AT&T Bell Labs., Murray Hill, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","158","159","An optical receiver front-end for SONET OC-48 (2.5 Gb/s) is shown. The limiting amplifier (LA) receives a small-non-return to zero (NRZ) voltage signal (e.g., 8 mV/sub pp/) from the transimpedance amplifier (TIA) and amplifies it to a level (e.g. 250 mV/sub pp/) sufficient for the reliable operation of the clock and data recovery circuit. The noise contribution of the LA must be small compared to that of the TIA so that the overall bit error rate and sensitivity are not affected adversely. Currently, commercial 2.5 Gb/s SONET systems are composed of several discrete chips implemented in GaAs and more recently silicon bipolar technology. The future trend, however, is to integrate most of the front-end together with the digital framer on a single CMOS chip. Furthermore, the integration of multiple 2.5 Gb/s channels on a single CMOS chip is desirable for wavelength division multiplexing (WDM) application. CMOS amplifiers for optical receivers and related applications with bandwidths up to 2.1 GHz are recently reported. This CMOS limiting amplifier with improved bandwidth (3 GHz) and noise figure (16 dB) is suitable for 2.5 Gb/s SONET receivers. Power dissipation is 53 mW and the chip is fabricated in a standard 2.5 V, 0.25 /spl mu/m CMOS technology. This result is achieved with: (i) Inverse scaling to increase gain-bandwidth and reduce power dissipation while keeping noise and offset voltage low and (ii) active inductors to increase gain-bandwidth and improve gain stability. The active area of the amplifier is 0.03 mm/sup 2/, less than 10% that of a comparable design with spiral inductors.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839730","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839730","","Active inductors;Bandwidth;CMOS technology;Operational amplifiers;Optical amplifiers;Optical receivers;Optical signal processing;Power dissipation;SONET;Wavelength division multiplexing","CMOS analogue integrated circuits;MMIC amplifiers;SONET;field effect MMIC;operational amplifiers;optical receivers","2.5 Gbit/s;3 GHz;32 dB;CMOS limiting amplifier;SONET OC-48 receivers;active inductors;clock and data recovery circuit;gain stability;inverse scaling;optical receiver front-end;reduced power dissipation;single CMOS chip;small NRZ voltage signal;transimpedance amplifier","","5","12","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 16 Mb 400 MHz loadless CMOS four-transistor SRAM macro","Takeda, K.; Aimoto, Y.; Nakamura, N.; Toyoshima, H.; Iwasaki, T.; Noda, K.; Matsui, K.; Itoh, S.; Masuoka, S.; Horiuchi, T.; Nakagawa, A.; Shimogawa, K.; Takahashi, H.","NEC Corp., Sagamihara, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","264","265","0.18 /spl mu/m logic process technologies have recently been used to develop a loadless CMOS four-transistor SRAM cell (4T-cell) whose size (1.934 /spl mu/m/sup 2/) is only 56% that of a conventional six-transistor SRAM cell (6T-cell). Using this 4T-cell technology. The authors present a 16 Mb, 400 MHz SRAM macro which features: (1) an end-point dual-pulse driver (EDD) for stable data hold and minimum cycle time, (2) word-line-voltage-level compensation (WLC) for stable static data hold, and (3) an all-adjoining twist bit-line (ATBL) to reduce bit-line coupling capacitance.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839777","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839777","","CMOS logic circuits;CMOS technology;Capacitance;Coupling circuits;FETs;Monitoring;National electric code;Random access memory;Temperature;Voltage","CMOS memory circuits;SRAM chips;capacitance;circuit stability;compensation;high-speed integrated circuits","0.18 micron;16 Mbit;400 MHz;SRAM cell;all-adjoining twist bit-line;bit-line coupling capacitance reduction;end-point dual-pulse driver;four-transistor SRAM macro;loadless CMOS SRAM macro;logic process technologies;stable data hold;word-line-voltage-level compensation","","4","10","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"The new millennium: wireless technologies for a truly mobile society","Weinberger, G.","Infineon Technol., Munich, Germany","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","20","24","Universal access to a wide range of telecommunication services, from speech over multimedia to navigation and mobile computing, must be provided for the mobile society of the next millennium. The backbone of this scenario is a worldwide high-bandwidth wireless system. The wireless terminals of the next millennium, comprising all conceivable services in small size with long operating time require significant improvements in all underlying technologies as well as new architectures and new development strategies and design tools. The computing power needed from several tens of millions transistors at high clock rates requires new approaches simultaneously to allow maximum performance and minimum leakage current. Revived conversion principles like direct downconversion start to be seen in volume production. These concepts put most selection into baseband, avoiding a SAW filter and drastically reducing the number of RF blocks. Power amplifiers still use expensive GaAs HBTs. New concepts will improve power-added efficiency and give GaAs a push. For low-transmit-power applications, silicon PAs with higher performance and lower cost soon will be feasible. MEMS technologies will allow integration of mechanical antenna switches as well as other discrete RF circuitry. The remaining discretes will be integrated by advanced packaging technologies such as subsystem assembly, multi-chip or system module packages. With present growth rates, the sales of wireless terminals will exceed those of computers and internet nodes. These terminals will drive CMOS technology.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839677","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839677","","CMOS technology;Gallium arsenide;Integrated circuit technology;Mobile computing;Multimedia computing;Navigation;Packaging;Radio frequency;Speech;Telecommunication services","CMOS integrated circuits;micromechanical devices;mobile communication;packaging;telecommunication services","CMOS technology;MCM;MEMS technologies;advanced packaging technologies;development strategies;direct downconversion;high-bandwidth wireless system;leakage current;low-transmit-power applications;mobile society;operating time;power-added efficiency;subsystem assembly;system module packages;telecommunication services;volume production;wireless technologies","","6","1","","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit /spl Delta//spl Sigma/ modulation at 8x oversampling ratio","Fujimori, I.; Longo, L.; Hairapetian, A.; Seiyama, K.; Kosic, S.; Cao, J.; Shu-Iap Chan","AKM Semicond., San Diego, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","338","339","This 16b, 2.5 MHz output rate ADC is intended for xDSL and high-speed instrumentation applications. A fourth-order cascaded /spl Delta//spl Sigma/ modulator (/spl Delta//spl Sigma/M) operating at 20 MHz employs multibit quantization and dynamic element matching (DEM) to make all quantization noise contributions negligible at an oversampling ratio (OSR) of eight. The ADC achieves 90 dB signal-to-noise ratio (SNR) in a 1.25 MHz bandwidth, and 102 dB spurious free dynamic range (SFDR) with 270 mW dissipation.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839806","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839806","","Bandwidth;Circuit noise;Clocks;Delta modulation;Dynamic range;Large Hadron Collider;Noise shaping;Quantization;Semiconductor device noise;Signal to noise ratio","cascade networks;digital subscriber lines;high-speed integrated circuits;integrated circuit noise;quantisation (signal);sigma-delta modulation","16 bit;2.5 MHz;20 MHz;370 mW;ADC;cascaded multibit sigma-delta modulation;dynamic element matching;high-speed instrumentation;multibit quantization;output rate;oversampling ratio;quantization noise contributions;signal-to-noise ratio;spurious free dynamic range;xDSL","","0","6","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Electromagnetically shielded high-Q CMOS-compatible copper inductors","Hongrui Jiang; Yeh, J.-L.A.; Ye Wang; Norman Tien","Cornell Univ., Ithaca, NY, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","330","331","On-chip inductors are valuable components in radio-frequency (RF) circuits, which find widespread applications in wireless communication. The performance of current on-chip spiral inductors generally suffers from low quality factor (Q), the detrimental coupling between the device and its ambient via the silicon substrate, and the lack of a good RF ground plane because of the lossy substrate. A solution to these issues is to build a suspended spiral inductor over a cavity whose bottom plane and side-walls are metallized. The deep cavity can dramatically reduce the electromagnetic coupling and the parasitic capacitance between the inductor and the substrate, increasing Q and the self-resonant frequency.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839803","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839803","","Copper;Coupling circuits;Inductors;Metallization;Performance loss;Q factor;Radio frequency;Silicon;Spirals;Wireless communication","CMOS integrated circuits;Q-factor;copper;electromagnetic shielding;inductors","CMOS IC;Cu;RF circuit;electromagnetic coupling;electromagnetic shielding;on-chip spiral inductor;parasitic capacitance;quality factor;self-resonant frequency;silicon substrate;wireless communication","","14","","7","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 500 Mb/s disk drive read channel in 0.25 /spl mu/m CMOS incorporating programmable noise predictive Viterbi detection and trellis coding","Nazari, N.","Marvell Semicond. Inc., Sunnyvale, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","78","79","The hard disk drive (HDD) market continues its growth of more than 60% per year in area density. Use of higher spindle rotational speeds is also a HDD market trend over recent years. A combination of these two factors require read channel speed increases in excess of 40% annually to keep up with the HDD requirements. To keep pace with areal density curve, read channel speed alone is not enough. Besides data transfer rate, the effective number of user bits per magnetic transition is also increased. Therefore, more sophisticated signal processing and coding schemes are necessary. In fact, 3.5dB signal processing gain over the previous generation extended class IV partial response (EPR4) is measured at user bit density (UBD) of 3.0. The signal processing features of the 500Mb/s device are described.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839699","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839699","","Adaptive filters;Adders;Detectors;Disk drives;Finite impulse response filter;Magnetic separation;Polynomials;Semiconductor device noise;Signal processing;Viterbi algorithm","CMOS integrated circuits;Viterbi detection;disc drives;hard discs;trellis codes","0.25 micron;500 Mbit/s;CMOS;area density;disk drive read channel;hard disk drive;programmable noise predictive Viterbi detection;read channel speed;signal processing;spindle rotational speeds;trellis coding;user bit density","","6","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A CMOS nested chopper instrumentation amplifier with 100 nV offset","Bakker, A.; Thiele, K.; Huijsing, J.","Delft Univ. of Technol., Netherlands","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","156","157","Offset and 1/f noise have been major enemies for analog IC designers since the enormous increase of the market for digital applications forced them to develop analog front ends in standard CMOS technology. Because static techniques like trimming cannot reduce 1/f noise, solutions had to be found in dynamic offset cancellation. The current work presents an improvement of the chopper amplifier concept, called the nested chopper amplifier. It is shown that with this architecture the residual offset is reduced to <100 nV, while retaining minimal thermal noise in the signal band.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839729","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839729","","Analog integrated circuits;Application specific integrated circuits;CMOS analog integrated circuits;CMOS integrated circuits;CMOS technology;Choppers;Instruments;Integrated circuit noise;Noise cancellation;Noise reduction","1/f noise;CMOS analogue integrated circuits;choppers (circuits);instrumentation amplifiers;integrated circuit noise;thermal noise","1/f noise;100 nV;CMOS technology;dynamic offset cancellation;minimal thermal noise;nested chopper instrumentation amplifier;spinning-current Hall sensor","","6","6","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A micropower programmable DSP powered using a MEMS-based vibration-to-electric energy converter","Amirtharajah, R.; Meninger, S.; Mur-Miranda, J.O.; Chandrakasan, A.; Lang, J.","MIT, Cambridge, MA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","362","363","An ultra-low-power programmable DSP for sensor applications enables systems to be powered by ambient vibration. The three-chip system consists of a MEMS transducer that converts vibration to a voltage delivered to a conversion IC. The conversion IC creates a stable power supply that provides energy to the sensor DSP load. The system exploits ambient mechanical vibration as its energy source.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839816","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839816","","Capacitors;Digital signal processing;Digital signal processing chips;Etching;Filtering;Filters;Fingers;Transducers;Vibrations;Voltage","computer power supplies;digital signal processing chips;micromechanical devices;power supply circuits","MEMS-based vibration-to-electric energy converter;ambient vibration;conversion IC;energy source;micropower programmable DSP;sensor applications;stable power supply","","13","3","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An RF transceiver for digital wireless communication in a 25 GHz Si bipolar technology","Puma, G.L.; Hadjizada, K.; Van Waasen, S.; Grewing, C.; Schrader, P.; Geppert, W.; Hanke, A.; Seth, M.; Heinen, S.","Design Center, Infineon Technol., Dusseldorf, Germany","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","144","145","The transceiver chip targets the digital enhanced cordless telecommunication (DECT) standard. Integration level and cost are driven by competition in the wireless market. The transceiver IC is realized on the 25 GHz bipolar process. It is primarily suitable for FSK digital mobile radio portable and base stations. The transceiver IC integrates the complete synthesizer including PLL and fully-integrated VCOs for transmit and receive. The receiver is a single-conversion heterodyne architecture with an image-reject frontend. For demodulation of the FSK modulated signal a coincidence demodulator requiring no external adjustment is used. The IC is packaged in a low-cost TSSOP 38 package. The complete transceiver operates from 3.1 V to 5.1 V and needs no external tuning or trimming.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839724","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839724","","Bipolar integrated circuits;Communication standards;Costs;Demodulation;Frequency shift keying;Integrated circuit packaging;Radio frequency;Telecommunication standards;Transceivers;Wireless communication","UHF integrated circuits;bipolar MMIC;cordless telephone systems;demodulators;digital radio;elemental semiconductors;heterodyne detection;integrated circuit packaging;phase locked loops;silicon;transceivers","2 GHz;25 GHz;3.1 to 5.1 V;DECT standard;PLL;RF transceiver;Si;bipolar technology;coincidence demodulator;demodulation;digital enhanced cordless telecommunication;digital wireless communication;fully-integrated VCOs;image-reject frontend;low-cost TSSOP 38 package;single-conversion heterodyne architecture","","1","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A GHz IA-32 architecture microprocessor implemented on 0.18 /spl mu/m technology with aluminum interconnect","Green, P.K.","Intel Corp., Hillsboro, OR, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","98","99","A 28M transistor 0.18 /spl mu/m CMOS microprocessor uses aluminum interconnect to defer the cost of copper technology conversion by one process generation with little design-effort impact. The implementation is an architectural superset of a previous Pentium (R) III Processor implemented in 0.25 /spl mu/m CMOS. Feature additions include: placement of 256 k L2 advanced transfer cache on die with re-optimized data width and latency. Speed step dual-voltage VCC support for enhanced mobile products. The bandwidth to L2 cache is increased to 16 GB/s at 1.0 GHz utilizing a 256 bit data bus with >4x reduction in latency. The L2 architecture is easily scalable to enable variations of the design with different cache sizes. Advanced system buffering in the memory subsystem increases utilization of system bus bandwidth. System bus bandwidth is 1.066 GB/s utilizing a 64 b data bus operating at 133 MHz. The chip runs at 1 GHz core frequency at room temperature and nominal voltage. This performance milestone is achieved by enabling full utilization of 0.18 /spl mu/m transistor performance with rigorous attention to wire engineering. This did not require the use of either copper interconnect or dual Vt.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839708","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839708","","Aluminum;Bandwidth;CMOS process;CMOS technology;Copper;Costs;Delay;Microprocessors;System buses;Transistors","CMOS digital integrated circuits;aluminium;cache storage;integrated circuit interconnections;microprocessor chips;very high speed integrated circuits","0.18 micron;1 GHz;133 MHz;16 GB/s;256 kbit;64 bit;Al;Al interconnect;CMOS microprocessor;IA-32 architecture microprocessor;L2 advanced transfer cache;memory subsystem;onchip cache;system buffering;system bus bandwidth","","8","","","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"On-chip inductance modeling of VLSI interconnects","Xiaoning Qi; Kleveland, B.; Zhiping Yu; Wong, S.; Dutton, R.; Young, T.","Center for Integrated Syst., Stanford Univ., CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","172","173","At gigahertz frequencies, long interconnect wires exhibit transmission line behavior. Using copper and wider wires for major signal and power/ground lines, inductive impedance (j/spl omega/L) could become comparable to the resistive component of the wire (R). Due to the inductance, delay increases, over-shoot occurs, and inductive crosstalk can no longer be ignored. Inductive effects were recently demonstrated in 4 mm-long lines in a 0.25 /spl mu/m process. The extracted delays of a typical clock line from this test chip are shown. While the delay is a linear function of line length, the RC delay increases with the square of the line length. As a result, the inductive effects are actually more prominent for lines with intermediate lengths. The inductive effects for the intermediate length buses as well as local clocks must be considered. As technology is scaled, the gate delay time will continue to be reduced while the delay of short, low-resistive clock lines will remain constant. The inductive effects will therefore become prominent for progressively short lines. The article shows simulated inductance effects on crosstalk. Larger coupling and ringing effects are observed when inductive coupling is included in the simulation. Currently, the inductive effects are only considered for a few global clocks and buses, which is insufficient for future designs. Although 3D electromagnetic full wave solvers are available, they cannot manage the complexity of today's integrated circuits. To model the inductive effects of intermediate-length buses as well as local clocks, a fast automated inductance extraction and verification tool is necessary.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839736","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839736","","Clocks;Coupling circuits;Crosstalk;Delay effects;Frequency;Inductance;Integrated circuit interconnections;Power transmission lines;Very large scale integration;Wires","VLSI;crosstalk;delays;inductance;integrated circuit interconnections;integrated circuit modelling;wiring","3 to 8 mm;RC delay;VLSI interconnects;gigahertz frequencies;inductance extraction;inductance verification tool;inductive coupling;inductive crosstalk;inductive impedance;interconnect wires;linear function;local clocks;low-resistive clock lines;on-chip inductance modeling;power/ground lines;resistive component;ringing effects;transmission line behavior","","12","2","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Atoms to applets: building systems ICs in the 21/sup st/ century","Pinto, M.R.","Microelectron. Group, Lucent Technol., Allentown, PA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","26","30","Enabled by the seemingly never-ending progress of silicon technology, the scope of the task of developing an IC has been broadening-orders of magnitude beyond that which worried industry leaders in the early sixties. As we enter the new millennium, devices are being fabricated using processes managed at atomic levels while IC design involves detailed systems engineering, including direct consideration or even incorporation of application content. By attempting to leverage that entire chain of associated technologies, ever more powerful end-user functionality is enabled, e.g., mobile information access at the most practical costs, power levels, and form factors. Underlying this revolution is that on-chip interconnect is cheaper than going off-chip and the cost of nearly any component on a chip has been consistently reduced 20-30% per year. Additionally, the corresponding improvements in overall system power dissipation, miniaturization, and I/O bandwidth have driven integration of what once were considered distinct technologies, e.g., logic, analog, memory, and RF. While the vision of completely monolithic systems is practical, a level of analysis much more complex than that for the homogeneous CMOS IC is required to justify appropriate directions. Looking further forward, exponential improvements clearly cannot continue forever, and limitations may arise from a variety of interrelated sources-physics, economics, complexity of the task, or lack of applications.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839678","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839678","","Application specific integrated circuits;Content management;Cost function;Design engineering;Engineering management;Power engineering and energy;Power system interconnection;Power system management;Silicon;Systems engineering and theory","integrated circuit design;integrated circuit economics;integrated circuit interconnections;low-power electronics","I/O bandwidth;IC design;application content;economics;end-user functionality;form factors;mobile information access;on-chip interconnect;power levels;system power dissipation;systems engineering","","2","","13","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Clock-powered CMOS VLSI graphics processor for embedded display controller application","Athas; Tzartzanis, N.; Mao, W.; Lai, R.; Chong, K.; Peterson, L.; Bolotski, M.","Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","296","297","This paper describes a 16 b clock-powered microprocessor that dissipates only 2.9 mW at 15.8 MHz from laboratory measurements. Clock-powered logic (CPL) has been developed as a new approach for designing and building low-power VLSI systems. In CPL, the clock signals serve as a source of ac power for the large on-chip capacitive loads. By exploiting adiabatic charging and an energy conserving clock driver, it is possible to build ultra-low-power CMOS processors with this approach. Previously, a CPL processor was demonstrated in a 0.5 /spl mu/m n-well CMOS process. Laboratory measurements confirmed that it was possible and practical to recover and reuse large amounts (upwards of 80%) of the on-chip capacitive energy for a 16 b pipelined general-purpose CMOS processor. The measurements and simulation data analysis also pointed out some of the shortcomings of the original design approach which limited the speed, voltage scalability, and robustness of the processor.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839788","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839788","","Buildings;CMOS logic circuits;CMOS process;Clocks;Displays;Graphics;Laboratories;Logic design;Microprocessors;Very large scale integration","CMOS digital integrated circuits;VLSI;display instrumentation;embedded systems;low-power electronics;microcontrollers;microprocessor chips","0.5 micron;15.8 MHz;16 bit;2.9 mW;CMOS VLSI graphics microprocessor;adiabatic charging;clock-powered logic;embedded display controller;low-power system","","4","2","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1 GIPS 1 W single-chip tightly-coupled four-way multiprocessor with architecture support for multiple control flow execution","Nishi, N.; Inoue, T.; Nomura, M.; Matsushita, S.; Torii, S.; Shibayama, A.; Sakai, J.; Ohsawa, T.; Nakamura, Y.; Shimada, S.; Ito, Y.; Edahiro, M.; Mizuno, M.; Minami, K.; Matsuo, O.; Inoue, H.; Manabe, T.; Yamazaki, T.; Nakazawa, Y.; Hirota, Y.; Yamada, Y.; Onoda, N.; Kobinata, H.; Ikeda, M.; Kazama, K.; Ono, A.; Horiuchi, T.; Motomura, M.; Yamashina, M.; Fukuma, M.","NEC Corp., Kanagawa, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","418","419","A 125 MHz 1 GIPS at 1.3 V 1 W microprocessor with single-chip tightly-coupled multiprocessor architecture and low-voltage circuits is targeted to high-performance and low-power embedded systems, especially smart information terminals. This paper shows an entire chip diagram integrating four tightly-coupled processors. Each processing element (PE) is in-order two-way issue superscalar with two ALU pipelines. A power-management unit (PMU) cuts off the leakage current of each power-control domain independently using dedicated power switches.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839841","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839841","","Automatic control;Buffer storage;Control systems;Data mining;Microprocessors;National electric code;Pollution;Registers","embedded systems;low-power electronics;microprocessor chips;multiprocessing systems","1 GIPS;1 W;1.3 V;125 MHz;ALU pipeline;leakage current;low-power embedded system;low-voltage circuit;microprocessor;multiple control flow execution;power management unit;single-chip tightly-coupled multiprocessor architecture;smart information terminal;superscalar processing element","","9","1","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1.25 Gb/s CMOS receiver core with plesiochronous clocking capability for asynchronous burst data acquisition","Yoshikawa, T.; Yoshida, T.; Ebuchi, T.; Yamauchi, H.","Matsushita Electr. Ind. Co. Ltd., Osaka, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","254","255","To realize GB/s data acquisition while suppressing EMI problems, multiport (parallel) optical interconnection is desired. In multiport optical interconnections, a CMOS receiver core in the receiver (which receives serial data from PD array and amplifier) must have (i) >1 Gb/s data acquisition capability with clock recovery for reception of long data streams, (ii) asynchronous burst data acquisition capability to avoid complicated data modulation, (iii) low power dissipation required for multiport receiver LSIs. The authors present a prototype chip, which is fabricated in a 0.25 /spl mu/m CMOS process, to implement these requirements.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839773","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839773","","Clocks;Data acquisition;Electromagnetic interference;Optical amplifiers;Optical arrays;Optical interconnections;Optical receivers;Power dissipation;Prototypes;Semiconductor optical amplifiers","CMOS integrated circuits;application specific integrated circuits;data communication equipment;digital communication;low-power electronics;optical receivers;synchronisation;timing","0.25 micron;1.25 Gbit/s;ASIC;CMOS process;CMOS receiver core;asynchronous burst data acquisition;clock recovery;low power dissipation;multiport optical interconnections;multiport receiver LSI;plesiochronous clocking capability","","1","","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"76 Hz automotive radar chipset with stabilizing method for face-down high-frequency circuits","Watanabe, Y.; Hirose, T.; Uchino, H.; Ohashi, Y.; Aoki, S.; Aoki, Y.; Okubo, N.","Fujitsu Labs. Ltd., Atsugi, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","326","327","Intelligent transport systems (ITS) is a new field of electronics for the coming century. Automotive radar is one of the biggest challenges among them. The frequency allocated for automotive radar is 76 GHz in US, Europe, and Japan. Due to the short wavelength of the radar, several difficulties arise for commercial use. Technologies for cost reduction are required even for the high-frequency applications. A circuit design method for low cost 76 GHz radar chipsets is described here.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839801","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839801","","Automotive engineering;Coplanar transmission lines;Costs;Distributed parameter circuits;Frequency;Packaging;Power transmission lines;Proximity effect;Radar;Resistors","automotive electronics;circuit stability;road vehicle radar","76 GHz;automotive radar chipset;face-down high-frequency circuit stabilization;intelligent transport system","","1","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 120 dB multi-bit SC audio DAC with second-order noise shaping","Xue-Mei Gong; Gaalaas, E.; Alexander, M.; Hester, D.; Walburger, E.; Bian, J.","Cirrus Logic, Austin, TX, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","344","345","The 24 b consumer audio formats such as DVD-A make low-cost, high-performance audio converters essential. Multi-bit /spl Sigma//spl Delta/ modulators are the preferred choice for converters achieving high performance, especially in DACs. Compared with continuous-time, current mode DACs, a SC architecture provides significantly higher clock-jitter tolerance and eliminates inter-symbol interference. The performance of conventional 1 b SC DACs is limited by severe post-filtering needs and constrained signal swings due to poor modulator stability. The relaxed filtering needs and better modulator stability of a multi-bit approach make the multi-bit DAC an attractive alternative. However, nonlinearity caused by sampling element mismatch must be overcome to produce a low-distortion device. Second-order dynamic element matching (DEM) is used to address the nonlinearity issue. The second-order DEM technique used here is an improvement on the second-order data weighted averaging (2DWA) DEM technique reported previously. The DAC using this DEM achieves 100 dB THD and -120dB integrated noise over 20 kHz band. The 9.4 mm/sup 2/ chip is fabricated in a 0.35 /spl mu/m DPTM CMOS process. The analog part operates on a 5 V supply and the digital part operates at both 3.3 V and 5 V. The chip consumes <200 mW when the digital part operates at 3.3 V.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839809","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839809","","Clocks;Filtering;Interference constraints;Interference elimination;Logic devices;Low pass filters;Noise shaping;Sampling methods;Stability;Voltage","CMOS integrated circuits;audio signal processing;circuit stability;digital-analogue conversion;interference suppression;mixed analogue-digital integrated circuits;nonlinear distortion;switched capacitor networks","0.35 micron;20 kHz;200 mW;3.3 V;5 V;DPTM CMOS process;DVD;ISI elimination;SC architecture;audio converters;clock-jitter tolerance;data weighted averaging;inter-symbol interference;low-distortion device;modulator stability;multi-bit /spl Sigma//spl Delta/ modulators;multi-bit SC audio DAC;nonlinearity;sampling element mismatch;second-order dynamic element matching;second-order noise shaping","","9","","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 700M Sample/s 6 b read channel A/D converter with 7 b servo mode","Nagaraj, K.; Martin, D.A.; Wolfe, M.; Chattopadhyay, R.; Pavan, S.; Cancio, J.; Viswanathan, T.R.","Texas Instrum. Inc., Warren, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","426","427","This 6 b CMOS analog to digital converter (ADC) for hard disk drive (HDD) applications has a 7 b mode for servo signal processing. The top level block schematic of the ADC is shown in this paper. The input is sampled and held by the sample and hold (S/H) circuit. The output of the S/H is processed by a circuit called the 7b interface which enables operation of the 7 b mode. In the 6b mode this circuit acts as a short. The output from this circuit is fed into the comparator array which converts the input signal into a digital thermometer code which is converted to a 1 of 64 code by the bubble correction logic. This in turn is fed into a ROM type encoder that generates the final 6 b digital output.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839844","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839844","","Analog-digital conversion;Capacitance;Clocks;Instruments;Logic arrays;Sampling methods;Servomechanisms;Switched capacitor circuits;Switches;Switching circuits","CMOS integrated circuits;analogue-digital conversion;sample and hold circuits;servomechanisms","6 bit;7 bit;CMOS analog to digital converter;ROM type encoder;bubble correction logic;comparator array;digital thermometer code;hard disk drive;interface circuit;read channel;sample and hold circuit;servo signal processing","","7","2","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 3.8 inch QVGA reflective color LCD with integrated 3 b DAC driver","Nakajima, Y.; Goto, N.; Kataoka, H.; Maekawa, T.","Sony Corp., Kanagawa, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","188","189","It is believed that it is valuable to develop the application of low temperature (LT) poly-Si TFT-LCD to personal digital assistant (PDA) display. It is important to develop a circuit suitable for an LT poly-Si TFT. This 3.8-inch diagonal, and QVGA formatted, reflective color LCD with integrated 3 b DAC driver uses LT poly-Si TFTs. The LCD panel has a narrow frame and low power consumption of 15 mW.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839743","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839743","","Driver circuits;Energy consumption;Latches;Liquid crystal displays;Personal digital assistants;Sampling methods;Shift registers;Thin film transistors;Turning;Voltage","colour displays;computer displays;digital-analogue conversion;driver circuits;liquid crystal displays;low-power electronics;notebook computers","15 mW;3 bit;3.8 inch;QVGA reflective color LCD;Si;display device;integrated DAC driver;low power operation;low temperature polysilicon TFT;personal digital assistant","","0","6","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1.8 V 3 mW 16.8 GHz frequency divider in 0.25 /spl mu/m CMOS","HongMo Wang","Lucent Technol., AT&T Bell Labs., Murray Hill, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","196","197","High-speed frequency dividers, as typically needed in optical and satellite communication systems, are often used as showcases for new high-speed technologies. The development in broadband networks such as the 10 Gb/s ethernet, however, has raised the question of whether it is possible to realize the required circuits including these most demanding ones in a low-cost mainstream digital CMOS process. Recent studies suggest that it is difficult to design, in standard 0.25 /spl mu/m digital CMOS and using known circuit topologies, a 1.8 V static 1/2 frequency divider for operation beyond 5 GHz. The work described here demonstrates a circuit topology which overcomes a problem in high-speed divider designs and, therefore, can be used to design such a divider for input frequencies up to 10 GHz and beyond with relative ease.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839746","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839746","","Broadband communication;CMOS digital integrated circuits;CMOS process;CMOS technology;Circuit topology;Ethernet networks;Frequency conversion;High speed optical techniques;Optical frequency conversion;Satellite communication","CMOS integrated circuits;frequency dividers;high-speed integrated circuits","0.25 micron;1.8 V;16.8 GHz;3 mW;CMOS frequency divider;circuit topology;high-speed design","","25","1","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"21st century cars and ICs","Noda, N.","Toyota Motor Corp., Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","12","17","This paper describes where cars are headed for the next five to ten years, focusing on three movements: environmental stewardship, integration of intelligence, information-oriented technology, and the perspective of electronics and semiconductor technologies leading these movements.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839676","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839676","","Automobiles;Automotive electronics;Automotive engineering;Consumer electronics;Control systems;Internal combustion engines;Microcomputers;Motion control;Production;Vehicle safety","automotive electronics;technological forecasting","21st century;automobile electronics;environmental factors;information technology;intelligent transport systems;semiconductor ICs","","3","1","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1000-MIPS/W microprocessor using speed adaptive threshold-voltage CMOS with forward bias","Miyazaki, M.; Ono, G.; Hattori, T.; Shiozawa, K.; Uchiyama, K.; Ishibashi, K.","Central Res. Lab., Hitachi Ltd., Tokyo, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","420","421","Substrate bias is continuously controlled from -1.5 V (backward bias) to 0.5 V (forward bias) to compensate for fabrication fluctuation, supply voltage variation, and operating temperature variation. A speed-adaptive threshold-voltage (SA-Vt) CMOS with forward bias is used in a 4.3M transistor microprocessor. The SA-Vt CMOS with forward bias occupies 320/spl times/400 /spl mu/m/sup 2/ and consumes 4 mA. The processor provides 400 VAX MIPS at 1.5 to 1.8 V with 320 to 380mW dissipation. It achieves >1000-MIPS/W performance.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839842","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839842","","CMOS integrated circuits;Centralized control;Delay lines;Large scale integration;MOSFETs;Microprocessors;Ring oscillators;Semiconductor device measurement;Substrates;Threshold voltage","CMOS digital integrated circuits;microprocessor chips","1.5 to 1.8 V;320 to 380 mW;4 mA;CMOS microprocessor;forward bias;speed adaptive threshold voltage design","","19","4","8","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 23 mW 256-tap 8 MSample/s QPSK matched filter for DS-CDMA cellular telephony using recycling integrator correlators","Senderowicz, D.; Azuma, S.; Matsui, H.; Hara, K.; Kawama, S.; Ohta, Y.; Miyamoto, M.; Iizuka, K.","SynchroDesign Inc., Berkeley, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","354","355","In direct sequence code division multiple access (DS-CDMA), matched filters calculate the cross-correlation function of a received signal spread by a pseudo-random noise (PN) sequence and a replica PN sequence. A matched filter like this can be viewed as a finite impulse response (FIR) filter with a PN sequence used as the binary tap weights, minimizing search and synchronization times in DS-CDMA receivers. This paper introduces an approach for implementing matched filters based on recycling integrator correlators (RICs) that use a sensible combination of analog and digital processing to minimize area and power consumption. The matched filter is organized by combining an array of RICs, a cyclic shift register which stores a PN sequence, and a rotary multiplexer which transfers the correlation values one by one. This implementation provides: 1) an input analog signal processing capability without the need of a fast ADC; 2) an already digitally-coded output stream; 3) small capacitor ratios for the switched-capacitor (SC) integrators; and 4) minimum die-area and current consumption for the available technology and the spreading ratio, that is, the length of the PN sequence. The fabrication process is a 0.35 /spl mu/m CMOS double-metal, double-poly process. The chip occupies 22.8 mm/sup 2/ and dissipates 23 mW with a 1.8 V power supply.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839813","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839813","","Correlators;Direct-sequence code-division multiple access;Energy consumption;Finite impulse response filter;Matched filters;Multiaccess communication;Multiplexing;Quadrature phase shift keying;Recycling;Shift registers","CMOS integrated circuits;FIR filters;cellular radio;code division multiple access;correlators;digital radio;integrating circuits;low-power electronics;matched filters;mixed analogue-digital integrated circuits;pseudonoise codes;quadrature phase shift keying;spread spectrum communication;switched capacitor filters","0.35 micron;1.8 V;23 mW;ASIC;CMOS double-metal double-poly process;DS-CDMA cellular telephony;FIR filter;PN sequence;QPSK matched filter;SC integrators;binary tap weights;code division multiple access;combined analog/digital processing;cross-correlation function;cyclic shift register;digitally-coded output stream;direct sequence;finite impulse response filter;input analog signal processing capability;power consumption reduction;pseudo-random noise sequence;recycling integrator correlators;rotary multiplexer;switched-capacitor integrators","","10","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 10.7 MHz IF-to-baseband /spl Sigma//spl Delta/ A/D conversion system for AM/FM radio receivers","van der Zwan, E.; Philips, K.; Bastiaansen, C.","Philips Res. Lab., Eindhoven, Netherlands","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","340","341","This analog-to-digital converter digitizes a radio signal at a 10.7 MHz intermediate frequency (IF) using integrated quadrature mixing and /spl Sigma//spl Delta/ modulation. The paper shows a block diagram of a highly-integrated AM/FM radio receiver. The IF A/D conversion and digital filtering, demodulation and further signal processing can be integrated on a single CMOS IC. The radio front-end mixes both AM and FM signals to 10.7 MHz IF, so that the A/D conversion is shared. A single channel filter is used, selecting one 200 kHz FM channel. For AM, over 20 channels pass through this filter, resulting in high dynamic range of the IF signal. When the radio is tuned to a weak AM radio station, strong neighboring channels should not introduce disturbance of the weak signal. This multi-channel aspect for AM puts severe requirements on the automatic gain control (AGC) amplifier and A/D converter in terms of noise, intermodulation and crossmodulation distortion.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839807","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839807","","Analog-digital conversion;Demodulation;Digital filters;Digital modulation;Digital signal processing;Filtering;Frequency conversion;Frequency modulation;RF signals;Receivers","automatic gain control;demodulation;intermodulation distortion;radio receivers;sigma-delta modulation","10.7 MHz;AM/FM radio receivers;IF-to-baseband sigma-delta A/D conversion system;automatic gain control;crossmodulation distortion;demodulation;dynamic range;integrated quadrature mixing;intermodulation distortion;multi-channel aspect;neighboring channels;single channel filter","","4","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Integrated circuits for particle physics experiments","Snoeys, W.; Campbell, M.; Heijne, E.H.M.; Marchioro, A.","Microelectron. Group, CERN, Geneva, Switzerland","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","184","185","The Large Hadron Collider (LHC) under construction at CERN (Geneva, Switzerland) will be operational in the year 2005. The LHC will host four detectors, ATLAS, ALICE, CMS and LHCb. They each will have tens of millions of sensor channels and will be the ""electronic eyes"" looking at the intersection regions where collisions of protons of 7 TeV energy will take place at a frequency of 40 MHz, each producing a spray of several thousand particles. As the newly created particles fly away from the collision point, they traverse several detector layers: the tracker, the calorimeter and finally the muon detector. The authors discuss the electronics required for such detectors in high-energy physics experiments. They conclude that modern commercial deep submicron CMOS technology offers the required density and performance for the electronics, and provides through special layout techniques the radiation tolerance essential for the experiments at LHC.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839741","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839741","","CMOS technology;Collision mitigation;Detectors;Frequency;Large Hadron Collider;Mesons;Particle tracking;Physics;Protons;Spraying","CMOS integrated circuits;application specific integrated circuits;nuclear electronics;particle detectors;radiation hardening (electronics)","ALICE;ASIC;ATLAS;CMS;LHC experiments;LHCb;Large Hadron Collider;calorimeter;deep submicron CMOS technology;high-energy physics;integrated circuits;layout techniques;muon detector;particle physics experiments;radiation tolerance;sensor channel;tracker","","0","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Reduced substrate noise digital design for improving embedded analog performance","Nagata, M.; Hijikata, K.; Jin Nagai; Morie, T.; Iwata, A.","Fac. of Eng., Hiroshima Univ., Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","224","225","Substrate crosstalk reduction is necessary for reliable high performance mixed signal LSI design. The paper demonstrates more than 67% reduction as a consequence of supply bounce suppression.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839759","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839759","","CMOS logic circuits;Crosstalk;Current supplies;Noise figure;Noise reduction;Parasitic capacitance;Power supplies;Signal design;Wires;Wiring","crosstalk;integrated circuit design;integrated circuit noise;large scale integration;mixed analogue-digital integrated circuits","digital design;embedded analog circuit;mixed signal LSI;substrate crosstalk;substrate noise;supply bounce","","16","1","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1 V heterogeneous reconfigurable processor IC for baseband wireless applications","Zhang, H.; Prabhu, V.; George, V.; Wan, M.; Benes, M.; Abnous, A.; Rabaey, J.M.","Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","68","69","The Pleiades processor approach combines an on-chip microprocessor with an array of heterogeneous programmable computational units of different granularities (called satellite processors) connected by a reconfigurable interconnect network. The microprocessor supports the control-intensive components of the applications as well as the reconfiguration, while repetitive and regular data-intensive loops (called kernels) are directly mapped on the array of satellites by configuring the satellite parameters and the interconnections between them. Synchronization between the satellite processors is by a data-driven communication protocol in accordance with the data-flow nature of the computations performed in the kernels. A generalized interface wrapper is placed around each satellite processor to comply with the communication protocol. This spatial programming approach results in energy efficiency levels of 50-100 MIPS/mW, at least an order of magnitude better than what can be accomplished in comparable DSP processors, by exploiting the locality of the computations and the correlations within data streams, and by distributing the control.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839694","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839694","","Artificial satellites;Baseband;Communication system control;Computer networks;Digital signal processing;Energy efficiency;Kernel;Microprocessors;Network-on-a-chip;Protocols","CMOS digital integrated circuits;microprocessor chips;mobile communication;reconfigurable architectures","0.25 mum;1 V;CMOS;Pleiades processor;baseband wireless applications;control-intensive components;data stream correlations;data-driven communication protocol;energy efficiency;generalized interface wrapper;heterogeneous programmable computational units;heterogeneous reconfigurable processor IC;on-chip microprocessor;reconfigurable interconnect network;repetitive regular data-intensive loops;satellite processors;spatial programming approach;synchronization","","14","7","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz","Singer, L.; Ho, S.; Timko, M.; Kelly, D.","Analog Devices Inc., Wilmington, MA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","38","39","A recent trend in cellular basestation design is to digitize multiple channels with a single ADC, often at the intermediate frequency (IF). This requires an ADC with wide dynamic range, particularly SFDR above 80 dB and SNR better than 70 dB, even when sampling input frequencies above 70 MHz. This 12b, 65MSample/s (MSPS) ADC incorporates a wide-bandwidth, low-distortion input stage coupled with a digitally-calibrated, multibit pipeline architecture optimized for low power consumption.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839681","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839681","","Bandwidth;Broadband amplifiers;Calibration;Capacitors;Frequency;Linearity;Noise reduction;Pipelines;Sampling methods;Switches","CMOS integrated circuits;analogue-digital conversion;low-power electronics;pipeline processing","12 bit;120 MHz;CMOS ADC;cellular basestation;digital calibration;intermediate frequency;low power operation;pipeline architecture;signal-to-noise ratio;spurious free dynamic range","","37","4","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 10 Gb/s demultiplexer IC in 0.18 /spl mu/m CMOS using current mode logic with tolerance to the threshold voltage fluctuation","Tanabe, A.; Umetani, M.; Fujiwara, I.; Ogura, T.; Kataoka, K.; Okihara, M.; Sakuraba, H.; Endoh, T.; Masuoka, F.","Sendai Res. Center, Telecommun. Adv. Organ. of Japan, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","62","63","A 10 Gb/s 1:8 Demultiplexer (DEMUX) IC for optical-fiber-link systems uses a 0.18 /spl mu/m CMOS process for the first time. A differential logic like MOS current mode logic (MCML) is suitable for 10 Gb/s systems because of its switching speed and power consumption. The maximum operating frequency of MCML is, however, reduced by fluctuation of the threshold voltages (V/sub TH/) of the differential pair transistors. This V/sub TH/ fluctuation is a serious problem for deep submicron MOSFETs. The present circuit uses feedback MCML which is more tolerant to V/sub TH/ fluctuation than conventional MCML technology.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839692","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839692","","CMOS integrated circuits;CMOS logic circuits;CMOS process;Energy consumption;Fluctuations;Frequency;MOSFETs;Optical feedback;Photonic integrated circuits;Threshold voltage","CMOS logic circuits;current-mode logic;demultiplexing equipment;high-speed integrated circuits;optical fibre communication","0.18 mum;10 Gb/s demultiplexer IC;10 Gbit/s;CMOS;current mode logic;deep submicron MOSFETs;differential logic like MOS current mode logic;differential pair transistors;feedback MCML;maximum operating frequency;optical-fiber-link systems;power consumption;switching speed;threshold voltage fluctuation tolerance","","7","4","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A CMOS analog front-end chip-set for mega pixel camcorders","Nakamura, K.; Decker, S.; Kelly, D.; Das, D.; St.Onge, L.; Mehr, I.; Walsh, M.; Swanson, E.; Picano, P.; Mangelsdorf, C.; Yamaguchi, H.; Nishio, K.; Senda, T.","High-Speed Converter Group, Analog Devices Inc., Wilmington, MA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","190","191","In modern CCD video camera systems, packaging and optical requirements constrain the CCD to be mounted close to the camera lens, often on a board separate from the main signal processing. In this configuration, the analog signal from the CCD must be driven across a flexible cable to the main board, where analog pre-processing is performed. In previous camera generations, the challenge was simply to integrate all of the analog functions onto a single CMOS chip compatible with low voltage supplies. This results in low-cost low-power system partitioning now widely used for consumer CCD camera systems. As consumer CCD sensors move toward higher resolution, however, this conventional integration has weaknesses. This paper shows a modified analog front-end integration for high-speed CCD interface to overcome the problems of conventional partitioning.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839744","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839744","","CMOS image sensors;Charge coupled devices;Charge-coupled image sensors;High speed optical techniques;Lenses;Optical sensors;Optical signal processing;Packaging;Video equipment;Video signal processing","CCD image sensors;CMOS analogue integrated circuits;analogue processing circuits;video cameras;video signal processing","CCD video camera;CMOS analog front-end chip-set;camcorder;signal processing","","8","9","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A channel-erasing 1.8 V-only 32 Mb NOR flash EEPROM with a bit-line direct-sensing scheme","Atsumi, S.; Umezawa, A.; Tanzawa, T.; Taura, T.; Shiga, H.; Takano, Y.; Miyaba, T.; Matsui, M.; Watanabe, H.; Isobe, K.; Kitamura, S.; Yamada, S.; Saito, M.; Mori, S.; Watanabe, T.","ULSI Device Eng. Lab., Toshiba Corp., Yokohama, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","276","277","A 1.8 V-only 32 Mb NOR flash EEPROM uses a channel-erasing scheme for the 0.49 /spl mu/m/sup 2/ cell in 0.25 /spl mu/m CMOS technology. The block decoder circuit with an erase-reset sequence performs channel-erase. The bit line direct sense permits sub-1.8 V operation, suitable for use in handheld systems.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839783","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839783","","EPROM;Sampling methods;Solid state circuits","CMOS memory circuits;NOR circuits;flash memories","0.25 micron;1.8 V;32 Mbit;CMOS technology;NOR flash EEPROM;bit line direct sense;block decoder circuit;channel erase;hand-held system","","5","1","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Embedded low-cost 1.2 Gb/s inter-IC serial data link in 0.35 /spl mu/m CMOS","den Besten, G.W.","Philips Res. Lab., Eindhoven, Netherlands","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","250","251","The increasing need for interconnect bandwidth between ICs on PCBs together with limited pin count demands high-speed serial interfaces. Many fast serial transceivers have been published in this field, but they are rather large, noisy and/or power hungry for embedded applications, especially in a mixed-signal environment. For short-distance communication, phase-locked clock recovery and oversampling, are quite 'expensive' techniques for data recovery and synchronization, resulting in fixed wordlengths protocols and limited flexibility. Interchip interconnect research focuses on driver techniques and throughput per pin. Serial transfer of parallel data and synchronization issues are not discussed. The solution presented in this paper is simple, robust and flexible and has low electromagnetic interference (EMI). This makes it especially suitable for data busses between AD/DA converters and a microprocessor or DSP, although it can be applied for other bus types as well. While a prototype is implemented in standard 0.35 /spl mu/m CMOS, the concept can be used in many technologies and is future-proof, regarding signaling levels and circuit techniques.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839771","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839771","","Bandwidth;Clocks;Electromagnetic interference;Integrated circuit interconnections;Protocols;Robustness;Synchronization;Throughput;Transceivers;Working environment noise","CMOS integrated circuits;data communication equipment;electromagnetic interference;embedded systems;integrated circuit interconnections;mixed analogue-digital integrated circuits","CMOS;data busses;electromagnetic interference;embedded applications;high-speed serial interfaces;inter-IC serial data link;interconnect bandwidth;signaling levels","","5","2","7","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 550 MSample/s 8-tap FIR digital filter for magnetic recording read channels","Slaszewski, R.; Muhammad, K.; Balsara, P.","Texas Instrum. Inc., Dallas, TX, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","80","81","With the advent of partial response maximum likelihood (PRML) equalization of magnetic recording channels, spectral shaping of read back signal is typically performed by combination of a continuous time and a digital FIR filter. Digital FIR filters are scalable with technology and can be adapted to provide a desired channel response typically using the least mean square (LMS) algorithm in commercial read channels. For these reasons, use of continuous time filters for this application is gradually diminishing. Efficient timing recovery in a read channel is critical for fast phase and frequency acquisition in addition to acceptable bit error rate (BER) performance. Therefore, it is also critical that these filters are implemented with as little latency as possible since their output is used to extract timing information.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839700","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839700","","Bit error rate;Delay;Digital filters;Finite impulse response filter;Frequency;Information filtering;Information filters;Least squares approximation;Magnetic recording;Timing","FIR filters;magnetic recording","FIR digital filter;PRML equalization;bit error rate;least mean square algorithm;magnetic recording read channel;signal spectral shaping;timing recovery","","1","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 200 MHz 0.25 W packet audio terminal processor for voice-over-internet protocol applications","Martin, B.; Buckley, I.; Bednarz, P.; Chrissan, D.; Amiri, K.; Burnett, C.; Eddington, C.; Wei Lin; Maturi, G.; Subagio, H.; Teng, G.; Waite, J.; Yee-Tuck Yong","8/spl times/8 Inc., Santa Clara, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","236","237","Voice-over-internet protocol (VoIP) terminals used in business phone, speakerphone and wireless applications require a low-power integrated solution suitable for the limited chassis area of these devices. This 200 MHz VoIP terminal processor is implemented in a 0.18 /spl mu/m 5-metal-layer CMOS process with 2 Mb of SRAM. The chip contains 16 M transistors in a 6.35/spl times/6.35 mm/sup 2/ die. This processor chip implements a complete VoIP terminal solution from raw digitized handset audio samples to compressed internet protocol (IP) packetized media independent interface (MII) signals.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839765","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839765","","Central Processing Unit;Circuit testing;Internet telephony;Phase locked loops;Pipelines;Random access memory;Read only memory;Reduced instruction set computing;Registers;Signal processing","CMOS digital integrated circuits;Internet telephony;audio signal processing;digital signal processing chips;low-power electronics;protocols;telecommunication terminals","0.18 micron;0.25 W;200 MHz;SRAM;VoIP terminal;low power CMOS chip;media independent interface;packet audio terminal processor;voice-over-internet protocol","","0","2","1","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An integrated low-phase-noise voltage controlled oscillator for base station applications","Jenshan Lin","Lucent Technol., Bell Labs., Murray Hill, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","432","433","Designing voltage-controlled oscillators (VCO) for a Global System for Mobile Communications (GSM) receiver is a challenge due to the phase noise requirement. The requirement comes from the stringent in-band blocking characteristics in the GSM standard. Based on the reference sensitivity, the blocking requirement, and the assumption of C/I=9 dB, the calculated phase noise specifications are summarized in this paper. Because typical VCO phase noise roll-off around 1MHz offset has a slope of 20 dB or 30 dB per decade, the key specifications are at offsets of 600 MHz and 3 MHz for Mobile Station (MS) and 800 kHz for Base Transceiver Station (BTS). The table is sorted by the difficulty of the requirement, with the easiest (DCS 1800 MS) on the left and the most stringent (GSM 900 BTS) on the right.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839847","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839847","","Base stations;Circuits;Distributed control;Electrical resistance measurement;Frequency;GSM;Inductors;Negative feedback;Phase noise;Voltage-controlled oscillators","cellular radio;phase noise;radio receivers;voltage-controlled oscillators","Base Transceiver Station;DCS 1800 MS;GSM 900 BTS;GSM receiver;Mobile Station;base station;phase noise;voltage controlled oscillator","","10","","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 6 b 800 MSample/s CMOS A/D converter","Sushihara, K.; Kimura, H.; Okamoto, Y.; Nishimura, K.; Matsuzawa, A.","Matsushita Electr. Ind. Co. Ltd., Osaka, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","428","429","In recent years, the demand for high-speed CMOS A/D converters has grown rapidly in digital read channel systems such as HDD. This 6 b CMOS ADC, attains 800 MSample/s conversion rate, the highest rate in CMOS implementation.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839845","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839845","","Capacitance;Clocks;Differential amplifiers;Interpolation;Latches;Power dissipation;Preamplifiers;Reflective binary codes;Resistors;Voltage","CMOS integrated circuits;analogue-digital conversion;high-speed integrated circuits","6 bit;HDD;digital read channel system;high-speed CMOS A/D converter","","17","1","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1.3 cycle lock time, non-PLL/DLL jitter suppression clock multiplier based on direct clock cycle interpolation for ""clock on demand""","Saeki, T.; Mitsuishi, M.; Iwaki, H.; Tagishi, M.","NEC Corp., Kawasaki, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","166","167","A 1.3-cycle lock time, jitter suppression clock multiplier based on direct clock cycle interpolation uses an array of short-circuit-current-suppression interpolators. The circuits are verified in 622 MHz clock and data recovery satisfying the ITU-T G.958 jitter tolerance specification.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839733","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839733","","Capacitors;Circuits;Clocks;Delay;Detectors;Error correction;Frequency;Interpolation;Jitter;Timing","clocks;interpolation;timing jitter","622 MHz;ITU-T G.958 specification;clock multiplier;clock on demand;clock recovery;data recovery;direct clock cycle interpolation;jitter suppression;lock time;nonPLL/DLL circuit;short circuit current suppression interpolator","","9","1","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A gigabit transceiver chip set for UTP CAT-6 cables in digital CMOS technology","Azadet, K.; Meng-Lin Yu; Larsson, P.; Inglis, D.","DSP & VLSI Syst. Res. Dept., AT&T Bell Labs., Holmdel, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","306","307","1000BASE-T is a standard defining a 1 Gb/s Ethernet physical layer based on PAM-5 signalling, using bi-directional (full-duplex) transmission on four pairs of UTP Category 5, in order to re-use the already existing horizontal cabling infrastructure. Because of the use of full-duplex transmission over four pairs (due to CAT-5 100 MHz bandwidth limitations), this approach requires echo and near-end cross-talk (NEXT) cancellation. The monolithic integration of this system is challenging. An alternative approach is to use Category-6 cables which offer a bandwidth specified up to 250 MHz. This work is based on full-duplex 1 Gb/s transmission on 4 pairs of CAT-6 cabling, where each pair is used in uni-directional fashion (2 pairs 500 Mb/s transmit, 2 pairs 500 Mb/s receive, avoiding the need for echo cancellation. The measured frequency response of a CAT-6 cable compared to CAT-5 is shown (both are scaled to worst-case envelopes). The line code chosen here is the same as in the 1000BASE-T standard, 5-level PAM modulation, but at twice the baud-rate (250 M baud instead of 125 M baud) thus achieving 500 Mb/s on each pair instead of 250 Mb/s as in CAT-5. The paper shows the overall system block diagram. For simplicity the test-chip contains only one transmitter/receiver (2 pairs)-a complete gigabit transceiver is obtained by using two test chips.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839792","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839792","","Bandwidth;Bidirectional control;Cables;Echo cancellers;Ethernet networks;Frequency measurement;Monolithic integrated circuits;Physical layer;Testing;Transceivers","CMOS integrated circuits;crosstalk;echo suppression;frequency response;local area networks;mixed analogue-digital integrated circuits;pulse amplitude modulation;transceivers","1 Gbit/s;1000BASE-T;Ethernet physical layer;PAM-5 signalling;UTP CAT-6 cables;baud-rate;digital CMOS technology;echo cancellation;frequency response;full-duplex transmission;gigabit transceiver chip set;horizontal cabling infrastructure;near-end crosstalk cancellation","","4","36","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 550 Mb/s GMR read/write amplifier using 0.5 /spl mu/m 5 V CMOS process","Lamb, S.; Cheng, L.; Young, D.","Marvell Semicond. Inc., Sunnyvale, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","358","359","The read/write amplifier is one of the key components in hard disk drive (HDD) design. Traditionally, BiCMOS technology has been the main stream process for preamplifier design. However, with recent advances in CMOS processing, CMOS implementation is more cost-effective and more suitable for chip on suspension due to smaller die size, and is high-performance in terms of noise, gain accuracy, channel-to-channel matching, bandwidth, PSSR and write-current rise/fall time. The 8-channel read/write amplifier is fabricated in a 0.5 /spl mu/m 5 V double-poly, double-metal CMOS process. Coupled with an advanced write head, this high performance read/write amplifier supports >550 Mb/s data rate.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839815","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839815","","Bandwidth;CMOS process;Circuit noise;Driver circuits;Low-noise amplifiers;Noise level;Parasitic capacitance;Semiconductor optical amplifiers;Temperature sensors;Voltage","CMOS integrated circuits;disc drives;mixed analogue-digital integrated circuits;preamplifiers","0.5 micron;5 V;550 Mbit/s;8-channel read/write amplifier;GMR read/write amplifier;double-poly double-metal CMOS proces;hard disk drive;preamplifier design;submicron CMOS process;write driver","","3","1","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A DC measurement IC with 130 nV/sub pp/ noise in 10 Hz","Thomsen, A.; de Angel, E.; Wu, S.X.; Amar, A.; Lei Wang; Wai Lee","Crystal Ind. & Commun. Div., Cirrus Logic, Austin, TX, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","334","335","A CMOS DC measurement IC surpasses the noise performance of prior-art integrated systems. The instrumentation amplifier surpasses commercially-available stand-alone inamp solutions in 0.1 to 10 Hz noise performance. It is targeted for bridge transducer measurements where signal levels are typically of the order of a few mV. Low noise is crucial at these signal levels. In prior-art, integrated DC measurement systems the wideband noise of the instrumentation amplifier is sampled directly without anti-aliasing and thus noise performance is sacrificed for a simpler interface between amplifier and modulator. This article shows a block diagram of the IC consisting of a programmable gain instrumentation amplifier followed by a 4th-order /spl Delta//spl Sigma/ modulator, a programmable decimation filter, and a 3-wire serial interface. The inamp uses the multipath feedforward architecture that offers flexibility in low frequency applications because it separates the low frequency signal path from the high frequency path designed for stability. The architecture is modified to reduce the offset introduced by the second stage of the amplifier. It is also modified according to the reduced bandwidth requirements in the DC measurement application. Special attention is given the chopper stabilization.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839804","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839804","","Bridges;Broadband amplifiers;CMOS integrated circuits;Delta modulation;Frequency;Instruments;Integrated circuit noise;Noise level;Noise measurement;Transducers","CMOS analogue integrated circuits;bridge circuits;feedforward;instrumentation amplifiers;programmable circuits;sigma-delta modulation","0.1 to 10 Hz;CMOS;DC measurement IC;DC measurement application;bandwidth requirement;bridge transducer measurements;chopper stabilization;fourth-order sigma-delta modulator;high frequency path;low frequency applications;low frequency signal path;multipath feedforward architecture;programmable decimation filter;programmable gain instrumentation amplifier;stability;three-wire serial interface","","4","33","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An opto-electronic 18 b/revolution absolute angle and torque sensor for automotive steering applications","Mortara, A.; Heim, P.; Masa, P.; Franzi, E.; Ruedi, P.-F.; Heitger, F.; Baxter, J.","Centre Suisse d'Electron. et de Microtech. SA, Neuchatel, Switzerland","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","182","183","This application-specific integrated circuit (ASIC) computes two optically encoded positions, each engraved in a pattern onto one of a two-cylinder assembly. The cylinders are coupled by a torsion bar of known stiffness so that the difference between the two extracted positions provides a torque measurement to be used in next-generation automobile electrical power assisted steering (EPAS) systems. The cylinder positions are defined by 11b absolute-position encoders plus 7 additional bits of interpolated (relative) position between adjacent codes. The circuit is controlled and accessed via a serial peripheral interface (SPI).","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839740","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839740","","Application specific integrated circuits;Automotive engineering;CMOS technology;Decoding;Image resolution;Integrated circuit measurements;Pixel;Semiconductor device measurement;Solid state circuits;Torque measurement","angular measurement;application specific integrated circuits;automotive electronics;microsensors;optical sensors;torque measurement","absolute position optical encoder;angle measurement;application specific integrated circuit;automobile electrical power assisted steering system;optoelectronic sensor;serial peripheral interface;torque measurement","","1","2","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"3 to 5 GHz quadrature modulator and demodulator using a wideband frequency-doubling phase shifter","Tsukahara, T.; Yamada, J.","NTT Telecommun. Energy Labs., Kanagawa, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","384","385","The 5 GHz band was recently exploited globally for multimedia wireless access systems with transmission rates of many tens of Mb/s. The Japanese version, multimedia mobile access communication system (MMAC) includes wireless LAN (W-LAN) based on IEEE 802.11 standard and high-speed public wireless access systems. The 3 to 5 GHz Si-bipolar quadrature modulator and demodulator use a wideband frequency-doubling 90/spl deg/ phase shifter with self-correction of phase errors from the original 90/spl deg/ phase-shift network. At half the carrier frequency. High image rejection, and small phase and amplitude errors are obtained without trimming or tuning.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839826","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839826","","Communication standards;Demodulation;Frequency;Multimedia communication;Multimedia systems;Phase modulation;Phase shifters;Tuning;Wideband;Wireless LAN","IEEE standards;MMIC phase shifters;bipolar MMIC;demodulators;modulators;multimedia communication;wireless LAN","3 to 5 GHz;IEEE 802.11 standard;amplitude errors;bipolar IC;carrier frequency;image rejection;mobile access communication system;multimedia wireless access systems;phase errors;phase-shift network;quadrature demodulator;quadrature modulator;self-correction;transmission rates;wideband frequency-doubling phase shifter;wireless LAN","","3","2","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Integrated adaptive channel selectivity for FM receivers","Kianush, K.; Sandee, S.","Philips Semicond. Syst. Lab., Eindhoven, Netherlands","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","388","389","Proposed technologies for increasing FM selectivity do not address all relevant performance parameters or manufacturing issues. Switching to a narrow ceramic filter has drawbacks. The extra narrow-band filter must be carefully selected to match the rest of the channel, taking into account tolerances of other filters and the PLL crystal reference. In the narrow state, THD is high and data on ultrasonic sub-carriers is lost. Furthermore, switching back and forth between the two states causes audible disturbances. The digital filter solution has good static selectivity, but discontinuity in bandwidth control limits its perceived dynamic selectivity. This integrated time-continuous adaptive filter has instantaneous bandwidth determined by all relevant system parameters. The combination of filter structure and bandwidth-control algorithm delivers higher dynamic selectivity, increased sensitivity and low THD at high frequency deviation without audible artifacts. The automatic alignment of center frequency eliminates IF channel tolerances and makes it suitable for global receiver applications.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839828","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839828","","Adaptive filters;Automatic control;Bandwidth;Ceramics;Digital filters;Frequency;Manufacturing;Matched filters;Narrowband;Phase locked loops","adaptive filters;bipolar analogue integrated circuits;continuous time filters;harmonic distortion;radio receivers","FM receivers;FM selectivity;THD;adaptive channel selectivity;bandwidth control;bandwidth-control algorithm;dynamic selectivity;frequency deviation;global receiver applications;instantaneous bandwidth;system parameters;time-continuous adaptive filter","","3","","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Active GHz clock network using distributed PLLs","Gutnik, V.; Chandrakasan, A.","Microsystems Technol. Lab., MIT, Cambridge, MA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","174","175","Most modern microprocessors use a balanced tree to distribute the clock. However, at gigahertz clock speeds an increasing fraction of skew and jitter comes from random variations in gate and interconnect delay. The majority of jitter in a clock tree is introduced by buffers and inter-line coupling to the clock wires. A relatively small amount comes from noise in the source oscillator. This distributed clock network generates the clock signal with phase locked loops (PLLs) at multiple points (nodes) across a chip, and distributes each only to a small section of the chip (tile). Phase detectors (PD) at the boundaries between tiles produce error signals that are summed by an amplifier in each tile and used to adjust the frequency of the node oscillator.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839737","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839737","","Clocks;Delay;Jitter;Microprocessors;Oscillators;Phase detection;Phase locked loops;Signal generators;Tiles;Wires","clocks;delays;digital phase locked loops;phase detectors;timing jitter","active gigahertz clock network;balanced tree;buffers;clock speeds;clock tree;distributed PLLs;error signals;gate delay;inter-line coupling;interconnect delay;jitter;node oscillator;phase detectors;random variations;skew;source oscillator","","5","2","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 0.18 /spl mu/m 256 Mb DDR-SDRAM with low-cost post-mold-tuning method for DLL replica","Kuge, S.; Kato, T.; Furutani, K.; Kikuda, S.; Mitsui, K.; Hamamoto, T.; Setogawa, J.; Hamade, K.; Komiya, Y.; Kawasaki, S.; Kono, T.; Amano, T.; Kubo, T.; Haraguchi, M.; Kawaguchi, Z.; Nakaoka, Y.; Akiyama, M.; Konishi, Y.; Ozaki, H.","ULSI Dev. Centre, Mitsubishi Electr. Corp., Itami, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","402","403","A delay-locked loop (DLL) must have a large delay line to work over a wide range of frequency. This makes the layout area larger. A hierarchy delay line solves this problem. But coarse and fine delay changing at the same time causes jitter. This DLL and voltage down converter (VDC) avoids the jitter problem.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839834","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839834","","Circuit optimization;Circuit testing;Clocks;Counting circuits;Delay lines;Fuses;Jitter;Laser tuning;Timing;Voltage","DRAM chips;delay lock loops;memory architecture;phase detectors;timing jitter","0.18 micron;256 Mbit;DLL replica;double-data-rate-SDRAM;hierarchy delay line;jitter problem;low-cost post-mold-tuning method;phase detector;replica tuning;voltage down converter","","1","15","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 4-way VLIW embedded multimedia processor","Suga, A.; Sukemura, T.; Takahashi, H.; Wada, K.; Miyake, H.; Nakamura, Y.; Takebe, Y.; Azegami, I.; Hirose, Y.; Kimura, M.; Okano, T.; Shiota, T.; Saito, M.; Wakayama, S.; Ozawa, T.; Satoh, T.; Sakurai, A.; Katayama, T.; Abe, K.; Kuwano, K.","Fujitsu Labs. Ltd., Kawasaki, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","240","241","Performance requirements are soaring for embedded processors, whose demand in multimedia processing is rising now more than ever. Some DSP and media processors satisfy this by means of VLIW architecture. However, for embedded processors, less code, low power and small die are compulsory. These requirements make 4-way super-scalar embedded processor impractical. This embedded processor utilizes 4-way VLIW architecture characterized by: (1) parallel execution by VLIW. (2) generic CPU function in combination with media processing function for enhancing multimedia processing ability. (3) NOP instruction suppressing by packing flags for compatibility among different parallel levels. (4) two parallel execution mechanisms, ILP and SIMD.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839767","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839767","","Digital signal processing;Floating-point arithmetic;Graphics;Image processing;Large scale integration;Pipelines;Registers;Speech recognition;Streaming media;VLIW","embedded systems;low-power electronics;microprocessor chips;multimedia computing;parallel architectures","VLIW architecture;four-way VLIW embedded multimedia processor;generic CPU function;low power electronics;parallel execution mechanisms;parallel levels","","2","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A broadband high-voltage SLIC for a splitter- and transformer-less combined ADSL-Lite/POTS linecard","Zojer, B.; Koban, R.; Pichler, J.","Infineon Technol. Microelectron. Design Centers, Villach, Austria","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","304","305","Today, data transmission over telephone wires requires installation of costly and bulky hardware in the central office: linedriver, codec and DSP as well as analog filters and transformers add to the plain old telephone system (POTS). This is due to the different demands of voice and data on the system. While voice line interfaces (SLICs) with integrated ringing must handle voltages up to 150 V, data transmission according to the ADSL-Lite standard requires processing of signals up to 550 kHz at harmonic distortions below -60 dB. Integration of both line interfaces into one single chip allows attractive system solutions, and so the goal is to combine the high-voltage and high-frequency demands into one IC (B-SLIC). This is the key device for realizing the compact integrated voice/data (IVD) linecard architecture, containing only four different ICs. Transformers, analog filters and relays are completely avoided.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839791","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839791","","Central office;Codecs;Data communication;Digital signal processing;Filters;Hardware;Signal processing;Telephony;Transformers;Wires","digital subscriber lines","150 V;550 kHz;ADSL-Lite/POTS linecard;B-SLIC;broadband high-voltage SLIC;integrated voice/data transmission;plain old telephone system;single chip;voice line interface","","0","","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A differential 160 MHz self-terminating adaptive CMOS line driver","Mahadevan, R.; Johns, D.","Toronto Univ., Ont., Canada","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","436","437","High-rate data communication over cable requires a line driver capable of providing the power gain necessary to transmit the modulated signal over the low characteristic impedance of the cable. For a fully-integrated transceiver, the line driver must be designed using CMOS technology. For best performance, a line driver must have a differential topology, no loss in the termination, a tunable output impedance and a voltage gain independent of process and load impedance variation. This topology is capable of driving 2 V/sub pp/ across 75 /spl Omega/ from a 3.3 V supply with <-47.5 dB total harmonic distortion and 160 MHz bandwidth. The target application is the full-duplex transmission of up to 622 Mb/s over 300 m of coax cable using a multilevel modulation scheme and hence a bandwidth requirement of 160 MHz.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839849","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839849","","Bandwidth;CMOS technology;Communication cables;Data communication;Impedance;Performance gain;Performance loss;Topology;Transceivers;Voltage","CMOS digital integrated circuits;coaxial cables;data communication;driver circuits","160 MHz;3.3 V;622 Mbit/s;CMOS line driver;coaxial cable;data communication;differential self-terminating adaptive topology;full-duplex transmission;multilevel modulation","","0","2","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"1 GHz fully pipelined 3.7 ns address access time 8 k/spl times/1024 embedded DRAM macro","Takahashi, O.; Dhong, S.; Ohkubo, M.; Onishi, S.; Dennard, R.; Hannon, R.; Crowder, S.; Iyer, S.; Wordeman, M.; Davari, B.; Weinberger, W.B.; Aoki, N.","IBM Corp., Austin, TX, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","396","397","This macro is designed as a DRAM cache for a future gigahertz microprocessor system based on a logic-based DRAM technology. The most notable feature of this macro is its ability to run synchronously with a gigahertz CPU clock in a fully-pipelined fashion. It operates with a 1 GHz clock signal at 85/spl deg/C, nominal process parameters, and a 10% degraded V/sub DD/. The design is fully pipelined and synchronous with 16 independent subarrays. The address access time is 3.7 ns, four cycles with a 1 GHz clock. The subarray cycle time is 12 ns.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839831","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839831","","Bidirectional control;CMOS technology;Clocks;Degradation;High definition video;Laboratories;Microelectronics;Microprocessors;Random access memory;Signal processing","DRAM chips;cache storage;cellular arrays;embedded systems;pipeline processing","1 GHz;3.7 ns;DRAM cache;embedded DRAM macro;fully pipelined;independent subarrays;logic-based DRAM technology;state machine implementation;synchronous design","","2","","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Two phase non-overlapping clock adiabatic differential cascode voltage switch logic (ADCVSL)","Suvakovic, D.; Salama, C.","Toronto Univ., Ont., Canada","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","364","365","Adiabatic digital circuits have the ability to recover energy once committed in computation and make it available for recycling. However, although asymptotically zero energy per computation can be achieved using adiabatic circuits, there are two general issues preventing adiabatic system implementations from outperforming conventional CMOS designs in terms of energy efficiency. First, resonant circuits that provide a clock shaped power supply required by adiabatic circuits and exhibit negligible internal dissipation, are difficult to achieve. The problem is aggravated by the fact that most proposed adiabatic circuit families require multiple-phase clocking. The second issue is related to the design of sequential adiabatic logic circuits which typically trap charge in their internal nodes making a relatively large fraction of delivered energy unavailable for recovery. Adiabatic differential cascode voltage switch logic (ADCVSL) addresses both these issues.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839817","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839817","","Capacitance;Clocks;Latches;Logic circuits;Logic functions;MOS devices;Power supplies;RLC circuits;Switches;Voltage","CMOS logic circuits;clocks;sequential circuits;silicon-on-insulator","CMOS;adiabatic differential cascode voltage switch logic;energy efficiency;multiple-phase clocking;recycling;sequential adiabatic logic circuits;two phase nonoverlapping clock","","4","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An adaptive 2.4 GHz low-IF receiver in 0.6 /spl mu/m CMOS for wideband wireless LAN","Behbahani, F.; Leete, J.; Weeguan Tan; Kishigami, Y.; Karimi-Sanjaani, A.; Roithmeier, A.; Hoshino, K.; Abidi, A.","Integrated Circuits & Syst. Lab., California Univ., Los Angeles, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","146","147","High bit-rate communications require wideband channels and complex modulation schemes, such as QAM, to convey multiple bits per symbol. Available bandwidth (BW) and desired user density per cell together determine the BW allocated per channel. In short-range applications like indoor wireless LAN where transmitted power is limited to 1 mW, FCC rules allow channel BW higher than 1 MHz. This system adapts to channel bandwidths ranging from 0.625 MHz to 10 MHz, and modulations spanning 4-QAM to 64-QAM. The carrier frequency is slowly hopped across the 2.4 GHz ISM band.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839725","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839725","","Noise measurement;Radio frequency;Solid state circuits;Wideband;Wireless LAN","CMOS integrated circuits;UHF integrated circuits;indoor radio;quadrature amplitude modulation;radio receivers;wireless LAN","0.6 micron;0.625 to 10 MHz;2.4 GHz;CMOS;FCC rules;ISM band;QAM;carrier frequency;channel bandwidths;complex modulation schemes;high bit-rate communications;indoor wireless LAN;low-IF receiver;short-range applications;transmitted power;user density per cell;wideband channels;wideband wireless LAN","","11","2","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 10.7 MHz CMOS SC radio IF filter with variable gain and a Q of 55","van Hartingsveldt, K.; Quinn, P.; van Roermund, A.","Delft Univ. of Technol., Netherlands","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","152","153","Low-cost low-power fully-integrated receivers are desirable for portable radio applications. CMOS offers integration of both receiver and digital processing circuitry on a single chip, if an extremely accurate and fully integrated CMOS IF filter is available. As the RF gain control range is limited in CMOS designs, an IF filter that can provide some of this gain control is preferred. A general simplified FM receiver chain is shown as well as application of the switched-capacitor (SC) IF filter. This high-Q 10.7 MHz SC filter exceeds the accuracy of ceramic filters for radio applications. It also provides a 36 dB IF gain control.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839727","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839727","","Band pass filters;CMOS process;CMOS technology;Capacitors;Clocks;Frequency;Gain control;Integrated circuit technology;Receivers;Switches","CMOS analogue integrated circuits;automatic gain control;band-pass filters;radio receivers;switched capacitor filters","10.7 MHz;CMOS SC radio IF filter;RF gain control;bandpass filters;digital processing circuitry;high-Q filter;low-cost low-power fully-integrated receivers;portable radio;pseudo N-path structure;simplified FM receiver chain;single chip integration;variable gain","","2","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"82 GHz dynamic frequency divider in 5.5 ps ECL SiGe HBTs","Washio, K.; Ohue, E.; Oda, K.; Hayami, R.; Tanabe, M.; Shimamoto, H.; Harada, T.; Kondo, M.","Central Res. Lab., Hitachi Ltd., Tokyo, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","210","211","A dynamic frequency divider with 82.4 GHz maximum operating frequency, the fastest reported in any semiconductor technology, and a static frequency divider with 60 GHz maximum operating frequency, the fastest reported in Si, are intended for future millimeter-wave systems. These frequency dividers are fabricated in self-aligned selective-epitaxial-growth (SEG) SiGe heterojunction bipolar transistors (HBTs). These SiGe HBTs provide a 122 GHz cutoff frequency, a 163 GHz maximum oscillation frequency, and 5.5 ps ECL gate delay, the fastest reported in Si.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839753","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839753","","Cutoff frequency;Frequency conversion;Germanium silicon alloys;Heterojunction bipolar transistors;Millimeter wave radar;Millimeter wave technology;Millimeter wave transistors;Radio spectrum management;Silicon germanium;Vehicle dynamics","Ge-Si alloys;bipolar integrated circuits;emitter-coupled logic;frequency dividers;heterojunction bipolar transistors;semiconductor materials","5.5 ps;82 GHz;ECL SiGe HBT;SiGe;dynamic frequency divider;millimeter-wave system;self-aligned selective epitaxial growth;semiconductor technology","","14","","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 330 MHz low-jitter and fast-locking direct skew compensation DLL","Joo-Ho Lee; Seon-Ho Han; Hoi-Jun Yoo","Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","352","353","Modern high-speed systems operate at more than hundreds of MHz clock frequency using clock skew compensation techniques and source synchronization. In these high-speed systems, the jitter and phase difference of the DLL or PLL are critical in determining system operating frequency. The phase-locked loop (PLL) and delay-locked loop (DLL) are widely used to eliminate the clock skew in synchronous DRAM, Rambus DRAM, serial-link and high-speed interface applications. However, it is difficult to obtain both low jitter and adequate lock-on time using conventional DLL and PLL architectures because the analog DLL and PLL can generate a low-jitter clock signal with a narrow loop bandwidth at the expense of long lock-on time. The DLL and PLL still have non-negligible phase difference between reference and internal clocks. The phase difference comes from the mismatch between the charge and discharge current caused by V/sub DS/ difference in Charge Pump (CP) when the loop is locked. As an alternative, many open loop delay-line clock synchronization circuits such as SMD and RDL are used for SDRAM application because of lock-on in only 2 clock cycles. However, their phase difference (maximum phase difference=unit delay of delay line) is relatively large compared to that of the PLL or DLL.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839812","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839812","","Bandwidth;Charge pumps;Circuits;Clocks;Delay lines;Frequency synchronization;Jitter;Phase locked loops;Random access memory;Signal generators","clocks;compensation;delay lock loops;synchronisation","330 MHz;DLL;charge current;clock cycles;clock frequency;discharge current;fast-locking direct skew compensation;high-speed systems;lock-on time;narrow loop bandwidth;open loop delay-line circuits;phase difference;source synchronization;system operating frequency","","1","1","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Index of authors","","","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","484","489","Presents an index of the authors whose papers are published in the conference.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839853","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839853","","Indexes","","","","0","","","","","9-9 Feb. 2000","","IEEE","IEEE Conference Publications"
"An 833 MHz 1.5 W 18 Mb CMOS SRAM with 1.67 Gb/s/pin","Pilo, H.; Allen, A.; Covino, J.; Hansen, P.; Lamphier, S.; Murphy, C.; Traver, T.; Yee, P.","IBM Microelectron., Essex Junction, VT, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","266","267","The authors present an 18 Mb CMOS SRAM which operates at 833 MHz with 1.67 Gb/s/pin. The 114.4 mm/sup 2/ die consumes 1.5 W and is fabricated in a 0.18 /spl mu/m CMOS process with four levels of copper interconnect. The SRAM operates in two user-selectable double-data-rate modes (DDR and DDR2). High-frequency operation is achieved by solving three frequency-limiting issues identified in previous SRAM designs: managing data timing constraints associated with high-frequency operation in a high density SRAM core; maintaining coherency between SRAM output data timings and echo clock timings; and delivering symmetric data windows for 1 s and 0 s across a wide range of output driver supply levels.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839778","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839778","","CMOS process;Clocks;Copper;Decoding;Delay;Latches;Microelectronics;Random access memory;Switches;Timing","CMOS memory circuits;SRAM chips;high-speed integrated circuits;timing","0.18 micron;1.5 W;1.67 Gbit/s;18 Mbit;833 MHz;CMOS SRAM;Cu;Cu interconnect;clock timings;data timing constraints;four level interconnect;high density SRAM core;high-frequency operation;symmetric data windows;user-selectable double-data-rate modes","","3","1","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Optical probing of flip-chip-packaged microprocessors","Eiles, T.; Woods, G.; Rao, V.","Microprocessor Products Group, Intel Corp., Santa Clara, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","220","221","With the growing number of IC interconnect layers and flip chip packaging, node access for signal probing from the frontside of the chip becomes practically impossible. Optical probing make it possible to directly probe p-n junctions that form the drains of MOS transistors in a CMOS IC, from the silicon side of the chip. The probe consists of a focused infrared laser that reaches the diffusions by propagating through the silicon substrate. The reflected beam acts as an optical carrier whose amplitude and phase is modulated by the waveform on the node being probed. Although the optical modulation is small, it can be recovered with a combination of low noise signal recovery and stroboscopic techniques. From the chip backside, there is no metallization in the way to obscure the transistor drains. Hence, every signal in the chip can be probed.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839757","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839757","","Flip chip;Integrated circuit packaging;MOSFETs;Microprocessors;Optical interconnections;Optical modulation;Optical noise;P-n junctions;Probes;Silicon","CMOS digital integrated circuits;flip-chip devices;integrated circuit packaging;integrated circuit testing;microprocessor chips","CMOS IC;IC interconnect;MOS transistor;flip-chip package;focused infrared laser;microprocessor;optical modulation;optical probe;p-n junction;signal recovery;silicon substrate;stroboscopic technique","","10","3","","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 600 MHz 64 b PA-RISC microprocessor","Hurd, K.A.","Hewlett-Packard Co., Fort Collins, CO, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","94","95","This 64 b processor is a leveraged design based on the previous generation with the goal of a 1.2X performance increase on a short schedule in the same 5 metal layer, 0.25 /spl mu/m CMOS process. Speed path and clock tuning techniques increase the operating frequency. To reduce the cache miss rate, a quasi-least recently used (LRU) replacement algorithm is implemented using a LRU cache. The data cache on the quad issue processor is a 1 MB, dual ported, four way set associative design implemented on the die using 64 B per cache line.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839706","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839706","","Cache storage;Capacitance;Circuits;Clocks;Frequency;Logic;Microprocessors;Noise cancellation;Processor scheduling;System buses","CMOS digital integrated circuits;cache storage;microprocessor chips;reduced instruction set computing;very high speed integrated circuits","0.25 micron;1 MB;600 MHz;64 bit;LRU cache;LRU replacement algorithm;PA-RISC microprocessor;cache miss rate reduction;clock tuning techniques;dual ported associative cache design;five metal layer CMOS process;four way set associative cache design;quad issue processor;quasi-least recently used replacement algorithm;speed path tuning techniques","","2","1","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 12 GHz 30 dB modular BiCMOS limiting amplifier for 10 Gb SONET receiver","Kim, H.; Bauman, J.","Bell Lab., Lucent Technol., Holmdel, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","160","161","In SONET, a limiting amplifier amplifies the voltage output of the transimpedance amplifier to a level high enough for a decision circuit to determine correct 1s and 0s from incoming bit streams. In OC-192, the data rate is 9953.28 Mb/s. The overall receiver must have a bandwidth of 6.5 GHz to avoid intersymbol interference (ISI) but must meet the minimum sensitivity requirement which ranges from -12 dBm for short-haul communication to -24 dBm for long-haul communication at BER of 10/sup -12/. For long-haul communication, the minimum photocurrent is approximately 40 /spl mu/A/sub p-p/ if an avalanche photodiode with 0.5 A/W responsivity and a gain of 10 are assumed. Then, the rms noise current referred to the input of the receiver should be less than 2.85 /spl mu/A for BER of 10/sup -12/. This includes a noise contribution from the photodiode, transimpedance amplifier, and limiting amplifier. Typically, the photodiode and transimpedance amplifier dominate the receiver noise. Thus, the rms noise voltage contributed by the limiting amplifier should be much less than 2.85 mV if the transimpedance amplifier has 1 k/spl Omega/ gain. The bandwidth of the overall receiver is determined mostly by the transimpedance amplifier (usually a transimpedance amplifier followed by a first-order low pass filter to limit the noise contribution). The bandwidth of the limiting amplifier must be >10 GHz to cause no ISI.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839731","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839731","","Avalanche photodiodes;Bandwidth;BiCMOS integrated circuits;Bit error rate;Intersymbol interference;Low pass filters;Low-noise amplifiers;Photoconductivity;SONET;Voltage","BiCMOS analogue integrated circuits;MMIC amplifiers;SONET;differential amplifiers;feedback amplifiers;operational amplifiers;optical receivers","10 Gbit/s;12 GHz;APD noise contribution;OC-192 receiver;RMS noise voltage;SONET receiver;long-haul communication;minimum sensitivity requirement;modular BiCMOS limiting amplifier;receiver noise;short-haul communication;transimpedance amplifier output","","2","","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"5 GHz CMOS radio transceiver front-end chipset","Ting-Ping Liu; Westerwick, E.; Rohani, N.; Ran-Hong Yan","Bell Lab., Lucent Technol., Holmdel, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","320","321","This 5 GHz CMOS radio transceiver front-end chipset for wireless LAN applications incorporates the direct conversion architecture and is implemented in 0.25 /spl mu/m CMOS. The 3 V receiver and transmitter dissipate 114 mW and 120 mW, respectively. External RF band-select filters, a frequency synthesizer and a power amplifier complete the radio front-end. The differential circuit topology is employed throughout both the receiver and transmitter circuits to minimize undesired coupling, especially leakage of the local oscillator (LO) through the mixers to the antenna, as this causes DC offset which corrupts the desired low-frequency signal.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839798","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839798","","Circuit topology;Filters;Frequency synthesizers;Power amplifiers;Radio frequency;Radio transceivers;Radio transmitters;Radiofrequency amplifiers;Receivers;Wireless LAN","CMOS integrated circuits;transceivers;wireless LAN","0.25 micron;114 mW;120 mW;3 V;5 GHz;CMOS radio transceiver front-end chipset;differential circuit topology;direct conversion architecture;wireless LAN","","16","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"2000 IEEE International Solid-State Circuits Conference [Front Matter and Table of Contents]","","","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","1","","Presents the front matter and table of contents from the proceedings.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839675","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839675","","","monolithic integrated circuits","amplifiers;analog techniques;clocks;data converters;digital techniques;display circuits;filters;frequency dividers;frequency synthesizers;high speed I/O;image sensors;logic systems;low-power techniques;low-temperature circuits;memories;microprocessors;mixed-signal techniques;multimedia systems;signal processing;solid-state circuits;wireless communications","","0","","","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A mixed digital-analog 16 b microcontroller with 0.5 Mb flash memory, on-chip power supply, physical network interface, and 40 V I/O for automotive single-chip mechatronics","Specks, J.W.; Broderick, P.; Erckert, R.; Harb, H.; Kruecken, J.","Semicond. Products Sect., Motorola GmbH, Munchen, Germany","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","348","349","Automotive electronics are the driving force for real-time controller area networks (CAN) with up to 100 nodes in a future high-end vehicle. The mixed mechanical-electronic (mechatronic) control units in such a network require single-chip microsystems to achieve reliable cost-effective systems integration with a minimum number of components and interconnections. The mixed digital-analog microcontroller meets these mechatronic requirements. In addition to a complex 16 b flash programmable microcontroller, it includes a set of robust analog I/O peripherals such as voltage regulator, bus interface, and sensor interface with 40 V break-down, so that no external interface ICs are required.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839810","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839810","","Automotive electronics;Control systems;Digital-analog conversion;Force control;Mechatronics;Microcontrollers;Regulators;Robustness;Vehicle driving;Voltage","automotive electronics;controller area networks;flash memories;mechatronics;microcontrollers;mixed analogue-digital integrated circuits;real-time systems;voltage regulators","0.5 Mbit;16 bit;40 V;automotive electronics;automotive single-chip mechatronics;bus interface;flash memory;mixed digital-analog microcontroller;physical network interface;real-time controller area networks;robust analog I/O peripherals;sensor interface;single-chip microsystems;voltage regulator","","1","4","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1.2 V micropower CMOS active pixel image sensor for portable applications","Kwang-Bo Cho; Krymski, A.; Fossum, E.R.","Univ. of Southern California, Los Angeles, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","114","115","Low-power image sensors are desirable for portable applications, including cellular phones, portable digital assistants (PDAs), and wireless security systems. Scaled CMOS technology has bright prospects for both high performance and low power image sensor systems. This image sensor for 1.2 V operation dissipates one-to-two orders of magnitude less power than the current state of the art CMOS active pixel sensors.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839715","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839715","","Clocks;Image sensors;Photodiodes;Pixel;Solid state circuits;Timing;Voltage","CMOS image sensors;low-power electronics;photodiodes","1.2 V;active pixel image sensor;cellular phones;low power electronics;micropower CMOS;portable applications;portable digital assistants;scaled CMOS technology;wireless security systems","","28","","1","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 128 kb FeRAM macro for a contact/contactless smart card microcontroller","Yamada, J.; Miwa, T.; Koike, H.; Toyoshima, H.; Amanuma, K.; Kobayashi, S.; Tatsumi, T.; Maejima, Y.; Hada, H.; Mori, H.; Takahashi, S.; Takeuchi, H.; Kunio, T.","NEC Corp., Sagamihara, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","270","271","For contact/contactless smart-card applications, a ferroelectric RAM (FeRAM) macro must operate with supply voltages ranging from 2.7 V to 5.5 V, as standardized by ISO, and have endurance of more than 10/sup 8/ write/read cycles and memory size flexible from 32 kb to 128 kb. In addition, for contactless smart card applications, low current consumption is essential. This macro meets these requirements using: (1) 3-metal process capacitor-on-metal/via-stacked-plug (CMVP) memory cell; (2) voltage regulation architecture; (3) main/sub bit line and word line structure; and (4) dynamic-type offset sense amplifier.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839780","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839780","","Capacitors;Ferroelectric films;Ferroelectric materials;Microcontrollers;Nonvolatile memory;Random access memory;Regulators;Smart cards;Voltage;Wiring","ferroelectric storage;integrated memory circuits;microcontrollers;random-access storage;smart cards;voltage control","2.7 to 5.5 V;32 to 128 kbit;CMVP memory cell;FeRAM macro;capacitor-on-metal;contact smart card microcontroller;contactless smart card microcontroller;dynamic-type offset sense amplifier;ferroelectric RAM;low current consumption;three-metal process;via-stacked-plug;voltage regulation architecture","","10","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 660 MHz 64b SOI processor with Cu interconnects","Buchholtz, T.C.; Aipperspach, G.; Cox, D.T.; Phan, N.V.; Storino, S.N.; Strom, J.D.; Williams, R.R.","IBM Corp., Rochester, MN, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","88","89","The 64b PowerPC RISC microprocessor previously described is migrated from a 0.22 /spl mu/m SOI technology to a 0.18 /spl mu/m SOI technology. Key features of the 0.77 scaled 1.5 V technology are 0.08 /spl mu/m NFET channel lengths, 7 layer Cu metallization with low-/spl epsiv/ dielectric, low dose SOI substrate for improved material quality and productivity, and local interconnect. Dual gate oxide provides high I/O voltage compatibility. As this chip is a migration only 6 levels of metal and stacked devices for high voltage I/O were used.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839703","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839703","","Capacitance;Circuit noise;Clocks;Coupling circuits;Delay;Dielectric substrates;Frequency;Integrated circuit interconnections;Timing;Voltage","CMOS digital integrated circuits;copper;integrated circuit interconnections;microprocessor chips;reduced instruction set computing;silicon-on-insulator;very high speed integrated circuits","0.08 micron;1.5 V;18 W;64 bit;660 MHz;CMOS SOI processor;CMOS8S2;Cu;Cu interconnects;Cu metallization;PowerPC RISC microprocessor;Si;dual gate oxide;high I/O voltage compatibility;low dose SOI substrate","","5","","1","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"CMOS 125 MHz fiber/TP media converter with auto offset cancellation post amplifier and pre-emphasis LED driver","Shieh, J.-C.S.; Jun Cao; Cheng-Chung Shih","Allayer Technol. Corp., San Jose, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","312","313","A 125 MHz 100Base-TX/100Base-FX media converter (TFMC) in 0.5 /spl mu/m CMOS technology supports both 100SX and 100LX transfer modes with a maximum distance of 3 km. The converter has built-in redundancy that enables reliable fiber optic communication. The chip features an integrated auto-offset cancellation post amplifier and a pre-emphasis LED driver.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839795","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839795","","CMOS technology;Clocks;Delay;Driver circuits;Light emitting diodes;Low pass filters;Optical amplifiers;Optical signal processing;Redundancy;Signal detection","CMOS integrated circuits;driver circuits;mixed analogue-digital integrated circuits;optical fibre LAN;redundancy","0.5 micron;100Base-FX;100Base-TX;100LX transfer modes;100SX transfer modes;125 MHz;3 km;auto offset cancellation post amplifier;built-in redundancy;fiber optic communication;fiber/TP media converter;pre-emphasis LED driver","","1","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An eight channel 35 GSample/s CMOS timing analyzer","Weinlader, D.; Ron Ho; Chih-Kong Keng Yang; Horowitz, M.","Center for Integrated Syst., Stanford Univ., CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","170","171","While today's test systems measure inputs at a single time point each cycle, measuring when the inputs arrive is often more useful for understanding timing and jitter problems. An eight channel system is used to explore the feasibility of such a time measuring tester front-end. This system achieves 27.8 ps timing resolution in a 0.25 /spl mu/m CMOS technology using an oversampled architecture with 40 phase-shifted clocks that span a 900 MHz cycle. The chip contains two clock generators, eight input channels, on-chip memory and histogram hardware.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839735","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839735","","Clocks;Counting circuits;Delay;Histograms;Phase locked loops;Phased arrays;Semiconductor device measurement;System testing;Time measurement;Timing jitter","CMOS integrated circuits;timing circuits","0.25 micron;27.8 ps;900 MHz;CMOS timing analyzer;clock generator;histogram hardware;jitter;multichannel system;on-chip memory;oversampling architecture;test system;time measurement","","16","5","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A mixed-signal DFE/FFE receiver for 100Base-TX applications","Kelly, N.P.; Ray, D.L.; Vogel, D.W.","Level One Commun. Inc., Sacramento, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","310","311","Several 100Base-TX receivers have been built with DFE and FFE functions implemented in DSP. These implementations tend to be large in area and high in power. In addition, the large amount of digital logic switching at high speeds can lead to EMI issues. Finally, since a finite resolution must be chosen in a DSP implementation, noise immunity is reduced due to quantization noise. This chip uses mixed-signal techniques to implement the DFE and FFE functions of a 100BASE-TX receiver. The 100BASE-TX receiver uses a switched-capacitor, fixed coefficient FFE to cancel precursor ISI and create the timing function, a mixed-signal current-summing fully adaptive DFE to cancel post-cursor ISI, a fast offset cancellation tap to cancel baseline wander, and a coarse comparator to make decisions. Timing information, extracted from the received signal, is input to a digital signal processing (DSP) engine which emulates a second-order phase-locked loop (PLL) function. The function includes both proportional and integral representations of the timing information. A phase-interpolating PLL generates the recovered clock from the output of the DSP engine.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839794","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839794","","Digital signal processing;Digital signal processing chips;Electromagnetic interference;Engines;Intersymbol interference;Logic;Noise cancellation;Noise reduction;Phase locked loops;Timing","comparators (circuits);digital phase locked loops;electromagnetic interference;local area networks;mixed analogue-digital integrated circuits;quantisation (signal);receivers;switched capacitor networks;timing","100Base-TX applications;DSP engine;EMI issues;baseline wander;coarse comparator;integral representations;mixed-signal DFE/FFE receiver;mixed-signal current-summing fully adaptive DFE;mixed-signal techniques;offset cancellation tap;phase-interpolating PLL;precursor ISI;proportional representations;quantization noise;recovered clock;second-order phase-locked loop;switched-capacitor fixed coefficient FFE;timing function","","8","29","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A combined 10/125 Mbaud twisted-pair line driver with programmable performance/power features","Shoval, A.; Shoaei, O.; Leonowich, R.","Lucent Technol., Allentown, PA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","314","315","With shrinking supply voltages and portable local area networks (LANs) becoming more prevalent, it is becoming essential to implement transceivers dissipating minimal power. One important aspect of a transceiver is the twisted-pair driver. For 10/100 Ethernet, a typical push-pull driver can be implemented drawing 10 mA in 100Base-TX mode and 32 mA in 10Base-T mode. However, such a driver is difficult to implement using supplies lower than 3.3 V. Here, a driver is implemented in 3.3 V with the anticipation that the architecture is applicable below 3.3 V. Mechanisms allow for lower power dissipation options as a trade-off for performance.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839796","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839796","","Driver circuits;Finite impulse response filter;Harmonic distortion;Linearity;Physical layer;Power dissipation;Pulse generation;Pulse shaping methods;Resistors;Shape","driver circuits;local area networks;low-power electronics;programmable circuits;transceivers;twisted pair cables","3.3 V;Ethernet;portable local area network;power dissipation;programmable circuit;transceiver;twisted-pair line driver","","0","23","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A CMOS HDSL2 analog front-end","Gattani, A.; Cline, D.; Hurst, P.; Mosinskis, P.","Level One Commun. Inc., Sacramento, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","302","303","HDSL2 is the second generation of High-bit-rate Digital Subscriber Line service. ANSI HDSL2 standard requires full duplex transmission with a symmetric payload of 1.544 Mb/s over the full Carrier Serving Area (9 kft, with noise) on a single twisted pair, i.e., same level of service and performance that the traditional HDSL provides over two twisted pairs. There is also tremendous interest in the industry to provide variable rate service over longer cable lengths. HDSL2 transmission spectrums provide robust performance in a mixed crosstalk environment and are spectrally compatible with other services like ADSL, HDSL, T1, etc. The Upstream (US) and Downstream (DS) spectrums overlap and deliver over 16.5 dBm transmit power to the line. This requires the HDSL2 Analog Front-End (AFE) to process a large echo signal along with a weak receive signal.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839790","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839790","","Analog circuits;Band pass filters;Bandwidth;Crosstalk;Digital signal processing;Echo cancellers;Forward error correction;Passband;Sampling methods;Signal processing","CMOS analogue integrated circuits;digital subscriber lines","1.544 Mbit/s;CMOS analog front-end;HDSL2;high-bit-rate digital subscriber line","","1","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Wireless interconnection in a CMOS IC with integrated antennas","Floyd, B.; Kim, K.; Kenneth, O.","Florida Univ., Gainesville, FL, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","328","329","Improved RF capability and projected increase in die size for CMOS circuits lead to the concept of wireless communications within and between chips. A potential application is wireless clock distribution, proposed as an alternative interconnect system capable of distributing high frequency clock signals at the speed of light using microwaves. The wireless clock distribution system consists of a clock transmitter, located on or off chip, broadcasting a microwave global clock signal at frequencies greater than 15 GHz, and a grid of integrated clock receivers. The global clock signal is received using an integrated dipole antenna. The signal is then amplified using a low-noise amplifier (LNA), frequency divided down to the local clock frequency, buffered, and distributed to provide local clock signals. This IC operating at 7.4 GHz, which integrates antennas and necessary receiver circuits in 0.25 /spl mu/m CMOS with five metal layers on p-substrates, is a first step towards realizing such a system.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839802","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839802","","Broadcasting;CMOS integrated circuits;Clocks;Dipole antennas;Frequency conversion;Integrated circuit interconnections;Radio frequency;Receiving antennas;Transmitters;Wireless communication","CMOS integrated circuits;clocks;dipole antennas;integrated circuit interconnections","0.25 micron;7.4 GHz;CMOS IC;RF circuit;integrated dipole antenna;low noise amplifier;wireless clock distribution system;wireless communication;wireless interconnection","","27","7","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"The first IA-64 microprocessor: a design for highly-parallel execution","Singer, G.; Rusu, S.","Intel Corp., Santa Clara, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","422","423","The first implementation of the IA-64 architecture achieves high performance by implementing a highly parallel execution core, while maintaining binary compatibility with the IA-32 instruction set. The processor contains 25.4 M transistors. The chip is fabricated in a 0.18 /spl mu/m CMOS process with 6 metal layers and packaged in a 1012-pad organic land grid array using C4 (flip-chip) assembly technology.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839843","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839843","","Capacitance;Circuits;Clocks;Computer aided instruction;Concurrent computing;Crosstalk;Frequency;Hardware;Microprocessors;Registers","CMOS digital integrated circuits;microprocessor chips;parallel architectures","0.18 micron;C4 flip-chip assembly;CMOS chip;IA-64 architecture;highly parallel execution;microprocessor;organic land grid array package","","10","","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 2 V CMOS cellular transceiver front-end","Steyaert, M.; Janssens, J.; De Muer, B.; Borremans, M.; Itoh, N.","Katholieke Univ., Leuven, Heverlee, Belgium","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","142","143","The low-IF receiver (RX) consists of an LNA connected to two (I&Q) down-conversion mixers followed by a variable gain amplifier-filter. The front-end converts the RF signal into a differential I and Q signal, centered at an 100 kHz IF. The cascode LNA is input-matched using an on-chip spiral inductor. The measured S11 is <-11.5 dB between 1.725 GHz and 1.975 GHz, satisfying the antenna filter requirement (S11 <-10 dB). The lower input impedance improves the LNA gain by about 1.5 dB compared to an exact 50 /spl Omega/ match. An on-chip load inductor centers the gain at 1.84 GHz. Each down-conversion mixer uses a cascoded, current-folding switching mixer. This permits low voltage operation while enabling the insertion of a cascode transistor to improve LO leakage and mixer linearity. The noise contribution of the top current source is reduced by the pMOS bleeder. The VGA consists of a two-stage fully differential OTA with a bank of highly matched, RC elements. Its gain can progressively be decreased by 6 dB by switching them in parallel. A/D conversion, channel selection, mirror suppression and additional AGC is assigned to a digital CMOS base-band chip.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839723","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839723","","Antenna measurements;Filters;Gain;Impedance;Inductors;Low voltage;RF signals;Radiofrequency amplifiers;Spirals;Transceivers","CMOS digital integrated circuits;UHF integrated circuits;cellular radio;low-power electronics;operational amplifiers;transceivers","1.725 to 1.975 GHz;2 V;A/D conversion;LNA;LO leakage;antenna filter requirement;cellular transceiver front-end;channel selection;current-folding switching mixer;digital CMOS base-band chip;down-conversion mixers;fully differential OTA;input impedance;low voltage operation;low-IF receiver;mirror suppression;mixer linearity;on-chip spiral inductor;pMOS bleeder;variable gain amplifier-filter","","10","1","1","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An analog 0.25 /spl mu/m BiCMOS tailbiting MAP decoder","Moerz, M.; Gabara, T.; Yan, R.; Hagenauer, J.","Bell Lab., Lucent Technol., Murray Hill, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","356","357","Digital decoders play a fundamental role in extracting signals from a noisy background. Mixed-signal decoders are recently employed in applications to capture the potential of smaller size, higher speed or lower power consumption when compared to an equivalent digital implementation. Developing an all-analog decoder can further improve on these parameters. Furthermore, decoders for tailbiting convolutional codes and concatenated coding schemes (e.g., turbo codes) incorporate a closed loop which allows the development of a highly-parallel analog network. The authors describe an implementation of such an analog decoder using a 0.25 /spl mu/m BiCMOS process.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839814","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839814","","Adders;BiCMOS integrated circuits;Decoding;Diodes;Integrated circuit interconnections;MOS devices;Semiconductor device measurement;Tail;Temperature;Voltage","BiCMOS analogue integrated circuits;analogue processing circuits;application specific integrated circuits;concatenated codes;convolutional codes;decoding;turbo codes","0.25 micron;ASIC;BiCMOS process;analog decoder;concatenated coding schemes;convolutional codes;highly-parallel analog network;tailbiting MAP decoding algorithm;turbo codes","","37","2","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"The vertical replacement-gate (VRG) process for scalable general-purpose complementary logic","Monroe, D.; Hergenrother, J.","Lucent Technol., Bell Labs., Murray Hill, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","134","135","A major challenge in scaling metal-oxide-semiconductor field-effect transistors (MOSFETs) is controlling the gate length, L/sub G/. Variable L/sub G/ leads to variable current drive, requiring conservative digital designs, and to device mismatch that makes the fastest transistors unusable in precision analog designs. The vertical, replacement-gate (VRG) process uses the thickness of a deposited film to precisely define the gate length, while preserving the small gate overlap capacitances and shallow, self-aligned source/drain extensions that are critical to modern MOSFETs. In brief, a silicon device pillar is grown through a multilayer sandwich, whose center layer is later removed and replaced by the gate, and whose upper and lower layers provide dopants for the source/drain extensions. The gate dielectric can be thin, high-quality, thermal SiO/sub 2/ grown on [100]-oriented single-crystal silicon. Previous vertical MOSFET schemes inherently result in poor gate length control, high gate overlap capacitances, or low-quality gate oxides. The first VRG-MOSFETs are competitive with optimized short-channel planar MOSFETs. L/sub G/=200 nm (L/sub ch//spl Gt/190 nm) VRG-n MOSFETs have I/sub on/=1.1 mA//spl mu/m with I/sub off/=11 pA//spl mu/m (and subthreshold swing s=76 mV/dec).","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839720","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839720","","CMOS logic circuits;CMOS process;Capacitance;Doping profiles;Electrodes;Immune system;Ion implantation;MOSFETs;Reluctance generators;Silicon","CMOS logic circuits;MOSFET;capacitance;integrated circuit technology","200 nm;MOSFETs;Si;current drive;device mismatch;gate length;gate overlap capacitances;optimized short-channel planar MOSFETs;scalable general-purpose complementary logic;source/drain extensions;subthreshold swing;vertical replacement-gate process","","4","1","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A two-path bandpass /spl Sigma//spl Delta/ modulator with extended noise shaping","Tabatabaei, A.; Kaviani, K.; Wooley, B.","Center for Integrated Syst., Stanford Univ., CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","342","343","The proliferation of communications applications stimulates interest in digitizing bandpass signals with bandwidths of several MHz at intermediate frequencies above 10 MHz. This multistage oversampling modulator combines lowpass and bandpass stages to achieve an extended dynamic range at low oversampling ratios. An experimental prototype of the architecture integrated in 0.25 /spl mu/m CMOS achieves 75 dB dynamic range for 2 MHz signal bandwidth at 16 MHz IF.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839808","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839808","","Bandwidth;Delta modulation;Digital modulation;Dynamic range;Frequency;Noise cancellation;Noise figure;Noise shaping;Prototypes;Quantization","CMOS integrated circuits;cascade networks;sigma-delta modulation","0.25 micron;16 MHz;2 MHz;CMOS;bandpass signals;extended dynamic range;extended noise shaping;intermediate frequencies;lowpass stages;oversampling ratios;signal bandwidth;two-path bandpass sigma-delta modulator","","0","","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 14b 100MSample/s 3-stage A/D converter","Moreland, C.; Elliott, M.; Murden, F.; Young, J.; Hensley, M.; Stop, R.","Analog Devices Inc., Greensboro, NC, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","34","35","A 14b three-stage ADC uses a complementary bipolar process to achieve a 100MSample/s encode rate with a SFDR of >90 dB and an SNR of 75 dB. While the design is based on a traditional multi-stage architecture, the three encoder stages use serial-ripple converters. Unlike the typical N-bit flash converter which requires 2-/sup N-1/ comparators, the serial-ripple converter has only N comparators. The result is a smaller die area and lower power dissipation than flash. This design uses a total of 16 comparators, and at the full sample rate consumes 1250 mW. It is fabricated in a 0.8 /spl mu/m double-poly complementary bipolar process.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839679","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839679","","Circuit noise;Delay;Error correction;Hydrogen;Linearity;Noise reduction;Pipelines;Power dissipation;Resistors;Signal generators","analogue-digital conversion;bipolar integrated circuits;comparators (circuits);low-power electronics","0.8 micron;1250 mW;14 bit;SFDR;comparators;die area;double-poly complementary bipolar process;encode rate;multi-stage architecture;power dissipation;sample rate;serial-ripple converters;three-stage ADC","","6","","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Remote CMOS pressure sensor chip with wireless power and data transmission","van den Boom; Tessmann, D.; Lerch, R.; Vom Bogel, G.; Hammerschmidt, D.; Amelung, J.; Hosticka, B.; Mahdavi, P.","Fraunhofer Inst. of Microelectron Circuits & Syst., Duisburg, Germany","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","186","187","This remote CMOS pressure sensor chip, with wireless power and data transmission, can also be used as an RF identification tag. It extracts operating power from the RF carrier transmitted by an outside reader station. The chip is activated when it receives power transmitted by the station. After power-on, the chip automatically starts measurements and transmits the data back to the station using a multi-tag protocol, which avoids collisions when several tags are activated simultaneously.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839742","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839742","","Calibration;Capacitors;Clocks;Data communication;Radio frequency;Sampling methods;Sensor arrays;Transponders;Voltage;Wireless sensor networks","CMOS integrated circuits;identification technology;microsensors;pressure sensors;remote sensing","RF identification tag;remote CMOS pressure sensor chip;wireless data transmission;wireless power transmission","","4","1","","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Accurate in-situ measurement of peak noise and signal delay induced by interconnect coupling","Sato, T.; Sylvester, D.; Yu Cao; Chenming Hu","California Univ., Berkeley, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","226","227","In deep submicron processes, inaccuracy of interconnect models can lead to serious design errors. New circuit performance measurement schemes are necessary to verify and calibrate the interconnect models. An accurate in-situ noise and delay measurement technique is developed and a test chip is fabricated to demonstrate its efficacy. The proposed technique can experimentally characterize the noise peak height and the timing skew due to noise. It is intended for generating circuit design guidelines and verifying CAD models and tools.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839760","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839760","","Circuit noise;Circuit optimization;Circuit synthesis;Circuit testing;Delay;Integrated circuit interconnections;Measurement techniques;Noise measurement;Semiconductor device measurement;Timing","delays;integrated circuit interconnections;integrated circuit measurement;integrated circuit noise","deep submicron process;in situ measurement;integrated circuit;interconnect coupling;peak noise;signal delay;timing skew","","5","2","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1:4 demultiplexer for 40 Gb/s fiber-optic applications","Mattia, J.P.; Pullela, R.; Baeyens, Y.; Young-Kai Chen; Huan-Shang Tsai; Georgiou, G.; von Mohrenfels, T.W.; Reinhold, M.; Groepper, C.; Dorschky, C.; Schulien, C.","Lucent Technol., Bell Labs., Murray Hill, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","64","65","The demultiplexer (DEMUX) is a critical component of a fiber communication system. In order to satisfy increasing demands for data, fiber systems will employ several wavelengths carrying 40 Gb/s data in the near future. The requirements for such systems dictate that the DEMUX handle at least 4 channels of 10 Gb/s SONET/SDH data. The challenge is to build a 1:4 DEMUX that is both manufacturable and cost-effective to be integrated onto a receiver board. The authors describe a monolithic four-channel DEMUX for 40 Gb/s applications which uses an AlInAs/InGaAs HBT technology from a commercial foundry. Measurements demonstrate 40 Gb/s operation for 0.3 Vpp single-ended data input and 0.6 Vpp differential clock input.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839693","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839693","","Circuits;Clocks;Delay;Heterojunction bipolar transistors;Latches;Manufacturing;Optical fiber communication;Optical fiber networks;SONET;Synchronous digital hierarchy","III-V semiconductors;aluminium compounds;bipolar logic circuits;demultiplexing equipment;gallium arsenide;heterojunction bipolar transistors;indium compounds;optical fibre communication","0.3 V;0.6 V;1:4 demultiplexer;40 Gbit/s;AlInAs-InGaAs;AlInAs/InGaAs HBT technology;SONET/SDH data;differential clock input;fiber communication system;monolithic four-channel DEMUX;receiver board;single-ended data input","","10","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 13 b 40 MSample/s CMOS pipelined folding ADC with background offset trimming","Myung-Jun Choe; Bang-Sun Song; Bacrania, K.","Illinois Univ., Urbana, IL, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","36","37","The folding/interpolating ADC exhibits a distinct trait attributed by folder zero-crossing error and gain mismatch, which appear in general as an INL error. It is of paramount interest to control the zero-crossings accurately so that they can be spaced evenly to cover the whole conversion range. The folder zero-crossing errors collectively result from folder offset, reference error, tail-current mismatch, interpolation error, etc. In CMOS, the poor offset of the differential pair as well as other process uncertainty have resulted in the performance much poorer than the bipolar counterpart. This CMOS folding/interpolating ADC operates with 13 b linearity at bipolar folder speed.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839680","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839680","","Art;Bandwidth;CMOS process;Clocks;Interpolation;Linearity;Logic;Pipeline processing;Prototypes;Uncertainty","CMOS integrated circuits;analogue-digital conversion;pipeline processing","13 bit;CMOS pipelined folding ADC;background offset trimming;zero-crossing error","","2","1","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"45 GHz transimpedance 32 dB limiting amplifier and 40 Gb/s 1:4 high-sensitivity demultiplexer with decision circuit using SiGe HBTs for 40 Gb/s optical receiver","Masuda, T.; Ohhata, K.-i.; Arakawa, F.; Shiramizu, N.; Ohue, E.; Oda, K.; Hayami, R.; Tanabe, M.; Shimamoto, H.; Kondo, M.; Harada, T.; Washio, K.","Central Res. Lab., Hitachi Ltd., Tokyo, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","60","61","A preamplifier with 45 GHz bandwidth and 50.2 dB/spl Omega/ transimpedance gain, a limiting amplifier with 32 dB gain and 49 GHz bandwidth, and a 40 Gb/s 1:4 high-sensitivity demultiplexer (HS-DEMUX) combined with a decision circuit are for use in a 40 Gb/s optical receiver. The bandwidth in the preamplifier and the maximum gain at 40 GHz in the limiting amplifier are the best reported for any semiconductor technology. The 1:4 HS-DEMUX uses bit-rotation for byte-synchronization.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839691","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839691","","Bandwidth;Capacitance;Circuits;Germanium silicon alloys;Optical amplifiers;Optical receivers;Photodiodes;Preamplifiers;Semiconductor optical amplifiers;Silicon germanium","Ge-Si alloys;bipolar digital integrated circuits;decision circuits;demultiplexing equipment;heterojunction bipolar transistors;limiters;optical receivers;preamplifiers;semiconductor materials","32 dB;40 Gbit/s;45 GHz;SiGe;SiGe HBT IC;bandwidth;bit rotation;byte synchronization;decision circuit;high-sensitivity demultiplexer;limiting amplifier;optical receiver;preamplifier;semiconductor technology;transimpedance gain","","14","4","9","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 2.4 Gb/s/pin simultaneous bidirectional parallel link with per pin skew compensation","Yeung, E.; Horowitz, M.","Comput. Syst. Lab., Stanford Univ., CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","256","257","A 8 b-wide single-ended simultaneous bidirectional transceiver test chip in a 0.4 /spl mu/m CMOS process allows study of the major challenges in high-performance, low-cost parallel-link design. This paper shows the I/O cell and placement of I/O pads in each chip. Data pins are laid out with different signal return configurations to study cross-talk in parallel links. In the I/O cell, the open-drain output driver is broken down into 4 legs ratioed 1:2:4:4 for swing control. The line is terminated on each side with a pMOS resistor, whose gate voltage is adjusted externally for impedance control. Two externally-adjustable reference voltages (VrefH and VrefL) are multiplexed to generate the local reference voltage (Vref) to decode incoming data. The I/O design operates at a bit time equal to 4 fanout-of-4 delays (FO4=delay of an inverter driving a load of 4 identical inverters and is 193 ps at a 3.3 V supply in this run). The bidirectional links operate at 2.4 Gb/s/pin (1.2 Gb/s in each direction), with 200 mV minimum signal swing on each side for the pins with worst-ease cross-talk.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839774","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839774","","CMOS process;Decoding;Impedance;Inverters;Leg;Pins;Resistors;Testing;Transceivers;Voltage control","CMOS digital integrated circuits;transceivers","0.4 micron;2.4 Gbit/s;3.3 V;CMOS chip;high-speed I/O cell;parallel link;simultaneous bidirectional transceiver;skew compensation","","6","31","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An embeddable low power SIMD processor bank","Sang Hoon Hong; Woodward Yang","Harvard Univ., Cambridge, MA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","192","193","Existing digital imaging systems have high computational requirements for real-time image processing and/or real-time video compression. A parallel SIMD processor architecture is capable of performing several types of image processing tasks such as image filtering, image correlation and a modified vector quantization (VQ) image processing algorithm. The SIMD processor is suited for embedding with a digital CMOS imager by pitch matching 16 CMOS pixel columns to a multiplexed 128/spl times/8b streaming data buffer (SDB) and processing element (PE) with 13b data path. A prototype SIMD processor with 8 PEs in 0.6 /spl mu/m CMOS technology demonstrates performance for real-time video compression of raw 640/spl times/480 color images at 30 fps to <1 b/pixel while consuming <40 mW at 10 MHz and 2.5 V. A full-scale embedded SIMD processor requires /spl sim/50% additional area compared to 640/spl times/480 for digital CMOS imager alone.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839745","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839745","","CMOS process;CMOS technology;Computer architecture;Digital images;Filtering;Image processing;Pixel;Real time systems;Vector quantization;Video compression","CMOS image sensors;data compression;digital signal processing chips;embedded systems;low-power electronics;parallel architectures;vector quantisation;video coding","0.6 micron;10 MHz;2.5 V;40 mW;color image;digital CMOS imager;embedded low power SIMD processor;image correlation;image filtering;image processing;parallel architecture;real-time video compression;streaming data buffer;vector quantization","","2","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A low-phase-noise CMOS LC oscillator with a ring structure","Jae Joon Kim; Beomsup Kim","Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","430","431","This LC ring oscillator is an architectural experiment to reduce the phase noise of an LC oscillator even further with a ring type structure. An LC oscillator with a special ring type structure performs phase noise filtering and attenuation. To prove the concept, several LC-ring oscillators are fabricated in 0.6 /spl mu/m, single-poly, triple-metal, CMOS. The three-stage LC-ring oscillator has -132 dBc/Hz measured phase noise at 600 kHz offset frequency from a 900 MHz carrier.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839846","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839846","","Frequency estimation;Noise measurement;Phase measurement;Phase noise;Power supplies;Resonance;Resonant frequency;Ring oscillators;Varactors;Voltage-controlled oscillators","CMOS analogue integrated circuits;UHF integrated circuits;UHF oscillators;integrated circuit noise;phase noise","0.6 micron;900 MHz;CMOS LC ring oscillator;phase noise","","30","9","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"SiGe BiCMOS 3.3 V clock and data recovery circuits for 10 Gb/s serial transmission systems","Meghelli, M.; Parker, B.; Ainspan, H.; Soyuer, M.","IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","56","57","A 9.95 Gb/s and a 12.5 Gb/s fully-monolithic 3.3 V clock and data recovery (CDR) circuit, are targeted at SONET OC-192 and 10GBE applications, respectively. The ICs are implemented in a production level SiGe BiCMOS with 45 GHz cut-off frequency. Compared to other technologies for high-speed ICs, such as GaAs HBT technology, SiGe BiCMOS technology has advantages. It provides a much higher integration density and enables the combination of very complex digital functions with multi-gigabit digital/analog functions on the same chip, providing cost-effective and smart solutions for complex communication systems. Several CDR circuits at 10 Gb/s using SiGe and Si technology are recently reported.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839689","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839689","","BiCMOS integrated circuits;Clocks;Delay;Detectors;Filters;Frequency;Germanium silicon alloys;SONET;Silicon germanium;Voltage-controlled oscillators","BiCMOS digital integrated circuits;Ge-Si alloys;SONET;high-speed integrated circuits;semiconductor materials;synchronisation","10 Gbit/s;10GBE;3.3 V;SONET OC-192;SiGe;SiGe BiCMOS IC;clock and data recovery circuit;communication system;high-speed IC;serial transmission system","","10","1","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A parallel vector quantization processor eliminating redundant calculations for real-time motion picture compression","Nozawa, T.; Konda, M.; Fujibayashi, M.; Imai, M.; Ohmi, T.","Dept. of Electr. Eng., Tohoku Univ., Sendai, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","234","235","A technique to eliminate redundant distance calculations is used in a vector quantization (VQ) processor which handles 2048 template vectors with a single chip. A real-time motion picture compression system employing this chip can transmit five QVGA (320/spl times/240 pixels) images per second at <64 kb/s.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839764","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839764","","Bandwidth;Circuits;Hardware;Image coding;Image quality;Image reconstruction;Microprocessors;Motion pictures;Pixel;Vector quantization","data compression;digital signal processing chips;image coding;image motion analysis;parallel processing;real-time systems;vector quantisation","64 kbit/s;parallel processor;real-time motion picture compression;single chip;vector quantization","","2","1","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 2nd generation 440 ps SOI 64 b adder","Stasiak, D.; Tran, J.; Mounes-Toussl, F.; Storino, S.","IBM Corp., Rochester, MN, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","288","289","Silicon-on-insulator (SOI) technology allows higher performance than bulk technology. However, the floating body effect in SOI devices poses challenges via history effects, bipolar currents, and lower noise margins on dynamic circuits. This 64 b adder is used to compute the effective address in a PowerPC/sup TM/ processor. Particular emphasis is on design issues, advantages resulting from unique SOI device structures, and the techniques for controlling floating body effect in partially-depleted devices. Adder performance comparison is shown for bulk CMOS, first-generation SOI CMOS, and second generation SOI CMOS.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839784","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839784","","Adders;Cache memory;Circuit noise;History;Logic;Microprocessors;Pulse inverters;Rails;Registers;Silicon on insulator technology","CMOS logic circuits;adders;high-speed integrated circuits;silicon-on-insulator","440 ps;64 bit;PowerPC processor;adder;design;floating body effect;high-speed microprocessor;partially depleted device;second generation SOI CMOS technology","","7","","9","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 622 Mb/s 4.5 pA//spl radic/Hz CMOS transimpedance amplifier [for optical receiver front-end]","Razavi, B.","California Univ., Los Angeles, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","162","163","High-speed transimpedance amplifiers (TIAs) used at the front end of optical fiber receivers present design challenges in the form of trade-offs between input noise current, speed, transimpedance gain, power dissipation, and supply voltage. This transimpedance amplifier in 0.6 /spl mu/m CMOS exhibits 4.5 pA//spl radic/Hz average input noise current, 622 Mb/s data rate, and 8.7 k/spl Omega/ transimpedance gain while dissipating 30 mW from a 3 V supply.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839732","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839732","","High power amplifiers;Optical amplifiers;Optical design;Optical fiber amplifiers;Optical fibers;Optical noise;Optical receivers;Power dissipation;Power supplies;Semiconductor optical amplifiers","CMOS analogue integrated circuits;feedback amplifiers;operational amplifiers;optical receivers","3 V;622 Mbit/s;80 mW;CMOS transimpedance amplifier;high-speed amplifiers;input noise current;optical fiber receiver front-end;power dissipation;transimpedance gain","","16","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A configurable 5-D packet classification engine with 4Mpacket/s throughput for high-speed data networking","Singh, K.","Lucent Technol., Bell Labs., Holmdel, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","82","83","Packet classification is critical in data networking. The object is to identify the highest priority rule that applies to an incoming packet. The rules are typically defined as arbitrary ranges over multiple fields of the packet header (e.g., destination/source address, dest/src port, etc.) and each rule specifies operations to be performed on a particular category of packets (assigning quality of service, route-pinning, firewall functions etc.). Matching algorithms implemented in software cannot keep up with ever-increasing data rates. Brute force comparison hardware is infeasible. To support 500 five-dimensional rules, at 4Mpackets/s throughput, 20B comparisons/s are needed. A processor is described which implements the proposed range-matching algorithm, exploiting the fact that N ranges can create at most 2N+1 non-overlapping intervals. For each such interval the rules that cover it are ordered by priority and stored in a bitmap array. The processor is realised in a 4-layer 0.25 /spl mu/m CMOS process and operates at a clock frequency of 66 MHz using a 3.3 V supply.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839701","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839701","","CADCAM;Cams;Clocks;Computer aided manufacturing;Engines;Hardware;Quality of service;Random access memory;Software algorithms;Throughput","CMOS digital integrated circuits;data communication equipment;digital signal processing chips;signal classification;telecommunication computing","0.25 micron;3.3 V;66 MHz;CMOS process;DSP;bitmap array storage;configurable 5D packet classification engine;five-dimensional rules;high-speed data networking;highest priority rule identification;onchip SRAM blocks;range-matching algorithm","","0","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 900 MHz SOI fully-integrated RF power amplifier for wireless transceivers","Kumar, M.; Yue Tan; Johnny Sin; Longxing Shi; Jack Lau","Hong Kong Univ. of Sci. & Technol., Kowloon, Hong Kong","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","382","383","This 900 MHz fully-integrated power amplifier (IPA) for the first time uses SOI lateral double-diffused MOS transistors (LDMOSTs) and high-Q on-chip inductors. The IPA uses a 1.5 /spl mu/m LDMOS (0.35 /spl mu/m channel length 3.85 /spl mu/m drift length 4.5 GHz f/sub T/, 20 V breakdown) technology, which is compatible with CMOS and BJT for baseband and receiver functions. This makes it suitable for single-chip transceiver application. The IPA delivers +23 dBm output power with 16 dB gain and 49% power added efficiency (PAE) at 900 MHz, and is suitable for mobile phone handset application.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839825","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839825","","Baseband;CMOS technology;Electric breakdown;High power amplifiers;Inductors;MOSFETs;Power amplifiers;Radio frequency;Radiofrequency amplifiers;Transceivers","MOS analogue integrated circuits;UHF power amplifiers;mobile radio;silicon-on-insulator;telephone sets;transceivers","1.5 micron;16 dB;49 percent;900 MHz;SOI fully-integrated RF power amplifier;lateral double-diffused MOS transistor;mobile phone handset;on-chip inductor;single-chip wireless transceiver","","7","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"New architecture for cost-efficient high-performance multiple-bank RDRAM","Mukai, H.; Nagai, T.; Takase, S.; Imai, S.; Maejima, H.; Ito, M.; Yamamoto, T.; Waki, H.; Sakurai, K.; Hara, T.; Koyanagi, M.; Nakagawa, K.","Microelectron. Eng. Lab., Toshiba Corp., Yokohama, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","400","401","This DRAM realizes multiple-bank performance with small area overhead by sharing data transmission circuitry among all banks, and minimizes the time and the cost required to produce cut-down products. To enhance cost-efficiency, 2 page sizes are offered in one chip, ensuring suitability for widespread use: 1 kB for low-end computers requiring low power consumption and 2 kB for high-end workstations. This 288 Mb RDRAM contains four 72 Mb quadrants, in the center of which row decoders (XDECs) are located horizontally. Column decoders (YDECs) are at the edge of each quadrant near the chip center. For the 2/spl times/16 split, dependent bank, bank0 through bank15 and bank16 through bank31 function the same as the dependent bank. Bank15 and bank16 are, however, independent of each other. The same bank resides in 2 quadrants positioned diagonally. Both leftand right-hand halves (36 Mb units) of each quadrant contain 16 banks which are arranged as 16 vertical strips. In each unit, sense amplifiers (SAs) are shared between adjacent strips. 34 global bank-select-lines (GBSLs) corresponding to the vertical rows of SAs and 36 Main DQ Lines (MDQs) run horizontally over the array in half of each quadrant divided by XDECs along with column-select-lines (CSLs). MDQs are connected to the second sense amplifiers (SSAs) placed vertically at the chip center and shared between the left- and right-hand halves of the chip. Beside the SSAs, the shift registers (SRs) for 8 to 1 parallel-serial conversion are arranged vertically and transfer 144b to 18 I/O pads every column access.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839833","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839833","","Circuits;Computer architecture;Data communication;Decoding;Design engineering;Indium tin oxide;Laboratories;Microelectronics;Random access memory;Strips","CMOS memory circuits;DRAM chips;embedded systems;memory architecture;shift registers","288 Mbit;DRAM architecture;column decoders;cost-efficient;cut-down products;design efficiency;high-end workstations;high-performance RDRAM;interleaved data mode;low-end computers;multiple-bank performance;parallel-serial conversion;row decoders;sense amplifiers;shift registers;small area overhead","","0","1","1","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 720 /spl mu/W 50 MOPs 1V DSP for a hearing aid chip set","Mosch, P.; Van Oerle, G.; Menzl, S.; Rougnon-Glasson, N.; Van Niewenhove, K.; Wezelenburg, M.","Xemics SA, Neuchatel, Switzerland","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","238","239","This paper presents the flow and techniques used to design a digital signal processor chip used in a new hearing aid implementing multi-band compression, noise cancellation, pattern recognition and adaptive filtering. The pad-limited 20 mm/sup 2/ chip contains 1.3 M transistors and operates at 2.5 MHz at 0.9 V (1.05 V worst case). The DSP consumes 720 /spl mu/W under the nominal 1.2 V supply and performs 50 M 22 b operations per second. The DSP achieves 0.015 mW/MOP/s, 6/spl times/ better than prior results in this field. The chip uses a conventional 0.25 /spl mu/m process with normal threshold voltages.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839766","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839766","","Auditory system;Digital signal processing;Digital signal processing chips;Distributed control;Hardware;Power supplies;Read only memory;Signal design;Signal processing;Signal processing algorithms","biomedical electronics;digital signal processing chips;hearing aids;medical signal processing","0.25 micron;1 V;2.5 MHz;720 muW;adaptive filtering;design;digital signal processor;hearing aid chip set;multi-band compression;noise cancellation;pattern recognition","","5","","7","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Antifuse EPROM circuit for field programmable DRAM","Joo-Sun Choi; Jae-Kyung Wee; Ho-Youb Cho; Phil-Jung Kim; Jin-Keun Oh; Chang-Hyuk Lee; Jin-Yong Chung; Sea-Chung Kim; Woodward Yang","Memory R&D Centre, Hyundai Electron., Inchon, South Korea","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","406","407","A 3 V EPROM circuit is implemented in an existing 0.22 /spl mu/m DRAM process with an antifuse based on destructive breakdown of the highly-reliable 6.5 nm oxide-nitride-oxide (ONO) storage capacitor dielectric. Using an internal high-voltage charge pump, this antifuse EPROM is programmed without external high-voltage power supplies which facilitates full pin compatibility with existing SDRAM specifications. This antifuse EPROM circuit enables field programmable DRAM functionality such as post-package memory repair, output impedance matching for system memory module calibration, user programmable memory bank architectures, data encryption, and product serial numbers. While laser programmable polysilicon fuses are used extensively to provide nonvolatile memory for repair of defective DRAM cells, they are limited to programming at wafer level and before packaging. Previous implementations of antifuse EPROM utilized external high-voltage supplies for wafer level programming only due to the incompatibility of high voltage power supplies with existing DRAM pin configurations.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839836","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839836","","Calibration;Capacitors;Charge pumps;Circuits;Dielectric breakdown;EPROM;Impedance matching;Power supplies;Random access memory;SDRAM","CMOS memory circuits;DRAM chips;EPROM;impedance matching;memory architecture","3 V;ONO storage capacitor dielectric;antifuse EPROM circuit;data encryption;destructive breakdown;field programmable DRAM;internal high-voltage charge pump;output impedance matching;post-package memory repair;product serial numbers;system memory module calibration;triple well structure;user programmable memory bank architectures","","6","9","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 3 V mixed-signal baseband processor IC for IS-95","Liu, E.; Davis, M.; Caesar Wong; Shami, Q.; Chiang-Sheng Yao; Chen, G.; Tae-Song Chung; Rathore, J.; Kahari, W.","LSI Logic Corp., Milpitas, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","434","435","As IS-95 gains worldwide acceptance, higher levels of integration is desirable to reduce cost, board space, and power. Previous baseband signal processors for digital cellular communications integrate only the digital functions, while the baseband data conversion functions reside in a dedicated analog CMOS IC or are merged with the IF functions in a BiCMOS IC. However, analog processes typically have feature sizes that are generations behind digital CMOS. Since even data conversion functions need a variety of digital circuits such as digital filters for voiceband processing, /spl Delta//spl Sigma/ decimation, and various random logic for decoding and register file control, the use of older analog processes leads to larger area and power in addition to the extra package cost. Moreover, chip-to-chip communication consumes power and creates unnecessary board noise. Thus, it is desirable to integrate the analog functions with the digital signal-processing elements to take advantage of the rapid advances in digital CMOS and the integrated form factor. Due to the difficulty of mixed-signal integration, there is no previous report of successful integrated mixed-signal baseband processors that have gained type-approval and gone into high-volume production. The authors report on the design of a 3 V mixed-signal baseband processor IC implemented in CMOS technology for IS-95 applications.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839848","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839848","","Analog integrated circuits;Baseband;BiCMOS integrated circuits;CMOS analog integrated circuits;CMOS digital integrated circuits;CMOS integrated circuits;CMOS process;CMOS technology;Costs;Data conversion","CMOS integrated circuits;cellular radio;digital radio;mixed analogue-digital integrated circuits","3 V;CMOS technology;DSP elements;IS-95 applications;analog functions;baseband data conversion functions;digital cellular communications;digital functions;digital signal-processing;mixed-signal baseband processor IC","","0","","7","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 56.8 GB/s 0.18 /spl mu/m embedded DRAM macro with dual port sense amplifier for 3D graphics controller","Yamazaki, A.; Fujino, T.; Inoue, K.; Hayashi, I.; Noda, H.; Watanabe, N.; Morishita, F.; Ootani, J.; Kobayashi, M.; Dosaka, K.; Morooka, Y.; Shimano, H.; Soeda, S.; Hachisuka, A.; Okumura, Y.; Arimoto, K.; Wake, S.; Ozaki, H.","Mitsubishi Electr. Corp., Hyogo, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","394","395","Advanced 3D graphics (3DG) technology will be used in console game machines, and it is desired to develop a rendering controller chip which can handle real time 3D animation with true colors. Embedded DRAM (eDRAM) technology attracts attention of the 3DG systems, because only eDRAM can satisfy the required data rate. Four or more pipelines, 200 MHz pipeline operating frequency, and 64 b per pixel are required. With this configuration, the required data rate is 39.4 GB/s, assuming the total penalty of 35% for page miss and video refresh. Furthermore, a 120 Mb frame buffer is required for a 1280/spl times/1024-pixels screen. This 0.18 /spl mu/m 32 Mb eDRAM macro satisfies these requirements.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839830","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839830","","Animation;Circuit testing;Delay;Energy consumption;Frequency;Graphics;Multichip modules;Pipelines;Random access memory;Rendering (computer graphics)","DRAM chips;cellular arrays;computer animation;computer graphic equipment;embedded systems;operational amplifiers;redundancy;rendering (computer graphics)","0.18 micron;3D graphics controller;56.8 Gbit/s;console game machines;dual port sense amplifier;embedded DRAM macro;pipelines;real time 3D animation;rendering controller chip;true colors","","5","","1","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"30-100 MHz npn-only variable-gain class AB companding-based filters for 1.2 V applications","El-Gamal, M.N.; Baki, R.A.; Bar-Dor, A.","McGill Univ., Montreal, Que., Canada","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","150","151","Companding can be used to maintain reasonable dynamic range (DR) in integrated analog signal processors where the allowable voltage swings are limited by the low-voltage supply requirements of modern low-power applications. The input signal is compressed before being processed, which ensures signal integrity over a large range of signal levels. At the output, the signal is expanded to restore its dynamic range. This results in a higher output signal-to-noise ratio (SNR) compared to conventional analog signal processors. Unlike the latter, the higher SNR does not come at the expense of increased power dissipation or chip area for a given bandwidth. The dynamic range of low-voltage companding analog circuits can be significantly extended using class AB current mode based signal processors.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839726","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839726","","Circuit noise;Data preprocessing;Distortion;Filters;Frequency;Gain control;Noise figure;Solid state circuits","analogue processing circuits;bipolar analogue integrated circuits;compandors;current-mode circuits;low-power electronics","1.2 V;30 to 100 MHz;allowable voltage swings;analog signal processors;chip area;current mode based signal processors;dynamic range;input signal;low-power applications;low-voltage supply requirements;output signal-to-noise ratio;power dissipation;signal integrity;variable-gain class AB companding-based filters","","7","","9","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An on-chip voltage regulator using switched decoupling capacitors","Ang, M.; Salem, R.; Taylor, A.","Sun Microsyst. Inc., Palo Alto, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","438","439","On-chip decoupling capacitors are actively switched to suppress resonance in the power distribution system of a microprocessor. With this scheme, charge storage capacity is amplified, while instantaneous monitoring of rail activity and dynamic control of the switching response provide bandlimited on-chip voltage regulation.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839850","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839850","","Capacitance;Capacitors;Impedance;Microprocessors;Monitoring;Rails;Regulators;Resonance;Switches;Voltage control","capacitors;microprocessor chips;voltage regulators","charge storage capacity;microprocessor;on-chip voltage regulator;power distribution system;switched decoupling capacitor","","31","32","1","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A CMOS bandgap reference without resistors","Buck, A.; McDonald, C.; Lewis, S.; Viswanathan, T.R.","California Univ., Davis, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","442","443","Bandgap references add the forward bias voltage across a pn diode with a voltage that is proportional to absolute temperature (PTAT) to produce an output that is insensitive to changes in temperature. The relative weighting of the voltages added is usually adjusted by trimming the ratio of two resistors. Although inexpensive resistors of suitable values are available in analog CMOS processes, the area of such resistors is increased in standard digital processes because silicide is often used to reduce the sheet resistance of the polysilicon and diffusion layers. As a result, the length and area of the required resistors is increased, increasing not only the cost, but also the susceptibility of the reference operation to substrate noise coupling. One way to overcome this problem is to use an extra mask to selectively block the silicide, but this mask also increases the cost. This paper presents a circuit solution to the above problem: a bandgap reference without resistors. It uses only MOS transistors biased in saturation or cutoff. The devices biased in saturation operate in strong inversion, for which accurate device models are usually available, simplifying the design process, especially in digital CMOS technologies.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839852","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839852","","CMOS process;CMOS technology;Circuit noise;Costs;Diodes;Photonic band gap;Resistors;Silicides;Temperature;Voltage","CMOS analogue integrated circuits;reference circuits","CMOS bandgap reference;MOS transistors;cutoff;device models;diffusion layers;forward bias voltage;mask;proportional to absolute temperature;reference operation;relative weighting;saturation;sheet resistance","","12","","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 10 Gb/s eye opening monitor IC for decision-guided optimization of the frequency response of an optical receiver","Ellermeyer, T.; Langmann, U.; Wedding, B.; Pohlmann, W.","Ruhr-Univ., Bochum, Germany","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","50","51","The use of high bit rates for TDM transmissions on long haul fiber links is not only limited by the speed of electronic components but also by problems like fiber dispersion, polarization mode dispersion and fiber nonlinearities, especially if an installed standard fiber is used. An approach to alleviate these problems is the use of electronic signal-processing functions and advanced modulation schemes. This single chip eye opening monitor (EOM) is for use as part of such a signal processing unit. Apart from the data signal, a regenerated clock of arbitrary phase is needed to generate a dc output voltage proportional to the horizontal eye opening with a response time of <1 ms. The IC, in 50 GHz-f/sub T/ SiGe bipolar technology, covers bit rates from 2 to 12.5 Gb/s and dissipates 4.95 W from -5 V.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839686","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839686","","Bit rate;Clocks;DC generators;Electronic components;Monitoring;Optical fiber polarization;Polarization mode dispersion;Signal generators;Signal processing;Time division multiplexing","Ge-Si alloys;bipolar digital integrated circuits;decision circuits;frequency response;optical receivers;semiconductor materials","-5 V;10 Gbit/s;4.95 W;50 GHz;SiGe;SiGe bipolar IC;TDM transmission;decision-guided optimization;electronic signal processing;eye opening monitor;fiber link;frequency response;optical receiver","","9","5","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application","Inchul Hwang; Soonsub Lee; Sangwon Lee; Soowon Kim","Korea Univ., Seoul, South Korea","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","168","169","For clock generation and clock recovery, charge pump phase-locked loops (CPPLLs) are widely employed inside ICs since they can be integrated on a standard CMOS process and have the ability to remove DC phase offset with just a passive loop filter. However, owing to complex loop characteristic and precision required for analog blocks, the design is not simple. All digital phase-locked loop (ADPLL) achieved 50-cycle acquisition time by sweeping the whole tuning range through a modified binary search. Due to a fixed sweeping algorithm, acquisition time is independent of VCO free-running frequency. Also, adaptive gear-shifting phase-locked loop (AGPLL) brings acquisition time within 40 cycles by adjusting the loop bandwidth proportional to the input phase differences. In spite of poor jitter performance, digital implementations have started to draw more attention since they yield better testability, programmability, stability, and transplantation over various processes. In this work the authors present a digitally controlled phase-locked loop (DCPLL) which reduces acquisition time by utilizing a digital frequency-difference detector (DFDD). Whereas the arbiter of the ADPLL generates only binary results of 'fast' or 'slow', the DFDD supports the functions of measuring frequency difference and an arbiter. Thereby, the DCPLL acquisition time is reduced compared to that of the ADPLL, while its locking performance remains independent of free-running frequency. A prototype DCPLL has been implemented in a 0.6 /spl mu/m triple metal CMOS process.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839734","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839734","","CMOS process;Charge pumps;Clocks;DC generators;Digital control;Frequency;Passive filters;Phase locked loops;Tuning;Voltage-controlled oscillators","CMOS digital integrated circuits;detector circuits;digital phase locked loops;jitter;timing circuits","0.6 micron;acquisition time;clock generation;clock synthesis application;digital frequency-difference detector;digitally controlled PLL;fast locking scheme;locking performance;phase-locked loop;triple metal CMOS process","","8","3","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 3 V low-power 0.25 /spl mu/m CMOS 100 Mb/s receiver for Fast Ethernet","Shoaei, O.; Shoval, A.; Leonowich, R.","Lucent Technol., AT&T Bell Labs., Allentown, PA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","308","309","A transceiver with excellent performance was recently reported. However, a higher level of integration for multi-channel transceivers for switch application and also for battery-operated laptop markets demands a device with a much lower power consumption with no performance degradation. This AGC and equalizer architecture and circuits address this demand for a low-power transceiver.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839793","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839793","","Capacitors;Circuit optimization;Ethernet networks;Feedback circuits;Feedback loop;Frequency;MOSFETs;Parasitic capacitance;Resistors;Transceivers","CMOS integrated circuits;automatic gain control;equalisers;local area networks;low-power electronics;mixed analogue-digital integrated circuits;transceivers","0.25 micron;100 Mbit/s;3 V;AGC;CMOS;Fast Ethernet;battery-operated laptop markets;equalizer architecture;low-power transceiver;multi-channel transceivers;performance degradation;power consumption","","2","4","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 16 MB cache DRAM LSI with internal 35.8 GB/s memory bandwidth for simultaneous read and write operation","Nakayama, M.; Sakakibara, H.; Kusunoki, M.; Kurita, K.; Yokoyama, Y.; Miyaoka, S.; Koike, J.; Tamba, N.; Kobayashi, T.; Kume, M.; Sawamoto, H.; Kawata, A.; Tanaka, H.; Takada, Y.; Yamamoto, M.; Yagyu, M.; Tsuchiya, Y.; Yoshida, H.; Kitamura, N.; Yamaguchi, K.","Device Dev. Center, Hitachi Ltd., Tokyo, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","398","399","With continuous scaling of process technology, embedded DRAM technology becomes promising for high performance cache memory systems because of its potential of large memory capacity and high bandwidth. Although several papers reported, none of them has enough memory bandwidth or capacity for high-end computer applications. This 16 MB cache DRAM LSI chip with internal 35.8 GB/s memory bandwidth and 9.0 ns DRAM random access latency uses merged logic DRAM process technology that combines leading-edge DRAM devices equivalent to that of 256 Mb conventional DRAM with high-speed 0.2 /spl mu/m CMOS logic.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839832","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839832","","Bandwidth;CMOS logic circuits;CMOS process;CMOS technology;Cache memory;Computer applications;Delay;Large scale integration;Logic devices;Random access memory","CMOS logic circuits;DRAM chips;cache storage;cellular arrays;embedded systems;large scale integration","0.2 micron;16 MB;35.8 Gbit/s;SPICE simulation;cache DRAM LSI;clock distribution;embedded DRAM technology;high bandwidth;high performance cache memory;high-end computer applications;high-speed CMOS logic;large memory capacity;macro function;merged logic DRAM process technology;random access latency;simultaneous read/write operation","","3","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Heterogeneous multi-processor for the management of real-time video and graphics streams","Strik, M.; Timmer, A.; van Meerbergen, J.; Waterlander, E.; Harmsze, F.; Vaassen, A.; Sevat, L.; Oosterhuis, M.; van Rootselaar, G.J.; van Herten, H.; Jaspers, E.; Janssen, J.; Essink, G.; Leijten, J.","Philips Res. Lab., Eindhoven, Netherlands","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","244","245","A chip for the concurrent processing of many real time multi-media streams has three independent and uncorrelated video input channels. They are stored in and retrieved from an external SDRAM to be displayed on a TV set using PC-like multiple windows. Graphics data generated by an external CPU is read from SDRAM to be blended with the composition of the video.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839769","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839769","","Bandwidth;Costs;Displays;Graphics;Ice;Noise reduction;SDRAM;Streaming media;Switches;TV","multiprocessing systems;real-time systems;video signal processing","concurrent processing;external SDRAM;graphics streams;heterogeneous multi-processor;real-time video;uncorrelated video input channels;video composition","","6","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 2.5 MSample/s multi-bit /spl Delta//spl Sigma/ CMOS ADC with 95 dB SNR","Geerts, Y.; Steyaert, M.; Sansen, W.","Katholieke Univ., Leuven, Heverlee, Belgium","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","336","337","/spl Delta//spl Sigma/ A/D converters combine high resolution and high speed. A significant improvement in performance is achieved by employing a multi-bit quantizer. However, the linearity requirements for the DAC in the feedback loop are severe. To relax these requirements, dynamic element matching (DEM) techniques such as data weighted averaging (DWA) are used, converting noise and distortion introduced by the non-ideal DAC into a noise shaped error. These DEM techniques require an additional digital block in the feedback loop of the converter to scramble the used unity elements in each clock period. The delay introduced in the feedback loop by this block imposes a limit on the maximum clock frequency of the converter. Here, implementation of the DWA algorithm is optimized for high-speed converters, resulting in a 2.5MSample/s 16b A/D converter in a 0.65 /spl mu/m CMOS technology operating at 60 MHz clock speed.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839805","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839805","","CMOS technology;Capacitance;Clocks;Delay;Feedback loop;Multi-stage noise shaping;Output feedback;Switches;Timing;Voltage","CMOS integrated circuits;circuit feedback;high-speed integrated circuits;integrated circuit noise;quantisation (signal);sigma-delta modulation","0.65 micron;16 bit;60 MHz;CMOS;SNR;clock frequency;clock period;data weighted averaging;digital block;dynamic element matching;feedback loop;high-speed converters;linearity requirements;multi-bit quantizer;multi-bit sigma-delta ADC;noise shaped error;resolution;speed;unity elements","","3","1","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction","Sugiki, T.; Ohsawa, S.; Miura, H.; Sasaki, M.; Nakamura, N.; Inoue, I.; Hoshino, M.; Tomizawa, Y.; Arakawa, T.","Toshiba Corp., Kanagawa, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","108","109","A 60 mW 10b 660(H)/spl times/490(v) pixel digital CMOS image sensor with column-to-column FPN reduction introduces the double inverting amplifier with double clamp circuit for reduction of column-to-column fixed pattern noise (dark FPN and light FPN). It operates with a 3.3 V power supply and has 60 mW power consumption. This sensor is uses 0.6 /spl mu/m, triple-poly-silicon, double-metal CMOS technology.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839712","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839712","","CMOS image sensors;Circuits;Clamps;Delay;Energy consumption;Latches;Pixel;Signal processing;Threshold voltage;Timing","CMOS image sensors;integrated circuit noise","0.6 micron;10 bit;3.3 V;490 pixel;60 mW;660 pixel;column-to-column fixed pattern noise;digital CMOS image sensor;double clamp circuit;double inverting amplifier","","26","1","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A low-power low-noise accurate linear-in-dB variable gain amplifier with 500 MHz bandwidth","Shoji, O.; Gaku, T.; Hiroshi, T.","Corp. R&D Centre, Toshiba Corp., Kawasaki, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","386","387","CDMA systems require variable gain amplifiers (VGAs) with wide dynamic range and wide frequency range in both transmitter (TX) and receiver (RX). A linear-in-dB variable-gain function is preferred in the VGAs, because a variable-gain range >80 dB is required. A variable-gain range <70 dB is preferable for VGAs in the IF stage in view of the desirability of realizing low noise and low distortion with reasonable power dissipation. In practice, a part of the required variable gain range (/spl sim/20 dB) is assigned to the RF stage.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839827","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839827","","Bandwidth;Dynamic range;Gain control;Low-noise amplifiers;Multiaccess communication;Power dissipation;Research and development;Semiconductor optical amplifiers;Temperature dependence;Transfer functions","UHF amplifiers;UHF integrated circuits;code division multiple access;electric distortion;low-power electronics","500 MHz;CDMA systems;IF stage;UHF amplifiers;distortion;dynamic range;frequency range;linear-in-dB variable gain amplifier;low-power circuits;power dissipation;variable-gain range","","0","1","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An 8 ns random cycle embedded RAM macro with dual-port interleaved DRAM architecture (D/sup 2/ RAM)","Agata, Y.; Motomochi, K.; Kagenishi, Y.; Fukushima, Y.; Shirahama, M.; Kurumada, M.; Kuroda, N.; Sadakata, H.; Hayashi, K.; Yamada, T.; Takahashi, K.; Fujita, T.","Matsushita Electr. Ind. Co. Ltd., Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","392","393","Recent multimedia applications and personal computers require enhanced memory systems. 3D-graphics and networking require faster random cycle and lower latency megabit-scale RAMs. However, the random cycle time of conventional DRAM is too slow and embedded SRAM area is too large to integrate high-density RAM on a chip. The fast random cycle low-latency embedded RAM macro reported here uses a dual-port interleaved DRAM architecture (D/sup 2/RAM). D/sup 2/RAM reduces random cycle time from 50 ns (20 MHz) of conventional DRAM to 8 ns (125 MHz) on a test chip with a 0.25 /spl mu/m embedded DRAM process. Key technologies are (1) interleaved open bitline operation with dual-port memory cell architecture, (2) two-stage pipelined circuit operation and (3) write before sensing (WBS).","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839829","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839829","","Capacitance;Capacitors;Computer architecture;Computer industry;Crosstalk;Delay;Multimedia systems;Random access memory;Read-write memory;Voltage","CMOS memory circuits;DRAM chips;high-speed integrated circuits;memory architecture","0.25 micron;125 MHz;8 ns;dual-port interleaved DRAM architecture;dual-port memory cell architecture;embedded RAM macro;interleaved open bitline operation;random cycle DRAMs;two-stage pipelined circuit operation;write before sensing scheme","","3","4","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A fully integrated SiGe receiver IC for 10 Gb/s data rate","Greshishchev, Y.M.; Schvan, P.; Showell, J.L.; Mu-Liang Xu; Ojha, J.J.; Rogers, J.E.","Nortel Networks, Ottawa, Ont., Canada","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","52","53","A silicon germanium (SiGe) receiver IC integrates most of the 10 Gb/s SONET receiver functions previously implemented using GaAs HBT components. The receiver combines an AGC, clock and data recovery circuit (CDR) with a binary type PLL, 1:8 demultiplexer, and a 2/sup 7/-1 PRBS generator for self-testing. Compared to other silicon designs, this work demonstrates a higher level of integration as well as a CDR with SONET-compliant jitter characteristics.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839687","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839687","","Built-in self-test;Circuits;Clocks;Gallium arsenide;Germanium silicon alloys;Heterojunction bipolar transistors;Jitter;Phase locked loops;SONET;Silicon germanium","Ge-Si alloys;SONET;bipolar digital integrated circuits;optical receivers;semiconductor materials","10 Gbit/s;AGC;PRBS generator;SONET;SiGe;binary-type PLL;clock and data recovery circuit;demultiplexer;jitter;self-testing;silicon germanium receiver IC","","2","","8","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Phase-state low electron-number drive random access memory (PLEDM)","Nakazato, K.; Itoh, K.; Ahmed, H.; Mizuta, H.; Kisu, T.; Kato, M.; Sakata, T.","Hitachi Eur. Ltd., Cambridge, UK","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","132","133","Dynamic random access memories (DRAMs) based on a transistor/capacitor cell are used as main memories in computers because of their high capacity and high speed. Since there is no gain in the present DRAM cell, it requires a large cell-capacitor to produce an adequate sense signal. In each new memory generation, structure and fabrication have become more complicated to maintain a large capacitor while miniaturizing the cell. This phase-state low electron-number drive memory (PLEDM) gain cell uses a stacked tunnel transistor (PLEDTR). Since this cell has gain, a large capacitor is not necessary. The cell size is 5F/sup 2/ where F is the minimum feature size. Its read and write times are simulated as 20ns and 5ns, respectively. In principle, it is possible with PLEDM to have a retention time longer than 10 years, enabling a nonvolatile memory to be realised.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839719","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839719","","Capacitors;Electrons;Europe;Leakage current;MOSFET circuits;Random access memory;Semiconductor impurities;Silicon compounds;Threshold voltage;Ultra large scale integration","MOS memory circuits;random-access storage;tunnel transistors","20 ns;5 ns;cell size;gain cell;nonvolatile memory;phase-state low electron-number drive memory;read times;retention time;stacked tunnel transistor;write times","","4","3","7","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 10 ns read and write non-volatile memory array using a magnetic tunnel junction and FET switch in each cell","Scheuerlein, R.; Gallagher, W.; Parkin, S.; Lee, A.; Ray, S.; Robertazzi, R.; Reohr, W.","IBM Almaden Res. Center, San Jose, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","128","129","Magnetic random access memory (MRAM) offers an alternative approach to fast low-power non-volatile VLSI memory. MRAM has been pursued for more than 10 years as a robust non-volatile memory for space applications. The magnetic tunnel junction (MTJ) MRAM is dramatically different and achieves four orders of magnitude better bandwidth to sense power ratio by utilizing a high resistance and high magneto-resistance (MR) MTJ and including a FET switch in each cell. Non-volatile storage and 10 ns performance are demonstrated in 1 kb arrays. Read and write on-chip power at 2.5 V and 100 MHz are 5 mW and 40 mW respectively.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839717","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839717","","CMOS technology;Capacitance;Circuits;FETs;Magnetic fields;Magnetic switching;Magnetic tunneling;Nonvolatile memory;Random access memory;Switches","low-power electronics;magnetic storage;magnetoresistive devices;random-access storage;tunnelling","1 kbit;10 ns;100 MHz;2.5 V;40 mW;5 mW;FET switch;low-power VLSI;magnetic random access memory;magnetic tunnel junction;magnetoresistance;nonvolatile memory array","","23","291","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A fully integrated broadband direct-conversion receiver for DBS applications","Jayaraman, A.; Terry, B.; Fransis, B.; Sullivan, P.; Lindstrom, M.; O'Connor, J.","Div. of Digital Infotainment, Conexant Syst. Inc., San Diego, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","140","141","The key obstacle to successful integration of broadband receivers is that the wide-tuning range (C/sub H//C/sub L/>5) varactors required are not available in a standard process. In addition, when external hyper-abrupt varactors are used, a separate high-voltage supply (e.g. 30 V) is required to cover the entire frequency band. More recently, integrated wideband tuners have been reported using multiple wideband RC oscillators, but they require a complicated multi-loop architecture to achieve desired phase-noise performance. Using multiple integrated LC voltage-controlled oscillators (VCO) (including resonators) a fully-integrated single-loop frequency synthesizer is possible which allows the development of a single-chip solution for broadband applications. This results in a significant cost reduction and ease of system-board design.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839722","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839722","","Attenuation;Baseband;Filters;Frequency synthesizers;Phase locked loops;Radio frequency;Satellite broadcasting;Signal generators;Varactors;Voltage-controlled oscillators","direct broadcasting by satellite;frequency synthesizers;phase noise;television receivers;voltage-controlled oscillators","DBS applications;broadband direct-conversion receiver;multiple integrated LC voltage-controlled oscillators;phase-noise performance;single-loop frequency synthesizer;system-board design","","20","8","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A progressive scan CCD imager for DSC applications","Yamada, T.; Yong-Gwan Kim; Wakoh, H.; Toma, T.; Sakamoto, T.; Ogawa, K.; Okamoto, E.; Masukane, K.; Oda, K.; Inuiya, M.","Fuji Film Micro Devices Co. Ltd., Miyagi, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","110","111","A progressive scan CCD imager implemented in standard double layer polysilicon CCD for digital still camera (DSC) application, is designed on the pixel interleaved array (PIA) CCD architecture. It arranges the pixels spatial phase alternation by line. It has over 1.4 M pixels integrated zigzag with 3.2 /spl mu/m pitch horizontally and vertically. The unit pixel is diamond shape and is 4.52/spl times/4.52 /spl mu/m/sup 2/. Typical example of color filter arrangement is also shown. Green filter covers the pixel located on square lattice point. Red and Blue filters alternatively cover the spatial phase shifted pixels. Diamond-shaped micro lens is formed on top of each pixel.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839713","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839713","","Charge coupled devices;Charge transfer;Clocks;Electrodes;Fabrication;Filters;Monitoring;Photodiodes;Voltage;Wiring","CCD image sensors;cameras","color filter;digital still camera;pixel interleaved array architecture;polysilicon double layer;progressive scan CCD imager","","0","5","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Clock generation and distribution for the first IA-64 microprocessor","Rusu, S.; Tam, S.","Intel Corp., Santa Clara, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","176","177","Increased functionality and performance in today's microprocessors has resulted in a trend toward larger die sizes and higher operating frequencies. These factors, coupled with larger on-die variations at reduced device geometries, call for special management of the clock distribution skew. The clock generation and distribution for the first IA-64 microprocessor achieves a low skew by using distributed programmable deskew units. Local skew control compensates for load mismatches and within-die process variations, as well as temperature and voltage gradients. In addition, this design supports debug features including on-die clock shrink and test access port (TAP) control of the deskew settings.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839738","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839738","","Circuits;Clocks;Delay lines;Detectors;Digital control;Frequency;Microprocessors;Phase detection;Phase locked loops;Timing","clocks;microprocessor chips","IA-64 microprocessor;clock distribution;clock generation;distributed programmable deskew unit;skew control","","18","2","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 500 Mb/s/pin quadruple data rate SDRAM interface using a skew cancellation technique","Jeongpyo Kim; Sung-Ho Wan; Joonsuk Lee; Hyoung Sik Nam; Young Gon Kim; Jae Hoon Shim; Hyung Ki Ahn; Seok Kang; Kyung Nam Park; Bong Hwa Jeong; Jin Hong Ahn; Beomsup Kim","Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","404","405","The operating speed of microprocessors has become faster than 500 MHz, while memory access speed has not been improved accordingly in spite of quadrupled increase in the memory density every three years. This imbalance requires memory systems to use a wide data-bus and/or a high-speed I/O interface to increase access speed. Increasing access speed with a wide data-bus is studied, but is practically limited by memory pin counts. Alternatively, Rambus DRAM (RDRAM) achieves access speed up to 800 MB/s in a well-controlled printed circuit board (PCB) environment by adopting a high-speed I/O interface. Low cost systems use synchronous DRAM (SDRAM) interface because they cannot afford a high-cost PCB. This system limits memory access speed to the system clock speed, which is commonly less than 100 MHz. Double data rate (DDR) SDRAM, is twice as fast as SDRAM memory access by taking both rising and falling edges of the system clock, while keeping the SDRAM interface. To deal with clock skew, the DDR SDRAM provides an extra strobe signal for the receiving end.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839835","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839835","","Circuits;Clocks;Delay;Microelectronics;Phase locked loops;Random access memory;Registers;Routing;SDRAM;Sampling methods","CMOS memory circuits;DRAM chips;digital phase locked loops;timing circuits","500 Mbit;CMOS chip;I/O buffers;PLL;clock skew;data delay lines;memory access speed;multiplexer;quadruple data rate SDRAM interface;skew cancellation technique;synchronous DRAM;timing diagram;wide data-bus","","0","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A dynamically configurable multiformat PSK demodulator for digital HDTV using broadcasting-satellite","Arita, E.; Fujiwara, T.; Nishiyama, K.; Maeno, A.; Matsunami, Y.; Nakamura, M.; Machida, H.; Murakami, S.; Takeuchi, S.; Nakayama, H.; Yoshimoto, M.","Inf. Technol. R&D Center, Mitsubishi Electr. Co., Kyoto, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","72","73","In Japan, a new digital broadcasting service using the broadcasting satellite (BS digital) starts in the year 2000. The Japanese BS digital system has one of three different modulation formats (binary phase shift keying (BPSK), quadrature PSK (QPSK), and 8PSK), dynamically selected according to transmission and multiplexing configuration control (TMCC) data transmitted with the audio and video data. The TMCC data also include the inner code (convolutional code) rate. Thus, a demodulator LSI that automatically controls the modulation format and inner code is required for consumer receivers. The poor group-delay characteristic and the inaccurate quadrature down conversion of the analog front-end are critical to demodulator design for low bit-error rate (BER). The authors describe an LSI which employs a flexible carrier-recovery system achieving dynamically configurable multi-format demodulation, and a clock phase compensator and carrier phase shifter cancelling the poor performance of the analog front-end circuit.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839696","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839696","","Automatic control;Binary phase shift keying;Bit error rate;Demodulation;Digital audio broadcasting;Digital video broadcasting;Large scale integration;Modulation;Phase shift keying;Satellite broadcasting","CMOS integrated circuits;convolutional codes;demodulators;digital television;direct broadcasting by satellite;high definition television;mixed analogue-digital integrated circuits;phase shift keying;quadrature phase shift keying","8PSK;Japanese BS digital system;LSI;analog front-end;binary phase shift keying;broadcasting satellite;carrier phase shifter;clock phase compensator;convolutional code rate;digital HDTV;digital broadcasting service;dynamically configurable multiformat PSK demodulator;flexible carrier-recovery system;group-delay characteristic;inner code control;low bit-error rate;modulation format control;modulation formats;quadrature PSK;quadrature down conversion;transmission/multiplexing configuration control","","0","1","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 30 frames/s megapixel real-time CMOS image processor","Doswald, D.; Schreier, B.; Oetiker, S.; Hafliger, J.; Blessing, P.; Felber, N.; Fichtner, W.","Integrated Syst. Lab., Eidgenossische Tech. Hochschule, Zurich, Switzerland","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","232","233","Real-time motion pictures providing image quality superior to that of standard video in terms of resolution and color fidelity are often required. In many applications, e.g., in biomedicine or machine vision, only cameras with a single charge-coupled device (CCD) sensor can satisfy the stringent space requirements. Reconstruction of the RGB image from the CCD with Bayer color filter array (CFA) requires an extremely high computation effort if reasonable frame rates and artifact-free interpolation quality is to be achieved. An application specific IC (ASIC) performs this task for 1024 by 1024 pixels at 30 frames per second. Pixelwise black-current and white-gain balancing, color space transformation, and focus criterion calculation in real-time are additional functions of this chip.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839763","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839763","","Application specific integrated circuits;Biosensors;CMOS image sensors;CMOS process;Charge coupled devices;Charge-coupled image sensors;Image quality;Image resolution;Machine vision;Motion pictures","CMOS integrated circuits;application specific integrated circuits;digital signal processing chips;image colour analysis;image motion analysis;image reconstruction;real-time systems","ASIC;Bayer color filter array;CCD sensor;CMOS image processor;RGB image reconstruction;real-time motion picture","","2","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 7.1 GB/s low-power 3D rendering engine in 2D array-embedded memory logic CMOS","Yong-Ha Park; Seon-Ho Han; Jung-Su Kim; Se-Joong Lee; Jeong-Hun Kook; Jae-Won Lim; Ramchan Woo; Hoi-Jun Yoo; Jeong-Hwan Lee; Jay-Hyun Lee","Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","242","243","Embedded memory logic (EML) is already studied for a possible solution to the system on a chip. Several different architectures are reported for maximal utilization of memory bandwidth between processor and memory. The one-dimensional processor and memory array has been applied to image processing or 2D graphics. Two-dimensional array architecture, however, is well matched to 3D graphic rendering application because basic primitives of 3D graphics such as triangles or rectangles have 2-dimensional spatial locality on the screen and they can be concurrently processed using a 2-dimensional array architecture. This 3D graphic rendering engine based on the 2D array embedded memory logic has 8 edge processors (EP), 64 pixel processors (PP), 64 frame buffers (FB) and 64 serial access memories (SAM) on the same chip. Its 3D operations include the Gouraud shading, alpha blending, depth comparison and double buffering.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839768","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839768","","Bandwidth;CMOS logic circuits;CMOS technology;Engines;Graphics;Interpolation;Logic arrays;Random access memory;Rendering (computer graphics);Research and development","application specific integrated circuits;cellular arrays;computer graphic equipment;edge detection;embedded systems;low-power electronics;parallel architectures;rendering (computer graphics)","2-dimensional array architecture;2D array-embedded memory logic CMOS;3D operations;7.16 GB/s;Gouraud shading;alpha blending;depth comparison;double buffering;edge processors;frame buffers;graphic rendering;low-power 3D rendering engine;memory array;memory bandwidth;one-dimensional processor;pixel processors;serial access memories;system on a chip;two-dimensional spatial locality","","5","","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz","Schuster, S.; Reohr, W.; Cook, P.; Heidel, D.; Immediato, M.; Jenkins, K.","IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","292","293","Chip performance, power, noise, and clock synchronization are becoming formidable challenges as microprocessor performance moves into the GHz regime and beyond. Interlocked pipelined CMOS (IPCMOS), an asynchronous clocking technique, helps address these challenges. This paper shows how a typical block (e.g., Block D) is interlocked with all the blocks with which it interacts. In the forward direction, dedicated Valid signals emulate the worst-case path through each driving block and thus determine when data can be latched within the typical block. In the reverse direction, Acknowledge signals indicate that data has been received by the subsequent blocks and that new data may be processed within the typical block. In this interlocked approach local clocks are generated only when there is an operation to perform.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839786","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839786","","CMOS technology;Circuit noise;Clocks;Latches;Logic;Microprocessors;Signal processing;Switches;Switching circuits;Synchronization","CMOS logic circuits;asynchronous circuits;pipeline processing","3.3 to 4.5 GHz;asynchronous interlocked pipelined CMOS circuit;clock synchronization;microprocessor","","30","9","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 14 b 20 MSample/s CMOS pipelined ADC","Hsin-Shu Chen; Bacrania, K.; Bang-Sup Song","Intersil Corp., Melbourne, FL, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","46","47","The performance of high-resolution pipelined ADCs is limited by the residue amplifier gain and settling accuracy. In typical implementations, error sources are capacitor ratio mismatch, op-amp gain, and residue settling. All these affect ADC performance adversely, specifically in high-speed ADCs. Capacitor matching improves as capacitor size increases, but the trend is towards shrinking capacitor size for high-speed conversion. Many innovations to overcome this such as ratio-independent techniques are reported. Among them, capacitor error-averaging offers an advantage of achieving both INL and DNL improvements over that achievable by capacitor matching, but it requires three clock phases-one extra clock phase for averaging capacitor errors. In this work, the one extra clock phase is used advantageously for comparison.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839685","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839685","","Capacitors;Clocks;Latches;Metastasis;Operational amplifiers;Performance gain;Phase noise;Pipelines;Sampling methods;Technological innovation","CMOS integrated circuits;analogue-digital conversion;high-speed integrated circuits;pipeline processing","14 bit;CMOS pipelined ADC;capacitor error averaging;clock phase;high-speed architecture","","5","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 900 MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications","Chien, G.; Gray, P.R.","California Univ., Berkeley, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","202","203","One approach to implementation of low-phase-noise integrated fixed-frequency local oscillators (LOs) for use as the RF LO in a blockdown-convert receiver architecture for PCS wireless communications down-converts the entire RF band to a lower frequency using a fixed-frequency LO. This allows new approaches to the implementation of low-phase-noise oscillators with low-Q components. The technique uses a DLL-based frequency multiplier to synthesize a RF LO whose phase noise is closely related to that of the reference crystal and not dependent on the phase noise of a VCO. An experimental prototype generates a 900 MHz signal and is designed to meet the requirements of the IS-137 standard. The device achieves a phase noise of -123dBc/Hz at a 60 kHz offset frequency with 39 mA overall current consumption from a 3.3 V supply. This prototype was fabricated in 0.35 /spl mu/m double-poly five-metal CMOS.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839749","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839749","","Frequency synthesizers;Local oscillators;Personal communication networks;Phase noise;Prototypes;Radio frequency;Signal generators;Signal synthesis;Voltage-controlled oscillators;Wireless communication","CMOS integrated circuits;UHF oscillators;cellular radio;delay lock loops;frequency multipliers;phase noise;radio receivers","0.35 micron;3.3 V;39 mA;900 MHz;CMOS fixed-frequency local oscillator;IS-137 standard;PCS wireless communication;RF receiver;delay locked loop;frequency multiplier;phase noise","","17","9","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Improved mixer IIP2 through dynamic matching","Bautista, E.; Bastani, B.; Heck, J.","Motorola Inc., Plantation, FL, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","376","377","With the increasing demand for multi-band/multi-mode wireless device functionality, there is a need for a cost-effective receiver which circumvents the overhead associated with a traditional super-heterodyne receiver. The direct-conversion receiver (DCR) shown is one possible solution. Unfortunately, RF performance of the architecture is severely limited by second-order nonlinearities which in the past have narrowed its application to low-spec transceivers. This is due to limited selectivity preceding the downconversion mixer which allows any two signals inside of the preselector bandwidth, whose difference in frequency is less than the signal bandwidth, to generate a distortion component at baseband through a second-order nonlinearity. To resolve this issue, dynamic matching is utilized to mitigate circuit imbalances by frequency translating or frequency spreading the undesirable spectral components out of or within the frequency band of interest.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839822","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839822","","1f noise;Bandwidth;Baseband;BiCMOS integrated circuits;Noise figure;Noise measurement;RF signals;Radio frequency;Switches;Transceivers","electric distortion;frequency convertors;mixers (circuits);radio receivers","direct-conversion receiver;distortion component;downconversion mixer;dynamic matching;frequency spreading;frequency translating;multi-band/multi-mode wireless device functionality;overhead;preselector bandwidth;second-order input intercept points;second-order nonlinearities;selectivity;spectral components","","3","2","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 3.2 GOPS multiprocessor DSP for communication applications","Williams, J.; Singh, K.J.; Nicol, C.; Sackinger, E.; Daubert, S.; Micca, E.; Moturi, M.; Knobloch, J.; Brinthaupt, D.; Ackland, B.","Lucent Technol., Bell Labs., Holmdel, NJ, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","70","71","This programmable DSP is the first implementation of the scaleable-bus-based platform, Daytona for communication infrastructure equipment and broadband access terminals. An aggressive memory hierarchy minimizes bus traffic and meets the performance requirements for large multi-channel signal processing applications with the smallest possible memory footprint. The chip was implemented with full custom memories with 0.35 /spl mu/m features and the remaining logic is implemented with standard cells. The 207 mm/sup 2/ 0.25 /spl mu/m CMOS chip achieves 100 MHz and dissipates 4 W at 3.3 V.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839695","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839695","","Buffer storage;Communication system traffic control;Coprocessors;Delay;Digital signal processing;Memory management;Pipelines;Protocols;Reduced instruction set computing;Signal processing","CMOS digital integrated circuits;digital signal processing chips;pipeline processing;programmable circuits;reduced instruction set computing","0.25 mum;3.2 GOPS multiprocessor DSP;3.3 V;32 bit;4 W;CMOS chip;Daytona for communication infrastructure equipment;RISC processor;aggressive memory hierarchy;broadband access terminals;communication applications;full custom memories;large multi-channel signal processing applications;memory footprint;power dissipation;programmable DSP;scaleable-bus-based platform;standard cells","","5","","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 256/spl times/256 CMOS differential passive pixel imager with FPN reduction techniques","Fujimori, I.L.; Ching-Chun Wang; Sodini, C.G.","MIT, Cambridge, MA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","106","107","Passive pixel sensors provide an alternative to the conventional active pixel sensor (APS) for high-density CMOS imaging arrays. Similar to the history of the single-transistor DRAM cell, this one-transistor pixel cell has one main advantage over the APS. It has high fill-factor in a smaller area, leading to a high-density array of pixels with high quantum efficiency. Experiments reveal a major weakness in passive pixels is a signal-dependent parasitic current that can contaminate charge signals in different parts of the array. The origin of this parasitic current is explained here. A correlated double sampling (CDS) circuit in a differential architecture removes its effects.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839711","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839711","","CMOS image sensors;Capacitors;Circuits;Feedback;Photodiodes;Pixel;Pulse amplifiers;Sensor arrays;Switches;Voltage","CMOS image sensors;integrated circuit noise","256 pixel;CMOS passive pixel image sensor;correlated double sampling circuit;differential architecture;fill factor;fixed pattern noise;high-density array;parasitic current;quantum efficiency","","4","6","5","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A fully-integrated zero-IF DECT transceiver","Op 't Eynde, F.; Craninckx, J.; Goetschalckx, P.","Alcatel Microelectron., Zaventem, Belgium","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","138","139","This single-chip RF-transceiver for DECT provides a complete transmission and reception radio interface between the antenna and the baseband digital bitstream. Integrated synthesizer, zero-intermediate frequency (zero-IF) receiver topology and digital modulation and demodulation, minimizes the number of external components: only an antenna filter and switch, a power amplifier, and decoupling. The local oscillator (LO) synthesizer uses a double-frequency voltage-controlled oscillator (VCO) with integrated spiral coils and digital self-calibration for process variations. The integrated phase-locked loop (PLL) synthesizer has a fast settling and stays closed-loop for the direct-upconversion transmitter. This allows non-blind-slot operation in high-end base stations and multislot operation for high-speed asymmetrical data links.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839721","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839721","","Baseband;Digital modulation;Frequency synthesizers;Phase locked loops;Receivers;Switches;Topology;Transceivers;Transmitting antennas;Voltage-controlled oscillators","cordless telephone systems;transceivers","DECT;radio interface;single-chip zero-IF RF transceiver","","6","1","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Threshold cancelling logic (TCL): a post-CMOS logic family scalable down to 0.02 /spl mu/m","Kohno, I.; Sano, T.; Katoh, N.; Yano, K.","Central Res. Lab., Hitachi Ltd., Tokyo, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","218","219","Simple refrigeration of room-temperature-optimized CMOS devices does not enable low-voltage operation, because threshold voltage is higher at low temperatures. It might be possible to optimize threshold voltage for low-temperatures, but low-temperature-optimized CMOS suffers from a high leakage current at room temperature. This makes testing of the LSIs difficult. Burn-in testing with high temperature acceleration of feature modes would be particularly difficult because of the thermal runaway characteristics of the subthreshold current. This post-CMOS circuit family, threshold cancelling logic (TCL), can be scaled down to 0.02 /spl mu/m, corresponding to three generations smaller than conventional CMOS circuits.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839756","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839756","","Adders;CMOS logic circuits;Circuit simulation;Circuit testing;Delay;Electron devices;Leakage current;MOSFETs;Temperature;Threshold voltage","CMOS logic circuits;cryogenic electronics;large scale integration;threshold logic","0.02 micron;CMOS circuit;LSI;low temperature operation;subthreshold leakage current;threshold cancelling logic;threshold voltage","","2","","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Non-invasive timing analysis of IBM G6 microprocessor L1 cache using backside time-resolved hot electron luminescence","Polonsky, S.; Knebel, D.; Sanda, P.; McManus, M.; Huott, W.; Pelella, A.; Manzer, D.; Steen, S.; Wilson, S.; Yuen Chan","IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","222","223","Picosecond imaging circuit analysis (PICA) is recently demonstrated to be a practical measurement technique of internal timing of ICs. This paper describes application of PICA to analysis of individual MOSFET switching times in the L1 cache write control circuits of the S/390 G6 microprocessor chip.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839758","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839758","","MOSFET circuits;Microprocessors;Nonlinear optics;Optical devices;Optical distortion;Semiconductor device measurement;Shape;Stimulated emission;Switching circuits;Timing","electroluminescence;hot carriers;integrated circuit testing;microprocessor chips;time resolved spectra;timing","IBM S/390 G6 microprocessor chip;L1 cache write control circuit;MOSFET switching time;backside time-resolved hot electron luminescence;noninvasive timing analysis;picosecond imaging circuit analysis","","6","3","7","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1 GHz Alpha microprocessor","Benschneider, B.J.; Sungho Park; Allmon, R.; Anderson, W.; Arneborn, M.; Jangho Cho; Changjun Ghoi; Clouser, J.; Sangok Han; Hokinson, R.; Gyoocheol Hwang; Daesuk Jung; Jaeyoon Kim; Krause, J.; Kwack, J.; Meier, S.; Yongsik Seok; Thierauf, S.; Zhou, C.","Compaq Comput. Corp., Shrewsbury, MA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","86","87","A 6-way out-of-order issue custom VLSI implementation of the Alpha architecture runs at >1 GHz. The 13.1/spl times/14.7 mm/sup 2/ die contains 15.2 M transistors and utilizes 0.18 /spl mu/m CMOS which includes 7 aluminum interconnect layers and flip-chip packaging. The design of this chip is highly leveraged from an existing 0.35 /spl mu/m, 6-way issue, 6 metal layer implementation with wire-bond packaging technology. The chip contains two on-chip cache arrays; a 64 kB 2-way set associative instruction cache and 64 kB 2-way set associative dual-ported data cache.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839702","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839702","","Circuits;Diodes;Electronics packaging;Electrostatic discharge;Frequency estimation;Logic;Microprocessors;Routing;Variable structure systems;Voltage","CMOS digital integrated circuits;VLSI;microprocessor chips;very high speed integrated circuits","0.18 micron;1 GHz;64 kB;Al;Al interconnect layers;Alpha microprocessor;CMOS microprocessor;associative dual-ported data cache;associative instruction cache;custom VLSI implementation;flip-chip packaging;onchip cache arrays","","5","","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 0.6 W 10 Gb/s SONET/SDH bit-error-monitoring LSI","Kawai, K.; Ichino, H.","NTT Network Innovation Labs., Kanagawa, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","54","55","A low-power 10 Gb/s SONET/SDH monitoring LSI uses Si bipolar process. This is the first monitoring LSI operating at 10 Gb/s. The LSI monitors the bit errors in 10 Gb/s SONET/SDH frames using a parity byte B1. The LSI architecture is optimized for monitoring. The descrambler, which restores the incoming scrambled signal, is omitted to reduce power dissipation. The LSI can cope with 10 Gb/s and 2.5 Gb/s frame formats by using a multi-frame-format counter/decoder. The framer/demultiplexer is composed of a byte-aligning demultiplexer and a frame detector.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839688","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839688","","Circuit faults;Clocks;Detectors;Large scale integration;Monitoring;Power dissipation;SONET;Synchronous digital hierarchy;Technological innovation;Timing","SONET;bipolar digital integrated circuits;elemental semiconductors;large scale integration;low-power electronics;silicon;synchronous digital hierarchy","0.6 W;10 Gbit/s;SONET/SDH bit-error-monitoring LSI;Si;low-power Si bipolar IC;network fault management","","0","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Conditional-capture flip-flop technique for statistical power reduction","Bai-Sun Kong; Sam-Soo Kim; Young-Hyun Jun","Hyundai Electron., Seoul, South Korea","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","290","291","Conventional flip-flops such as hybrid latch-flip-flop (HLFF), semi-dynamic flip-flop (SDFF), and sense amplifier-based flip-flop (SAFF), which are the fastest, are inefficient as far as power consumption is concerned. This is because the internal nodes are repeatedly precharged and discharged at every clock cycle even when they are evaluating the same value. Hence, they consume a large amount of power regardless of input statistics. This flip-flop design technique eliminates unnecessary transitions to minimize power with no impact on speed.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839785","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839785","","CMOS technology;Clocks;Coupling circuits;Delay;Energy consumption;Flip-flops;Inverters;Latches;Power amplifiers;Strontium","flip-flops;low-power electronics","conditional-capture flip-flop;power consumption;statistical power reduction","","10","1","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An 8b 80MSample/s pipelined ADC with background calibration","Jun Ming; Lewis, S.H.","California Univ., Davis, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","42","43","Conventional pipelined ADCs with redundancy and digital correction have linearity limited by the gain accuracy of the interstage amplifiers or the linearity of the D/A subconversions. With a fully differential 1.5 b/stage architecture, the D/A subconverters can in principle be inherently linear, and the main limitation stems from the interstage gain accuracy. Besides the error caused by finite-op-amp gain and capacitor mismatch, the linear portion of the incomplete op-amp settling can also be modeled as an interstage gain error. One way to compensate for interstage gain errors is to adjust the reference voltage from each stage to the next so that the ratio of the reference in one stage to the corresponding value in the previous stage is equal to 1+/spl epsi/, where /spl epsi/ is the gain error between the stages. This pipelined ADC uses monolithic calibration to adjust the reference voltages of the first two stages in the background during normal ADC operation to compensate for gain errors in the first two interstage amplifiers. Calibration is potentially useful even at an 8b level because it allows the use of small capacitors and low op-amp gain, reducing power dissipation and the minimum required supply voltage and increasing the maximum speed in a given technology. The key contributions here are the use of background calibration to improve the linearity of a pipelined ADC and the implementation of these techniques with the ADC on one CMOS IC.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839683","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839683","","CMOS integrated circuits;CMOS process;CMOS technology;Calibration;Capacitors;Linearity;Operational amplifiers;Power dissipation;Redundancy;Voltage","CMOS integrated circuits;analogue-digital conversion;calibration;low-power electronics;pipeline processing","8 bit;CMOS;background calibration;gain errors;linearity;monolithic calibration;pipelined ADC;power dissipation;reference voltage","","11","6","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 1.1 GHz CMOS fractional-N frequency synthesizer with a 3b 3rd-order /spl Delta//spl Sigma/ modulator","Woogeun Rhee; Ali, A.; Bang-Sup Song","Conexant Syst., Newport Beach, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","198","199","Fractional-N frequency synthesis based on /spl Delta//spl Sigma/ modulators offers wide bandwidth with narrow channel spacing and alleviates PLL design constraints for phase noise and reference spur. However, the synthesizer phase noise performance is significantly affected by the high-frequency out-of-band noise, which is difficult to suppress with the finite number of PLL loop filter poles. This work uses a 3b 3rd-order modulator that generates less high-frequency noise and makes the system less sensitive to the phase detector nonlinearity.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839747","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839747","","Bandwidth;Channel spacing;Delta modulation;Filters;Frequency synthesizers;Noise generators;Phase detection;Phase locked loops;Phase modulation;Phase noise","CMOS integrated circuits;frequency synthesizers;phase noise;sigma-delta modulation","1.1 GHz;3 bit;CMOS fractional-N frequency synthesizer;high-frequency out-of-band noise;phase detector nonlinearity;phase noise;third-order sigma-delta modulator","","6","3","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An integrated 2.5 GHz /spl Sigma//spl Delta/ frequency synthesizer with 5 /spl mu/s settling and 2 Mb/s closed loop modulation","Wilingham, S.; Perrott, M.; Setterberg, B.; Grzegorek, A.; McFarland, B.","Agilent Technol., Palo Alto, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","200","201","Three radio communication standards that share common performance requirements are gaining momentum. The 802.11 wireless LAN standard, the Bluetooth radio connectivity protocol, and the HomeRF SWAP home networking protocol all specify frequency hopping radios in the 2.4 GHz band using FSK modulation in a 1 MHz bandwidth. These standards require modest radio performance (compared to cellular systems), but demand small size and low cost. This paper describes a CMOS /spl Sigma//spl Delta/ fractional-N (/spl Sigma//spl Delta/FN) frequency synthesizer. In contrast to prior art, its 700 kHz bandwidth type-1 phase-locked loop (PLL) enables sub-5 /spl mu/s frequency hops plus 2- and 4-level digital Gaussian frequency shift keying (GFSK) modulation at 1 or 2 Mb/s.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839748","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839748","","Bandwidth;Bluetooth;Communication standards;Frequency shift keying;Frequency synthesizers;Phase locked loops;Radio communication;Spread spectrum communication;Wireless LAN;Wireless application protocol","CMOS integrated circuits;frequency hop communication;frequency shift keying;frequency synthesizers;phase locked loops;sigma-delta modulation","2 Mbit/s;2.5 GHz;5 mus;700 kHz;CMOS sigma-delta fractional-N frequency synthesizer;closed loop modulation;digital Gaussian frequency shift keying modulation;frequency hopping radio communication;phase locked loop;settling time","","16","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"IC identification circuit using device mismatch","Lofstrom, K.; Daasch, W.R.; Taylor, D.","SiidTech., Beaverton, OR, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","372","373","Non-alterable identification is required for tracking work in progress, detecting part rebranding, radio frequency identification (RFID), IP protection, and transaction validation. Wafer-level techniques such as laser link cutting, and circuit-level EPROM techniques, require expensive machinery or special wafer processing. Integrated circuit identification (ICID) extracts unique and repeatable information from the randomness inherent in silicon processing. No external programming or special process steps are needed, and the technique may be used with any standard submicron CMOS process.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839821","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839821","","Circuit testing;Databases;Intrusion detection;Logic devices;Logic testing;MOSFETs;Radiofrequency identification;Silicon;Transistors;Voltage","CMOS integrated circuits;VLSI;identification technology;industrial property;integrated circuit manufacture","IC identification circuit;IP protection;circuit-level EPROM techniques;device mismatch;integrated circuit identification;laser link cutting;nonalterable identification;part rebranding;randomness;repeatable information;standard submicron CMOS process;wafer-level techniques;work in progress","","43","16","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A CMOS image sensor for high-speed imaging","Stevanovic, N.; Hillebrand, M.; Hosticka, B.J.; Teuner, A.","Fraunhofer-Inst. of Microelectron. Circuits & Syst., Duisburg, Germany","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","104","105","Acquisition of the images of fast-moving objects requires imagers with high photoresponsivity at short integration times, synchronous exposure, and high-speed parallel readout. Previous CMOS implementations yield frame rates around 500 frames/s at integration times ranging from 75 to 200 ps, and some use rolling shutter only. This CMOS imager achieves more than 1000 frames/s with integration time in synchronous exposure variable between 1 /spl mu/s and 150 /spl mu/s. The 256/spl times/256 pixel imager is realized in a single-poly double-metal n-well 1 /spl mu/m CMOS technology.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839710","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839710","","CMOS image sensors;CMOS technology;Capacitors;Circuits;Diodes;Operational amplifiers;Pixel;Readout electronics;Timing;Voltage","CMOS image sensors;high-speed integrated circuits;integrated circuit noise;readout electronics;timing","1 micron;256 pixel;65536 pixel;CMOS image sensor;fixed pattern noise;frame rates;high photoresponsivity;high-speed imaging;high-speed parallel readout;short integration times;synchronous exposure","","17","6","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs","Yoshimura, R.; Tan Boon Keat; Ogawa, T.; Hatanaka, S.; Matsuoka, T.; Taniguchi, K.","Dept. of Electron. & Inf. Syst., Osaka Univ., Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","370","371","A new bus architecture is described which is suitable for a parallel processing system without complexity of interconnection, and also drastically reduces the I/O pin count, which is highly desirable for future gigascale integrated systems. The architecture is based on the direct sequence code division multiple access (DS-CDMA) technique.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839820","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839820","","Circuit noise;Clocks;Integrated circuit interconnections;Large scale integration;Modulation coding;Multiaccess communication;Parallel processing;Radio transmitters;Topology;Voltage","VLSI;code division multiple access;integrated circuit design;integrated circuit interconnections;parallel architectures","DS-CDMA wired bus;I/O pin count;bus architecture;direct sequence code division multiple access;gigascale integrated systems;interconnection topology;parallel processing system LSIs","","16","1","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A digital 80 Mb/s OFDM transceiver IC for wireless LAN in the 5 GHz band","Eberle, W.; Badaroglu, M.; Derudder, V.; Thoen, S.; Vandenameele, P.; Van der Perre, L.; Vergara, M.; Gyselinckx, B.; Engels, M.; Bolsens, I.","IMEC, Leuven, Belgium","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","74","75","Emerging standards for broadband wireless LANs (WLANs) such as IEEE802.11a, Hiperlan-II and MMAC require orthogonal frequency division multiplex (OFDM) modulation for the physical layer (PHY) interface. OFDM modems were previously realized in the context of very high speed digital subscriber lines (VDSL) and digital audio broadcast (DAB). However, the WLAN application puts different constraints on the OFDM transceiver presented here because the terminals are portable. Therefore, an adaptive frequency domain equalizer is integrated to mitigate the variations of the indoor wireless channel. Fast programmable on-chip acquisition hardware supports burst mode communications.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839697","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839697","","DSL;Digital audio broadcasting;Digital integrated circuits;Frequency division multiplexing;Frequency domain analysis;Modems;OFDM modulation;Physical layer;Transceivers;Wireless LAN","OFDM modulation;adaptive equalisers;transceivers;wireless LAN","5 GHz;80 Mbit/s;Hiperlan-II;IEEE802.11a;MMAC;OFDM transceiver IC;adaptive frequency domain equalizer;broadband wireless LANs;burst mode communications;indoor wireless channel;orthogonal frequency division multiplex;physical layer interface;programmable on-chip acquisition hardware","","2","","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 3.3 V, 12b, 50MSample/s A/D converter in 0.6 /spl mu/m CMOS with over 80 dB SFDR","Hui Pan; Segami, M.; Choi, M.; Jing Cao; Hatori, F.; Abidi, A.","Integrated Circuits & Syst. Lab., California Univ., Los Angeles, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","40","41","Modern wireless base stations digitize the entire received frequency band, and separate individual channels with digital filters. This requires an A/D converter (ADC) with an effective resolution bandwidth of 20 MHz or more, and a spurious-free dynamic range (SFDR) greater than 85 dB to avoid confusion of a weak received channel with spurious tones. To date, only bipolar ADCs have met these specifications. This high-SFDR wideband ADC implemented in 0.6 /spl mu/m CMOS on a 3M1P epi substrate requires no trimming, calibration or dithering.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839682","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839682","","Bandwidth;Capacitors;Circuits;Frequency;MOS devices;Nonlinear distortion;Operational amplifiers;Quantization;Switches;Voltage","CMOS integrated circuits;analogue-digital conversion;mobile radio;radio equipment","0.6 micron;12 bit;20 MHz;3.3 V;3M1P epi substrate;A/D converter;CMOS;SFDR;resolution bandwidth;spurious-free dynamic range;weak received channel;wireless base stations","","5","3","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A scalable 32 Gb/s parallel data transceiver with on-chip timing calibration circuits","Yang, K.; Lin, T.; Ke, Y.","HotRail Inc., San Jose, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","258","259","Inter-chip interconnect has become increasingly important due to the recent rapid development of switch fabric data network and symmetric multi-processing (SMP) server technologies. A high-speed parallel data transceiver megacell has low power, latency, and pin count for point-to-point interconnect between chips. Each macro includes a transmitter and a receiver. The aggregate bandwidth is 32 Gb/s, or 16 Gb/s in each direction. An on-chip timing calibration circuit performs data de-skewing and timing optimization. A transport layer handles error correction through the link. Low swing differential signaling further reduces noise and error probability, and therefore relaxes restrictions of board design. The entire macro is portable and scalable, and can be integrated with standard logic process. It also works well with standard packages such as EGA or QFP. Built-in self test (BIST) logic is implemented for product testing.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839775","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839775","","Automatic testing;Delay;Fabrics;Integrated circuit interconnections;Logic testing;Network servers;Switches;Timing;Transceivers;Transmitters","calibration;timing circuits;transceivers","32 Gbit/s;data de-skewing;differential signaling;error correction;high-speed parallel data transceiver;inter-chip interconnect;on-chip timing calibration circuit;scalable macro;switch fabric data network;symmetric multi-processing server;timing optimization;transport layer","","5","41","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Dynamic termination output driver for a 600 MHz microprocessor","Vishwanthaiah, S.; Ang, M.; Starr, J.; Taylor, A.","Sun Microsyst. Inc., Palo Alto, CA, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","248","249","Globally synchronous, multi-drop, bidirectional microprocessor system interfaces have the advantages of low latency and no synchronization penalty, and typically run at 100-120 MHz. Maximum operating frequency is limited by the time required for a signal transition initiated at the driving end to settle and reliably get sampled at the receiving end. Typical source-terminated systems (such as HSTL) require a round-trip transmission-line propagation delay to terminate the signal. With parallel terminated systems such as GTL with 2 nodes, a bus turnaround low-to-low switch with no dead-cycle needs a round-trip propagation delay to settle and be sampled reliably. The dynamic termination logic (DTL) system reduces the settling time to a one-way delay, by having the driver at the receiving end terminate the signal, and raises the signaling frequency to 150-200 MHz.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839770","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839770","","Driver circuits;Frequency;Impedance;MOSFETs;Microprocessors;Propagation delay;Sun;Switches;Transmission lines;Voltage control","delays;driver circuits;linearisation techniques;microprocessor chips;peripheral interfaces","150 to 200 MHz;600 MHz;bidirectional microprocessor system interfaces;bus turnaround low-to-low switch;dynamic termination logic;dynamic termination output driver;globally synchronous interface;latency;multi-drop interfaces;one-way delay;operating frequency;round-trip propagation delay;round-trip transmission-line propagation delay;signal transition;signaling frequency;source-terminated systems","","5","9","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"The future of ferroelectric memories","Paz de Araujo, C.; McMillan, L.; Joshi, V.; Solayappan, N.; Lim, M.; Arita, K.; Moriwaki, N.; Hirano, H.; Baba, T.; Shimada, Y.; Sumi, T.; Fujii, E.; Otsuki, T.","Symetrix Corp., Colorado Springs, CO, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","268","269","Since 1984, ferroelectric RAMs (FeRAMs) have been demonstrated in many applications such as smart cards and low-density memories. Prior to 1984, attempts failed because of the poor quality of thin films of complex materials. Currently, two materials compete for the large-scale integration development of FeRAMs. The first is a perovskite ceramic known as PZT (PbZr/sub 1-x/Ti/sub x/O/sub 3/). The second material is known as a layered perovskite such as SBT (SrBi/sub 2/Ta/sub 2/O/sub 9/). For low-density devices which employ thin films of either material with a thickness <300 nm operated at 3-5 V, both materials yield approximately the same results. As FeRAMs enter the deep submicron realm, the ferroelectric thin-film technology is ready to support high-density integration. SBT-based devices can be integrated as capacitors in DRAM-like 1T/1C stacked cells and flash-like FeFET cells. Experience with embedded FeRAMs is positive, so that the system-on-chip as well as stand-alone high-density devices are foreseen. The possibility of 1 V operation at a few to several tens of nanoseconds write with nonvolatility brings FeRAMs to the forefront of non-volatile memories. Scaling of capacitor areas as small as 0.04 /spl mu/m/sup 2/ is possible. With capacitor and FET technologies, FeRAMs blur the line between non-volatile memories as DRAM-like destructive read-out (DRO) devices and flash-like non-destructive read-out (NDRO) devices, which compete for the highly mobile generation of Internet devices and G-3 phones.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839779","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839779","","Capacitors;Ceramics;Ferroelectric films;Ferroelectric materials;Large scale integration;Nonvolatile memory;Random access memory;Smart cards;Thin film devices;Transistors","ferroelectric storage;ferroelectric thin films;integrated memory circuits;random-access storage","0.35 micron;1 to 5 V;300 nm;DRAM-like 1T/1C stacked cells;PZT;PbZr/sub 1-x/Ti/sub x/O/sub 3/;PbZrO3TiO3;SBT based devices;SrBi/sub 2/Ta/sub 2/O/sub 9/;deep submicron devices;embedded FeRAMs;ferroelectric RAMs;ferroelectric memories;ferroelectric thin-film technology;flash-like FeFET cells;high-density integration;layered perovskite;nonvolatile memories;perovskite ceramic","","3","","6","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A CMOS image sensor with a simple FPN-reduction technology and a hole accumulated diode","Yonemoto, K.; Sumi, H.; Suzuki, R.; Ueno, T.","Camera Syst. Dept., Sony Corp., Kanagawa, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","102","103","CMOS image sensors are generally characterized by their low power consumption, single power supply and capability for on-chip system integration in contrast with CCD image sensors. Even though CMOS image sensors have these advantages, they are not yet widely used in image capture applications because of their insufficient image quality due to the difficulty in FPN cancellation. This FPN-reduction technology and a hole accumulated diode (HAD) for sensing elements is applied to the CMOS image sensor. The CMOS image sensor consists of a 640/spl times/480 pixel array in 1/3 inch image format, a current-to-voltage converter, a correlated double sampling circuit and a timing generator. This image sensor uses a 0.35 /spl mu/m CMOS logic process with specialized add-on steps for HAD. The power supply is 3.3 V and maximum frame rate is 30 frames/s.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839709","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839709","","CMOS image sensors;CMOS technology;Charge-coupled image sensors;Diodes;Energy consumption;Image quality;Pixel;Power supplies;Sensor arrays;System-on-a-chip","CMOS image sensors;integrated circuit noise;semiconductor diodes;timing","0.333 in;0.35 micron;3.3 V;CMOS image sensor;FPN cancellation;FPN-reduction technology;correlated double sampling circuit;current-to-voltage converter;hole accumulated diode;image quality;low power consumption;onchip system integration;single power supply;timing generator","","14","16","3","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"An on-chip USB-powered three-phase up/down DC/DC converter in a standard 3.3 V CMOS process","Sluijs, F.; Neuteboom, H.; Breedveld, M.","Philips Res. Lab., Eindhoven, Netherlands","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","440","441","Some USB powered applications, like PC cameras, require an accurate and low-ripple 5 V supply for sensitive circuits, such as image sensor and video processing. Therefore an on-chip USB powered DC/DC converter with a regulated low-ripple 5 V output is needed for this USB application. As the USB supply voltage can range from 4.0 V to 5.5 V, the required DC/DC converter is of the up/down type. Known solutions are, e.g., the SEPIC converter, which requires a transformer, and the combination of an upconverter and a linear regulator, which results in a low efficiency. The presented on-chip DC/DC converter needs only an external coil and output capacitor. A digitally-controlled three-phase switching scheme is employed for easy implementation with high efficiency. A two-phase switching scheme would require a more complex duty cycle and up/down switching control.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839851","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839851","","CMOS process;Capacitors;Clocks;Coils;DC-DC power converters;Pulse width modulation;Semiconductor device measurement;Switches;Universal Serial Bus;Voltage","CMOS integrated circuits;DC-DC power convertors;coils;digital control","3.3 V;CMOS process;digitally-controlled three-phase switching scheme;external coil;image sensor;on-chip USB-powered circuit;output capacitor;sensitive circuits;three-phase up/down DC/DC converter;video processing","","0","28","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"Delay variability: sources, impacts and trends","Nassif, S.","IBM Corp., Austin, TX, USA","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","368","369","The electrical performance of an integrated circuit is impacted by (a) environmental factors which include variations in power supply voltage and temperature, and(b) physical factors caused by processing and mask imperfections. Only the physical sources of variability, denoted P, are dealt with. P includes device and wire model parameters such as V/sub th/, T/sub ox/ and R/sub s/.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839819","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839819","","Circuit noise;Circuit simulation;Delay;Environmental factors;Power supplies;Semiconductor device modeling;Semiconductor device noise;Temperature;Voltage;Wire","delays;integrated circuit design;integrated circuit modelling;masks;wiring","IC design;delay variability;device model parameters;mask imperfections;physical factors;processing imperfections;wire model parameters","","101","4","8","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"A 60 MHz 240 mW MPEG-4 video-phone LSI with 16 Mb embedded DRAM","Nishikawa, T.; Takahashi, M.; Hamada, M.; Takayanagi, T.; Arakida, H.; Machida, N.; Yamamoto, H.; Fujiyoshi, T.; Maisumoto, Y.; Yamagishi, O.; Samata, T.; Asano, A.; Terazawa, T.; Ohmori, K.; Shirakura, J.; Watanabe, Y.; Nakamura, H.; Minami, S.; Kuroda, T.; Furuyama, T.","Toshiba Corp., Kawasaki, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","230","231","A 240 mW single-chip MPEG-4 video-phone LSI with a 16 Mb embedded DRAM is fabricated in a 0.25 /spl mu/m CMOS, triple-well, quad-metal technology. The chip integrates a 16 Mb DRAM and three dedicated 16 b RISC processors with dedicated hardware accelerators that serve as an MPEG-4 video codec, a speech codec, and a multiplexer. It also integrates camera, display, and audio interfaces required for a video-phone system. It consumes 240 mW at 60 MHz operation, which is only 22% of the power dissipation of a conventional design. A variable threshold voltage CMOS (VTCMOS) technology is employed to reduce standby leakage current to 26 /spl mu/A, which is only 17% of the conventional CMOS design.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839762","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839762","","CMOS technology;Cameras;Hardware;Large scale integration;MPEG 4 Standard;Multiplexing;Random access memory;Reduced instruction set computing;Speech codecs;Video codecs","CMOS digital integrated circuits;DRAM chips;digital signal processing chips;embedded systems;large scale integration;video signal processing;videotelephony","0.25 micron;16 Mbit;240 mW;60 MHz;RISC processor;embedded DRAM;hardware accelerator;multiplexer;single-chip MPEG-4 video-phone LSI;speech codec;variable threshold voltage CMOS technology;video codec","","24","2","2","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"On-chip multi-GHz clocking with transmission lines","Mizuno, M.; Anjo, K.; Surni, Y.; Wakabayashi, H.; Mogami, T.; Horiuchi, T.; Yamashina, M.","NEC Corp., Sagamihara, Japan","Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International","20020806","2000","","","366","367","In the production of high-speed LSIs, clocking becomes a performance limiter when the clock frequency increases to one gigahertz and beyond. The major obstacles to the reduction of clock-skew are: (1) clock-skew sensitivity to variations in device parameters, supply voltages, and temperatures, (2) inductive effects, which are complicated by the resistance reduction needed for faster signal transmission in such networks as grid or fish-bone clocking networks and (3) power consumption. Taking advantage of the effect of inductance and using a 100 mm/sup 2/ 5 GHz clocking network overcomes these obstacles. The network is notable for (1) 20 ps pp clock skew due to a clock tree/grid structure that takes light speed into consideration, (2) controllability of characteristic impedance due to a multilayered and patterned ground plane microstrip structure, (3) high immunity to process and power supply variations due to use of impedance-controlled transmission line effects, and (4) 66% power reduction due to reflected wave recycling.","0193-6530","0-7803-5853-8","","10.1109/ISSCC.2000.839818","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=839818","","Clocks;Energy consumption;Frequency;Impedance;Inductance;Power transmission lines;Production;Temperature sensors;Transmission lines;Voltage","clocks;high-speed integrated circuits;inductance;integrated circuit interconnections;large scale integration;transmission lines","5 GHz;characteristic impedance;clock frequency;clock skew;clock tree/grid structure;device parameters;fish-bone clocking networks;high-speed LSIs;impedance-controlled transmission line effects;inductive effects;microstrip structure;on-chip multigigahertz clocking;patterned ground plane;power consumption;power supply variations;reflected wave recycling;resistance reduction;signal transmission;supply voltages;transmission lines","","6","3","4","","","9-9 Feb. 2000","07 Feb 2000-09 Feb 2000","IEEE","IEEE Conference Publications"
"14.8 A 0.009mm<sup>2</sup> 2.06mW 32-to-2000MHz 2<sup>nd</sup>-order  analogous bang-bang digital PLL with feed-forward delay-locked and phase-locked operations in 14nm FinFET technology","Minyoung Song; Taeik Kim; Jihyun Kim; Wooseok Kim; Sung-Jin Kim; Hojin Park","Samsung Electron., Hwaseong, South Korea","Solid- State Circuits Conference - (ISSCC), 2015 IEEE International","20150319","2015","","","1","3","The race to deep sub-micron CMOS technology has resulted in a change in device architectures, from a planar structure to a FinFET to achieve decreased leakage, further downscaling, and better sub-threshold slope, even under a lower power supply. Downscaling trends have forced the analog semiconductor industry to move to the digital domain to maintain functionality in light of increasing short-channel effects and device mismatch. Furthermore, the main goal of the new technology is to achieve faster speed and lower cost. In leading-edge processes and design environments, conventional analog PLLs in systems-on-chip (SoCs) are being replaced by digitally operated PLLs to meet clock requirements for optimal overall system performance. While a widely used time-to-digital converter (TDC)-based digital PLL (TDC-DPLL) has a linear loop characteristic, which is simple and analogous to well-known analog PLLs, it has to overcome noise issues from TDC quantization error and phase noise from the digitally-controlled oscillator (DCO). The in-band noise floor of a TDC-DPLL is determined by the TDC resolution. Thanks to noise shaping techniques with oversampling and a pipelined architecture, noise performance can be improved. However, significant area and power must be spent to meet noise requirements. A bang-bang-based digital PLL (BB-DPLL), as the alternative type of DPLL has advantages in terms of area and power over a TDC-DPLL. However, its non-linear operation implies a longer lock time, limit-cycle noise, and high sensitivity to DCO noise. In addition, the in-band noise floor of a BB-DPLL is dominated by the input-tracking jitter, which mainly arises from the DCO noise. This paper presents a BB-DPLL in 14nm FinFET technology, combining a feed-forward delay-locked part (FFDLP) and phase-locked part (PLP) to mitigate aforementioned weaknesses.","","978-1-4799-6223-5","","10.1109/ISSCC.2015.7063028","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7063028","","Clocks;Feeds;FinFETs;Jitter;Phase locked loops;Phase noise","MOSFET;delta-sigma modulation;digital phase locked loops;oscillators;phase noise;power supply circuits;quantisation (signal);semiconductor industry;system-on-chip;time-digital conversion","2nd-order  analogous bang-bang digital PLL;CMOS technology;DCO;FFDLP;FinFET technology;PLP;SoC;TDC quantization error;analog semiconductor industry;digitally-controlled oscillator;feed-forward delay-locked operations;feedforward delay locked part;frequency 32 MHz to 2000 MHz;input-tracking jitter;noise shaping;phase locked part;phase noise;phase-locked operations;power 2.06 mW;power supply;size 14 nm;sub-threshold slope;systems-on-chip;time-to-digital converter","","0","","","","","22-26 Feb. 2015","","IEEE","IEEE Conference Publications"
"A 2 GHz down-converter with a 3 dB bandwidth of 600 MHz using LO signal suppressing output buffer","Watanabe, O.; Yamaji, T.; Itakura, T.; Hattori, I.","Toshiba Corp., Kawasaki, Japan","Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 IEEE International","20020807","2001","","","414","415","In recent years, wide-band wireless communication systems such as IMT-2000 for mobile communication and IEEE802.11 standard for W-LAN applications have received considerable attention. These wide-band systems use a channel bandwidth up to many tens of MHz to achieve a high bit-rate data transfer. In receiver front-end for such wide-band systems, a down-converter (D/C) is required to output a wide-band IF signal whose level should be significantly flat within its channel band for sufficient BER. A D/C and other function blocks are also required not to use many external components and additional pins for a highly integrated receiver. This paper describes a single-balanced Gilbert-cell type D/C with a small number of pins, which can output a wide-band IF signal converted from a 2-GHz-band RF signal.","0193-6530","0-7803-6608-5","","10.1109/ISSCC.2001.912699","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=912699","","Band pass filters;Bandwidth;Bonding;Circuits;Filtering;Frequency;Impedance;Pins;Wideband;Wire","UHF frequency convertors;buffer circuits","26 GHz;600 MHz;IEEE802.11 standard;IF signal;IMT-2000;LO signal suppression;W-LAN;channel bandwidth;down-converter;mobile communication;output buffer;receiver front-end;single-balanced Gilbert cell;wideband wireless communication system","","1","","","","","7-7 Feb. 2001","05 Feb 2001-07 Feb 2001","IEEE","IEEE Conference Publications"
"Personal communications: Quo vadis","Heilmeier, G.H.","Bellcore, Livingston, NJ, USA","Solid-State Circuits Conference, 1992. Digest of Technical Papers. 39th ISSCC, 1992 IEEE International","20020806","1992","","","24","26","The author predicts at least four major stages in the evolution of personal communication services (PCS). Stage one will include isolated PCS islands/experiments proprietary technologies, some dedicated or shared frequency spectra and limited services. Stage two will include limited interoperability, initial industry coalitions, some dedicated or shared frequency spectra, and more services. Stages one and two cover the period 1992-2000. Stage three will include widespread interworking, stable spectrum assignments, broad industry coalitions, personal numbers, and standard services. Stage four includes adequate spectrum/capacity, national interfaces, stable industry structure, widespread personal numbers, and mass-market services. Stages three and four cover the period 2000-2005.<<ETX>>","","0-7803-0573-6","","10.1109/ISSCC.1992.200393","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=200393","","Communication industry;Convergence;Deductive databases;Mobile communication;Personal communication networks;Research and development;Roads;Solid state circuits;Telecommunication network reliability;Telephony","frequency allocation;personal communication networks","national interfaces;personal communication services;personal numbers;shared frequency spectra;spectrum assignments;standard services","","7","","","","","19-21 Feb. 1992","19 Feb 1992-21 Feb 1992","IEEE","IEEE Conference Publications"
"Prospects of gigascale integration (GSI) beyond 2003","Meindl, J.D.; De, V.K.; Agrawal, B.","Rensselaer Polytech. Inst., Troy, NY, USA","Solid-State Circuits Conference, 1993. Digest of Technical Papers. 40th ISSCC., 1993 IEEE International","20020806","1993","","","124","125","The authors suggest that beyond 2003, further opportunities for GSI will be governed by a hierarchy of theoretical and practical limits whose levels can be codified as: (1) fundamental, (2) material, (3) device, (4) circuit, and (5) system. Theoretical limits are elucidated by plotting the average power dissipation during a binary switching transition of a logic gate P versus the corresponding gate delay time t/sub d/ and the reciprocal length squared of an interconnect versus the response time of the interconnect circuit. Using both the hierarchy of theoretical limits and the history of practical limits as guides, a one-billion-transistor chip is again projected by the year 2000 and the possibility of a one-trillion-transistor chip by the year 2020 is suggested.<<ETX>>","","0-7803-0987-1","","10.1109/ISSCC.1993.280057","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=280057","","Delay;Electron devices;Integrated circuit modeling;MESFET integrated circuits;MODFET circuits;MODFET integrated circuits;MOSFET circuits;Solid modeling;Solid state circuits;Threshold current","integrated circuit technology;monolithic integrated circuits;technological forecasting","GSI;average power dissipation;binary switching transition;gate delay time;gigascale integration;interconnect circuit;logic gate;one-billion-transistor chip;one-trillion-transistor chip;practical limits;theoretical limits","","9","","15","","","24-26 Feb. 1993","24 Feb 1993-26 Feb 1993","IEEE","IEEE Conference Publications"
"A 0.026mm<sup>2</sup> 5.3mW 32-to-2000MHz digital fractional-N phase locked-loop using a phase-interpolating phase-to-digital converter","Tae-Kwang Jang; Xing Nan; Liu, F.; Jungeun Shin; Hyungreal Ryu; Jihyun Kim; Taeik Kim; Jaejin Park; Hojin Park","Samsung Electron., Yongin, South Korea","Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International","20130328","2013","","","254","255","Recent innovations in semiconductor processes have accelerated the transition from analog circuits to their digital counterparts, with digital PLLs (DPLLs) being an example of this trend [1]. All-digital or fully synthesizable approaches, which exploit the merits of advanced processes, suffer from poor noise performance and high power consumption [2]. On the other hand, hybrid approaches, which employ analog components such as digital-to-analog converters (DACs), digital-to-time converters, phase interpolators (PIs) and regulators, have the typical difficulties associated with analog circuits, such as low output resistance, small voltage headroom and large variation. In this paper, we propose a highly digital architecture for a DPLL - one which minimizes the design effort typically required for analog circuits. The power and area-consuming circuits in prior works are replaced by power and area-efficient circuits with competitive performance. For example, a conventional time-to-digital converter (TDC) usually occupies considerable chip area in order to maximize input dynamic range with precise resolution [1]. Instead, in this work, a time-windowed phase-to-digital converter using interpolated DCO phases as a phase reference is adopted. In addition, conventional synchronous counters in the feedback path drastically increase the power consumption. Furthermore, retiming of data from the TDC is unavoidable due to the meta-stability of the sampling flip-flops [1]. The proposed divider scheme, which is composed of a multi-modulus frequency divider and a dead-zone-free phase and frequency detector (PFD), eliminates the need for a synchronous counter and retiming circuits. A calibration-free  modulator (DSM) noise canceller is also included.","0193-6530","978-1-4673-4515-6","","10.1109/ISSCC.2013.6487723","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6487723","","Analog circuits;Feeds;Phase frequency detector;Phase locked loops;Phase noise;Solid state circuits","delta-sigma modulation;digital phase locked loops;flip-flops;frequency dividers;interference suppression;phase detectors","DAC;DPLL;PFD;TDC;all-digital approach;analog circuits;analog components;calibration-free  modulator noise canceller;calibration-free DSM noise canceller;dead-zone-free phase-frequency detector;digital PLL;digital fractional-N phase locked-loop;digital-to-analog converters;digital-to-time converters;frequency 32 MHz to 2000 MHz;interpolated DCO phases;multimodulus frequency divider;phase interpolators;phase-interpolating phase-to-digital converter;power 5.3 mW;power-area-consuming circuits;power-area-efficient circuits;regulators;sampling flip-flop meta-stability;semiconductor processes;synchronous counters;time-to-digital converter;time-windowed phase-to-digital converter","","2","","6","","","17-21 Feb. 2013","","IEEE","IEEE Conference Publications"
"A CMOS-SOI 2.45GHz Remote-Powered Sensor Tag","Robinet, S.; Gomez, B.; Delorme, N.","CEA-LETI /MINATEC, Grenoble","Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International","20090109","2008","","","286","614","To enable the wide deployment of ambient intelligence, where various environmental parameters can be sensed and reported, the main challenge consists in developing low-cost, low-power and miniaturized sensor tags composed of an integrated circuit, a sensor and an antenna. Sensor tags are also of great interest for healthcare applications, such as blood or air pressure measurement in Renard, S., et al, (2000), and for temperature monitoring applications. In this context, the integration of RFID and sensor read-out techniques on the same die is an important step in the development of the Sensor Tag concept.","","978-1-4244-2010-0","978-1-4244-2011-7","10.1109/ISSCC.2008.4523169","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4523169","","Capacitance;Capacitive sensors;Circuit noise;Demodulation;Energy consumption;Impedance;Intelligent sensors;Operational amplifiers;Temperature sensors;Voltage","CMOS integrated circuits;antennas;radiofrequency identification;radiofrequency integrated circuits;sensors;silicon-on-insulator","CMOS-SOI;RFID;ambient intelligence;antenna;integrated circuit;miniaturized sensor tags;remote-powered sensor tag;sensor read-out techniques","","4","","8","","","3-7 Feb. 2008","","IEEE","IEEE Conference Publications"
"An 800 Mb/s physical layer LSI with hybrid port architecture for consumer electronics networking","Yoshikawk, T.; Yoshida, T.; Ebuchi, T.; Arima, Y.; Iwata, T.; Nishimura, K.; Kimura, H.; Komatsu, Y.; Yamauchi, H.","Matsushita Electr. Ind. Co. Ltd., Osaka, Japan","Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International","20020807","2002","1","","74","446 vol.1","A physical layer LSI has one DS-port and two /spl beta/ports in accordance with IEEE1394-2000 and P1394b Draft 1.01 respectively. The 0.25 /spl mu/m CMOS LSI realizes 800 Mb/s and 1.2 km peer-to-peer IEEE1394 networking through /spl beta/port. Each /spl beta/port requires 180 mW active power and is treated as ASIC macro for future large system integration.","","0-7803-7335-9","","10.1109/ISSCC.2002.992945","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=992945","","Analog circuits;Clocks;Consumer electronics;Large scale integration;Peer to peer computing;Phase detection;Phase frequency detector;Physical layer;Pipelines;Signal generators","IEEE standards;application specific integrated circuits;consumer electronics;large scale integration;local area networks","0.25 micron;1.2 km;180 mW;800 Mbit/s;ASIC macro;DS-port;IEEE1394-2000;P1394b Draft 1.01;active power;consumer electronics networking;hybrid port architecture;large system integration;peer-to-peer IEEE1394 networking;physical layer LSI","","0","","","","","7-7 Feb. 2002","03 Feb 2002-07 Feb 2002","IEEE","IEEE Conference Publications"
"New DVD includes all JSSC and ISSCC papers: The Solid-State Circuits Digital Archive 2000 DVD","","","Solid-State Circuits Society Newsletter, IEEE","20130419","2001","6","3","1","2","This August, the Society will be issuing the Solid-State Circuits Digital Archive 2000. This complete archive comes on a single DVD and contains not only the complete archive through 2000 of all the issues of the Journal of Solid-State Circuits (JSSC) from 2000 back to the first issue in 1966, but also includes the Digests of the International Solid-State Circuits Conference (ISSCC), starting with 1955.","1098-4232","","","10.1109/N-SSC.2001.6499777","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=6499777","","","","","","0","","","","","July 2001","","IEEE","IEEE Journals & Magazines"
"An energy-efficient IEEE 1363-based reconfigurable public-key cryptography processor","Goodman, J.; Chandrakasan, A.P.","Chrysalis-ITS, Ottawa, Ont., Canada","Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 IEEE International","20020807","2001","","","330","331","For a specific domain of operation (e.g., public key cryptography), it is possible to provide the required level of algorithm agility by using a limited amount of reconfigurability which avoids the overhead associated with generic programmable logic. The resulting Domain Specific Reconfigurable Cryptographic Processor (DSRCP) represents a prototype implementation for the domain of public key cryptography. The processor ISA is based upon the recently adopted IEEE 1363-2000 Public Key Cryptography Standard. The DSRCP is the first reported hardware-based solution that performs conventional arithmetic, modular integer arithmetic, binary Galois Field arithmetic (i.e., GF(2/sup /spl alpha//)), and elliptic curve arithmetic over GF(2/sup /spl alpha//). In addition, it does so in an energy efficient manner.","0193-6530","0-7803-6608-5","","10.1109/ISSCC.2001.912660","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=912660","","Arithmetic;Elliptic curve cryptography;Energy efficiency;Instruction sets;Programmable logic arrays;Programmable logic devices;Prototypes;Public key;Public key cryptography;Reconfigurable logic","Galois fields;IEEE standards;digital arithmetic;digital signal processing chips;public key cryptography;reconfigurable architectures","Domain Specific Reconfigurable Cryptographic Processor;IEEE 1363-2000 standard;ISA;binary Galois field arithmetic;digital arithmetic;elliptic curve arithmetic;energy efficiency;modular integer arithmetic;public key cryptography;reconfigurable processor","","1","2","","","","7-7 Feb. 2001","05 Feb 2001-07 Feb 2001","IEEE","IEEE Conference Publications"
"81MS/s JPEG2000 single-chip encoder with rate-distortion optimization","Hung-Chi Fang; Chao-Tsung Huang; Yu-Wei Chang; Tu-Chih Wang; Po-Chih Tseng; Chung-Jr Lian; Liang-Gee Chen","Nat. Taiwan Univ., Taipei, Taiwan","Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International","20040913","2004","","","328","531 Vol.1","An 81MS/s JPEG 2000 single-chip encoder is implemented on a 5.5mm<sup>2</sup> die using 0.25m CMOS technology. This IC can encode HDTV 720p resolution at 30 frames/s in real time. The rate-distortion optimized chip encodes tile size of 128128, code block size of 6464, and image size up to 32K32K.","0193-6530","0-7803-8267-6","","10.1109/ISSCC.2004.1332727","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1332727","","Bandwidth;CMOS technology;Chaos;Computer buffers;Discrete wavelet transforms;Frequency;Random access memory;Rate-distortion;Streaming media;Throughput","block codes;discrete wavelet transforms;entropy codes;high definition television;rate distortion theory;transform coding;video codecs;video coding","CMOS technology;EBCOT architecture;HDTV resolution;JPEG2000 single-chip encoder;coding efficiency;discrete wavelet transform;encoder chip;optimized chip;rate-distortion optimization;two-bit plane parallel architecture","","9","2","","","","15-19 Feb. 2004","","IEEE","IEEE Conference Publications"
"Optical transceiver formed with fiber-embedded lightwave circuit on silicon substrate","Uno, T.; Mitsuda, M.; Kito, M.; Asano, H.; Ishino, M.; Tohmon, G.; Matsui, Y.","Electron. Res. Lab., Matsushita Electron. Corp., Osaka, Japan","Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International","20020806","1999","","","388","389","The growth of telecommunications data traffic makes increased bandwidth imperative in access networks, as providers must offer subscribers video transmission capabilities. The current several hundred kb/s to several Mb/s currently-available is inadequate, as forecasts for 50 Mb/s by the year 2000, 155 Mb/s and possibly 622 Mb/s by 2005 are commonplace, while rates up to 2.5 Gb/s may be necessary to include video-on-demand services. The concept of the fiber-embedded lightwave circuit is based on the LD being integrated with the associated driving circuits, and being surface-mounted on a Si substrate. The use of Si as the substrate is advantageous, as there exists techniques to use a V-shaped groove etched in Si to hold in place the optical fiber, which is the optical transmission media for this device.","0193-6530","0-7803-5126-6","","10.1109/ISSCC.1999.759311","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=759311","","Circuits;Optical distortion;Optical films;Optical filters;Optical receivers;Optical surface waves;Optical transmitters;Silicon;Substrates;Transceivers","elemental semiconductors;integrated optoelectronics;optical fibre communication;optical fibre subscriber loops;optical receivers;optical transmitters;silicon;video on demand","50 Mbit/s to 2.5 Gbit/s;Si;V-shaped groove;access networks;driving circuits;fiber-embedded lightwave circuit;optical fibre transmission media;optical transceiver;video transmission capabilities;video-on-demand services","","0","","5","","","17-17 Feb. 1999","15 Feb 1999-17 Feb 1999","IEEE","IEEE Conference Publications"
"A 14401080 pixels 30frames/s motion-JPEG2000 codec for HD movie transmission","Yamauchi, H.; Mochizuki, K.; Taketa, K.; Watanabe, T.; Mori, T.; Matsuda, Y.; Matsushita, Y.; Kobayashi, A.; Okada, S.","SANYO Electr., Gifu, Japan","Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International","20040913","2004","","","326","530 Vol.1","The Motion-JPEG 2000 codec processor uses 0.18m technology. It integrates 18.6M transistors on a 92mm9.2mm die and performs both decoding and compressing of 14401080 pixels with 30frames/s at 54MHz. A tile size obtained is 40962048 pixels and is sufficient for transmitting an HD movie. The IC runs up to 104MHz and dissipates 400mW at 1.8V and 54MHz.","0193-6530","0-7803-8267-6","","10.1109/ISSCC.2004.1332726","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1332726","","Central Processing Unit;Codecs;Decoding;Discrete wavelet transforms;Filters;High definition video;Image coding;Motion pictures;SDRAM;Transform coding","high definition television;video codecs;video coding","1.8 V;104 MHz;1080 pixel;1440 pixel;400 mW;54 MHz;HD movie transmission;JPEG2000 codec;boundary-free layout technique;decoding;high compression;low power dissipation;real-time encoding-decoding;tile noise-free block scan algorithm;wavelet filter","","8","","","","","15-19 Feb. 2004","","IEEE","IEEE Conference Publications"
"124Ms/s pixel-pipelined motion-JPEG 2000 codec without tile memory","Yu-Wei Chang; Hung-Chi Fang; Chih-Chi Cheng; Chun-Chia Chen; Chung-Jr Lian; Shao-Yi Chien; Liang-Gee Chen","Nat. Taiwan Univ., Taipei","Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International","20060918","2006","","","1586","1595","A JPEG2000 codec capable of processing 1920times1080 HD video at 30frames/s is implemented on a 20.1mm<sup>2</sup> die with 0.18mum CMOS technology dissipating 345mW at 1.8V and 42MHz. The level-switched schedule eliminates the 192kB tile memory. Hardware sharing between encoder and decoder reduces silicon area by 40%","0193-6530","1-4244-0079-1","","10.1109/ISSCC.2006.1696213","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1696213","","Bandwidth;Block codes;Codecs;Decoding;Discrete wavelet transforms;Encoding;Processor scheduling;Random access memory;SDRAM;Tiles","CMOS integrated circuits;image coding;video codecs","0.18 micron;1.8 V;345 mW;42 MHz;CMOS technology;HD video;decoder;encoder;hardware sharing;pixel-pipelined motion-JPEG 2000 codec","","3","2","","","","6-9 Feb. 2006","","IEEE","IEEE Conference Publications"
"Microprocessors in the year 2000","Young, I.; Bell, R.K.; Hennessy, J.L.; Iwamura, J.; Mansfield, R.L.; Pollack, F.J.; Supnik, R.M.","Intel Corp., Hillsboro, OR, USA","Solid-State Circuits Conference, 1993. Digest of Technical Papers. 40th ISSCC., 1993 IEEE International","20020806","1993","","","202","203","A panel-session summary on future trends in the area of microprocessors is presented. One of the suggestions is that, by 2000, a single-chip microprocessor will be either a complete system or a multiprocessor. The integration of further system function onto a single-chip provides lower cost and higher performance and is an obvious direction. Another suggestion is that the leading-edge microprocessor in 2000 will be an 8-way superscaler RISC (reduced instruction set computer) chip, with a clock rate of 750 MHz, implemented in 0.25 mu m (feature size), 2.5 V, 4-layer-metal CMOS technology. Using advanced compiler techniques, it will deliver more than 2000 sustained MIPS.<<ETX>>","","0-7803-0987-1","","10.1109/ISSCC.1993.280048","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=280048","","CMOS process;CMOS technology;Circuits;Computer architecture;Costs;Manufacturing;Microprocessors;Power dissipation;Software performance;Workstations","integrated circuit technology;microprocessor chips;reduced instruction set computing","CMOS technology;clock rate;compiler techniques;cost;feature size;microprocessors;single-chip devices;superscaler RISC;system function","","0","","","","","24-26 Feb. 1993","24 Feb 1993-26 Feb 1993","IEEE","IEEE Conference Publications"
"A 1 1/4 inch 8.3M pixel digital output CMOS APS for UDTV application","Takayanagi, I.; Shirakawa, M.; Mitani, K.; Sugawara, M.; Iversen, S.; Moholt, J.; Nakamura, J.; Fossum, E.R.","Micron Imaging, Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","216","217 vol.1","A 3936/spl times/2196 pixel CMOS APS has a 10 b column-based ADC. It operates at 49.5 MHz in a progressive scanning mode at 60 frames/s and achieves a 2000 TV line resolution, sensitivity of 4200 b/lux-s, and power consumption of less than 760 mW.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234273","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234273","","CMOS image sensors;CMOS technology;Circuits;Optical filters;Optical noise;Optical sensors;Pixel;Random access memory;Timing;Voltage","CMOS image sensors;analogue-digital conversion;high definition television","1.25 inch;10 b column-based ADC;2000 TV line resolution;2196 pixel;3936 pixel;760 mW;8643456 pixel;UDTV application;digital output CMOS APS;digital-output CMOS image sensor;power consumption;progressive scanning mode;sensitivity;ultra-high definition imaging sensors","","11","2","4","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"An active range finder with the capability of -18dB SBR, 48dB dynamic range and 120 /spl times/ 110 pixel resolution","Oike, Y.; Ikeda, M.; Asada, K.","Dept. of Electron. Eng., Univ. of Tokyo, Japan","Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International","20040226","2003","","","208","488 vol.1","The active range finder with 120/spl times/110 pixels achieves a projected light detection with high SBR (Signal-to-Background Ratio). The sensing scheme realizes a selective light detection under -18 dB SBR with a dynamic range exceeding 48 dB. The maximum frame rate is 2000 frames/s and the maximum range error is 1.5 mm at a distance of 1000 mm.","0193-6530","0-7803-7707-9","","10.1109/ISSCC.2003.1234270","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1234270","","Automotive engineering;Circuits;Dynamic range;Eyes;Frequency modulation;Humans;Lighting;Optical modulation;Vehicle safety;Voltage","CMOS image sensors;distance measurement;image resolution","1000 mm;110 pixel;120 pixel;13200 pixel;CMOS process;active range finder;dynamic range;maximum frame rate;maximum range error;projected light detection;selective light detection;sensing scheme;signal-to-background ratio","","0","","","","","13-13 Feb. 2003","","IEEE","IEEE Conference Publications"
"A 10 Gb/s BiCMOS clock and data recovering 1:4-demultiplexer in a standard plastic package with external VCO","Hauenschild, J.; Dorschky, C.; von Mohrenfels, T.W.; Seitz, R.","Philips Kommunikations Ind. AG, Nurnberg, Germany","Solid-State Circuits Conference, 1996. Digest of Technical Papers. 42nd ISSCC., 1996 IEEE International","20020806","1996","","","202","203","A test chip for a prototype transmission link performs the task of clock and data recovery together with demultiplexing from 10 to 2.5 Gb/s. The chip uses a BiCMOS process that features a set of devices for high-frequency mixed-signal designs; including 24 GHz NPNs, 0.7 /spl mu/m L/sub eff/ CMOS, 250 and 2000 /spl Omega//sq. polyresistors, 2 fF//spl mu/m/sup 2/ capacitors, Schottky diodes, and lateral PNPs. Early process samples with 16 GHz f/sub T/ are used in the evaluation. Improved performance is expected with the final process. The gates are designed for sufficient speed and nominal VEE of -3.3 V. Even though differential current mode logic (CML) with a differential voltage swing of less than 360 mV/sub pp/ is employed, a wiring capacitance of several 10 fF increases the power-delay product significantly. Wiring length is minimized by local biasing and omission of routing channels. The size of gates with two-level series gating (latch, and, xor) including emitter follower outputs is 67/spl times/58 /spl mu/m/sup 2/. The result of this local biasing scheme is a favourable positive temperature coefficient (TC) for the logic swing, partly compensating for the negative TC of the current switch gain at the cost of high sensitivity to supply variations. All transistors have 0.7 /spl mu/m minimum emitter length, the width avoids the high current region. The other logic gates are downscaled in case of 2.5 GHz operation, input emitter followers omitted in those latches driven from the external clocks.","0193-6530","0-7803-3136-2","","10.1109/ISSCC.1996.488571","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=488571","","BiCMOS integrated circuits;CMOS process;Capacitors;Clocks;Demultiplexing;Performance evaluation;Prototypes;Switches;Testing;Wiring","BiCMOS integrated circuits;clocks;current-mode logic;demultiplexing equipment;mixed analogue-digital integrated circuits","10 Gbit/s;BiCMOS;clock;data recovering 1:4-demultiplexer;differential current mode logic;emitter follower outputs;external VCO;mixed-signal designs;positive temperature coefficient;power-delay product;two-level series gating;wiring capacitance","","3","6","9","","","10-10 Feb. 1996","08 Feb 1996-10 Feb 1996","IEEE","IEEE Conference Publications"
