# ğŸ“Œ Verilog-verification-automation-tool
---
## ğŸš€ ì£¼ìš” ê¸°ëŠ¥
  - adder.v: 1bit ë§ì…ˆ ì—°ì‚°ì„ ìœ„í•œ gate ë¡œì§
  - adder_tb.v: ì…ë ¥ txt íŒŒì¼ì„ ì½ì–´ì™€ì„œ ì…ë ¥(a, b, cin), ì¶œë ¥(cout, sum)ê°’ í…ŒìŠ¤íŠ¸
---

### âœ… 0. Full-Adder
![image](https://github.com/user-attachments/assets/7d655f46-7c9b-4b12-8a2e-0887b21b427e)

+ ì…ë ¥ì„ a, b, cin, ì¶œë ¥ì„ cout, sumë¡œ ë‘ëŠ” ë¡œì§
+ xor gate 2ê°œ, and gate 2ê°œ, or gate 1ê°œë¡œ ì´ë£¨ì–´ì§
  
### âœ… 1. adder ë¡œì§ ì„¤ê³„ (adder.v)
ğŸ“Œ **ê¸°ëŠ¥ ìƒì„¸**

  - xor, and, orë¡œ input, output, wire ì—°ê²°
    1. input(a,b,cin), output(sum,cout), wire(s1,c1,c2) ì„ ì–¸
    2. ê° ì—°ê²° ë° ì—°ì‚°ë¶€ë¥¼ xor, and, orë¡œ ê²°í•©

    
### âœ… 2. testbench ì‹¤í–‰ (adder_tb.v)
ğŸ“Œ **ê¸°ëŠ¥ ìƒì„¸**

  - Pyverilog ì‚¬ìš©
  
  - Pyverilog ê¸°ëŠ¥
    1. code parser
    2. dataflow analyzer
    3. control-flow analyzer
    4. code generator
    
  - Pyverilogì˜ ê¸°ëŠ¥ ì¤‘ VerilogDataflowAnalyzerë¡œ code generator ê¸°ëŠ¥ì„ ì‚¬ìš©
    1. ì‹¤í–‰ ê²°ê³¼ë¥¼ verilog_output.txtë¡œ ì €ì¥
    2. verilog_output.txtì™€ ì‹¤ì œ verilog ê²°ê³¼ ê°’ê³¼ ë¹„êµë¡œ ê²€ì¦

  - analyzer = VerilogDataflowAnalyzer(verilog_file, noreorder=True, topmodule='adder')
analyzer.generate()
    1. topmodule='adder'ë¥¼ ì§€ì •í•˜ì—¬ "adder"ë¼ëŠ” ì´ë¦„ì˜ ìµœìƒìœ„ ëª¨ë“ˆì„ ë¶„ì„ ëŒ€ìƒìœ¼ë¡œ ì„¤ì •
    2. analyzer.generate()ë¥¼ í˜¸ì¶œí•˜ì—¬ ë°ì´í„° íë¦„ ë¶„ì„ì„ ìˆ˜í–‰
    3. noreorder=True ì¼ë°˜ì ìœ¼ë¡œ ìµœì í™”ë¥¼ ìœ„í•´ ë‚´ë¶€ì ìœ¼ë¡œ ì—°ì‚° ìˆœì„œë¥¼ ë³€ê²½í•˜ì§€ ì•Šê³  ìˆœì„œë¥¼ ê·¸ëŒ€ë¡œ ìœ ì§€í•œ ì±„ë¡œ ë¶„ì„
