// Seed: 3734578714
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    output uwire id_2,
    output wire  id_3
    , id_5
);
  always disable id_6;
  timeunit 1ps;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
endmodule
module module_2 (
    output tri  id_0,
    output wor  id_1,
    output wand id_2,
    input  tri0 id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
endmodule
