#Timing report of worst 4 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ff2.Q[0] (dffsre at (7,1) clocked by clock0)
Endpoint  : out:ff2.outpad[0] (.output at (8,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff2.C[0] (dffsre at (7,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff2.Q[0] (dffsre at (7,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33219 side:RIGHT (7,1))                                  0.000     2.951
| (CHANY:1135856 L4 length:3 (7,1)->(7,4))                       0.120     3.071
| (CHANX:724323 L4 length:3 (7,1)->(4,1))                        0.120     3.191
| (CHANY:1121293 L4 length:0 (4,1)->(4,1))                       0.120     3.311
| (CHANX:718670 L4 length:3 (5,0)->(8,0))                        0.120     3.431
| (IPIN:3096 side:TOP (8,0))                                     0.164     3.595
| (intra 'io' routing)                                           0.118     3.712
out:ff2.outpad[0] (.output at (8,0))                             0.000     3.712
data arrival time                                                          3.712

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.712
--------------------------------------------------------------------------------
slack (MET)                                                                2.088


#Path 2
Startpoint: ff1.Q[0] (dffsre at (1,1) clocked by clock0)
Endpoint  : ff2.D[0] (dffsre at (7,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff1.C[0] (dffsre at (1,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff1.Q[0] (dffsre at (1,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:31661 side:RIGHT (1,1))                                  0.000     2.951
| (CHANY:1106696 L4 length:3 (1,1)->(1,4))                       0.120     3.071
| (CHANX:724178 L4 length:3 (2,1)->(5,1))                        0.120     3.191
| (CHANX:724324 L4 length:3 (4,1)->(7,1))                        0.120     3.311
| (IPIN:33226 side:TOP (7,1))                                    0.164     3.475
| (intra 'clb' routing)                                          0.208     3.683
$abc$215$li0_li0.in[0] (.names at (7,1))                         0.000     3.683
| (primitive '.names' combinational delay)                       0.280     3.963
$abc$215$li0_li0.out[0] (.names at (7,1))                        0.000     3.963
| (intra 'clb' routing)                                          0.000     3.963
ff2.D[0] (dffsre at (7,1))                                       0.000     3.963
data arrival time                                                          3.963

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff2.C[0] (dffsre at (7,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.963
--------------------------------------------------------------------------------
slack (MET)                                                                4.873


#Path 3
Startpoint: rst.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff1.R[0] (dffsre at (1,1) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rst.inpad[0] (.input at (7,0))                                                                     0.000     1.000
| (intra 'io' routing)                                                                             0.099     1.099
| (OPIN:2624 side:TOP (7,0))                                                                       0.000     1.099
| (CHANX:718787 L1 length:0 (7,0)->(7,0))                                                          0.108     1.207
| (CHANY:1130912 L1 length:0 (6,1)->(6,1))                                                         0.108     1.315
| (CHANX:724528 L4 length:3 (7,1)->(10,1))                                                         0.120     1.435
| (IPIN:33239 side:TOP (7,1))                                                                      0.164     1.599
| (intra 'clb' routing)                                                                            0.208     1.807
$abc$372$auto$simplemap.cc:333:simplemap_lut$366[1].in[0] (.names at (7,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                                         0.120     1.927
$abc$372$auto$simplemap.cc:333:simplemap_lut$366[1].out[0] (.names at (7,1))                       0.000     1.927
| (intra 'clb' routing)                                                                            0.149     2.076
| (OPIN:33218 side:RIGHT (7,1))                                                                    0.000     2.076
| (CHANY:1135836 L4 length:1 (7,1)->(7,2))                                                         0.120     2.196
| (CHANX:730043 L4 length:3 (7,2)->(4,2))                                                          0.120     2.316
| (CHANY:1121247 L4 length:1 (4,2)->(4,1))                                                         0.120     2.436
| (CHANX:718383 L4 length:3 (4,0)->(1,0))                                                          0.120     2.556
| (CHANY:1106682 L4 length:2 (1,1)->(1,3))                                                         0.120     2.676
| (IPIN:31711 side:RIGHT (1,1))                                                                    0.164     2.839
| (intra 'clb' routing)                                                                            0.020     2.860
ff1.R[0] (dffsre at (1,1))                                                                         0.000     2.860
data arrival time                                                                                            2.860

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
ff1.C[0] (dffsre at (1,1))                                                                         0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                    0.087     8.986
data required time                                                                                           8.986
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.986
data arrival time                                                                                           -2.860
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  6.127


#Path 4
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff1.D[0] (dffsre at (1,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:3032 side:TOP (8,0))                                     0.000     1.099
| (CHANX:718675 L4 length:3 (8,0)->(5,0))                        0.120     1.219
| (CHANX:718471 L4 length:3 (5,0)->(2,0))                        0.120     1.339
| (CHANY:1116412 L4 length:1 (3,1)->(3,2))                       0.120     1.459
| (CHANX:724049 L4 length:2 (3,1)->(1,1))                        0.120     1.579
| (IPIN:31667 side:TOP (1,1))                                    0.164     1.743
| (intra 'clb' routing)                                          0.378     2.121
ff1.D[0] (dffsre at (1,1))                                       0.000     2.121
data arrival time                                                          2.121

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff1.C[0] (dffsre at (1,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -2.121
--------------------------------------------------------------------------------
slack (MET)                                                                6.715


#End of timing report
