@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BZ173 :"c:\hdl\controller_down_counter_borrar\sdram_controller\sdram_controller\impl1\source\sdram_controller.v":471:1:471:4|ROM delay_cycles[14:3] (in view: work.sdram_controller(verilog)) mapped in logic.
@N: BZ173 :"c:\hdl\controller_down_counter_borrar\sdram_controller\sdram_controller\impl1\source\sdram_controller.v":471:1:471:4|ROM ready_signal[1:0] (in view: work.sdram_controller(verilog)) mapped in logic.
@N: MO106 :"c:\hdl\controller_down_counter_borrar\sdram_controller\sdram_controller\impl1\source\sdram_controller.v":471:1:471:4|Found ROM ready_signal[1:0] (in view: work.sdram_controller(verilog)) with 26 words by 2 bits.
@N: BZ173 :"c:\hdl\controller_down_counter_borrar\sdram_controller\sdram_controller\impl1\source\sdram_controller.v":471:1:471:4|ROM delay_cycles[14:3] (in view: work.sdram_controller(verilog)) mapped in logic.
@N: MO106 :"c:\hdl\controller_down_counter_borrar\sdram_controller\sdram_controller\impl1\source\sdram_controller.v":471:1:471:4|Found ROM delay_cycles[14:3] (in view: work.sdram_controller(verilog)) with 26 words by 12 bits.
@N: MO231 :"c:\hdl\controller_down_counter_borrar\sdram_controller\sdram_controller\impl1\source\sdram_controller.v":334:0:334:5|Found counter in view:work.sdram_controller(verilog) instance delay_counter[14:0] 
@N: FX493 |Applying initial value "1" on instance current_state[0].
@N: FX493 |Applying initial value "0" on instance current_state[1].
@N: FX493 |Applying initial value "0" on instance current_state[2].
@N: FX493 |Applying initial value "0" on instance current_state[3].
@N: FX493 |Applying initial value "0" on instance current_state[4].
@N: FX493 |Applying initial value "0" on instance current_state[5].
@N: FX493 |Applying initial value "0" on instance current_state[6].
@N: FX493 |Applying initial value "0" on instance current_state[7].
@N: FX493 |Applying initial value "0" on instance current_state[8].
@N: FX493 |Applying initial value "0" on instance current_state[9].
@N: FX493 |Applying initial value "0" on instance current_state[10].
@N: FX493 |Applying initial value "0" on instance current_state[11].
@N: FX493 |Applying initial value "0" on instance current_state[12].
@N: FX493 |Applying initial value "0" on instance current_state[13].
@N: FX493 |Applying initial value "0" on instance current_state[14].
@N: FX493 |Applying initial value "0" on instance current_state[15].
@N: FX493 |Applying initial value "0" on instance current_state[16].
@N: FX493 |Applying initial value "0" on instance current_state[17].
@N: FX493 |Applying initial value "0" on instance current_state[18].
@N: FX493 |Applying initial value "0" on instance current_state[19].
@N: FX493 |Applying initial value "0" on instance current_state[20].
@N: FX493 |Applying initial value "0" on instance current_state[21].
@N: FX493 |Applying initial value "0" on instance current_state[22].
@N: FX493 |Applying initial value "0" on instance current_state[23].
@N: FX493 |Applying initial value "0" on instance current_state[24].
@N: FX493 |Applying initial value "0" on instance current_state[25].
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: C:\hdl\controller_down_counter_borrar\SDRAM_controller\sdram_controller\impl1\sdram_controller_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
