Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 22 21:38:55 2025
| Host         : DESKTOP-2CUDO2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file prj_uart_stopwatch_timing_summary_routed.rpt -pb prj_uart_stopwatch_timing_summary_routed.pb -rpx prj_uart_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : prj_uart_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch_watch/U_Btn_DB_CLEAR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch_watch/U_Btn_DB_RUN/r_1kHz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Stopwatch_watch/U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.197        0.000                      0                  543        0.049        0.000                      0                  543        3.750        0.000                       0                   288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.197        0.000                      0                  543        0.049        0.000                      0                  543        3.750        0.000                       0                   288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.192ns (25.935%)  route 3.404ns (74.065%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X57Y23         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=21, routed)          1.173     6.666    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA1
    SLICE_X56Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     6.987 f  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          0.849     7.836    U_UART_CU/out[0]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.164 r  U_UART_CU/inst[7]_i_4/O
                         net (fo=1, routed)           0.670     8.834    U_UART_CU/inst[7]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.958 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.712     9.670    U_UART_CU/inst0
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.867    U_UART_CU/inst_reg[0]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.192ns (25.935%)  route 3.404ns (74.065%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X57Y23         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=21, routed)          1.173     6.666    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA1
    SLICE_X56Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     6.987 f  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          0.849     7.836    U_UART_CU/out[0]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.164 r  U_UART_CU/inst[7]_i_4/O
                         net (fo=1, routed)           0.670     8.834    U_UART_CU/inst[7]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.958 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.712     9.670    U_UART_CU/inst0
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.867    U_UART_CU/inst_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.192ns (25.935%)  route 3.404ns (74.065%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X57Y23         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=21, routed)          1.173     6.666    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA1
    SLICE_X56Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     6.987 f  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          0.849     7.836    U_UART_CU/out[0]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.164 r  U_UART_CU/inst[7]_i_4/O
                         net (fo=1, routed)           0.670     8.834    U_UART_CU/inst[7]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.958 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.712     9.670    U_UART_CU/inst0
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.867    U_UART_CU/inst_reg[3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.192ns (25.935%)  route 3.404ns (74.065%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X57Y23         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=21, routed)          1.173     6.666    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA1
    SLICE_X56Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     6.987 f  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          0.849     7.836    U_UART_CU/out[0]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.164 r  U_UART_CU/inst[7]_i_4/O
                         net (fo=1, routed)           0.670     8.834    U_UART_CU/inst[7]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.958 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.712     9.670    U_UART_CU/inst0
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.867    U_UART_CU/inst_reg[6]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.192ns (26.540%)  route 3.299ns (73.460%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X57Y23         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=21, routed)          1.173     6.666    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA1
    SLICE_X56Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     6.987 f  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          0.849     7.836    U_UART_CU/out[0]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.164 r  U_UART_CU/inst[7]_i_4/O
                         net (fo=1, routed)           0.670     8.834    U_UART_CU/inst[7]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.958 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.608     9.566    U_UART_CU/inst0
    SLICE_X56Y21         FDCE                                         r  U_UART_CU/inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.441    14.782    U_UART_CU/clk
    SLICE_X56Y21         FDCE                                         r  U_UART_CU/inst_reg[1]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.851    U_UART_CU/inst_reg[1]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.316ns (28.182%)  route 3.354ns (71.818%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X57Y23         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=21, routed)          1.287     6.780    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRA1
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     7.101 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/O
                         net (fo=8, routed)           0.831     7.932    U_UART_CU/out[6]
    SLICE_X56Y21         LUT5 (Prop_lut5_I2_O)        0.328     8.260 f  U_UART_CU/inst[1]_i_2/O
                         net (fo=3, routed)           0.437     8.697    U_UART_CU/inst[1]_i_2_n_0
    SLICE_X56Y21         LUT3 (Prop_lut3_I2_O)        0.124     8.821 r  U_UART_CU/inst[6]_i_3/O
                         net (fo=1, routed)           0.799     9.620    U_UART_CU/inst[6]_i_3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.744 r  U_UART_CU/inst[6]_i_1/O
                         net (fo=1, routed)           0.000     9.744    U_UART_CU/p_1_in__0[6]
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.031    15.103    U_UART_CU/inst_reg[6]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.192ns (27.008%)  route 3.222ns (72.992%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X57Y23         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=21, routed)          1.173     6.666    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA1
    SLICE_X56Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     6.987 f  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          0.849     7.836    U_UART_CU/out[0]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.164 r  U_UART_CU/inst[7]_i_4/O
                         net (fo=1, routed)           0.670     8.834    U_UART_CU/inst[7]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.958 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.530     9.488    U_UART_CU/inst0
    SLICE_X56Y20         FDCE                                         r  U_UART_CU/inst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.442    14.783    U_UART_CU/clk
    SLICE_X56Y20         FDCE                                         r  U_UART_CU/inst_reg[4]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y20         FDCE (Setup_fdce_C_CE)      -0.169    14.852    U_UART_CU/inst_reg[4]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.192ns (27.008%)  route 3.222ns (72.992%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X57Y23         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=21, routed)          1.173     6.666    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA1
    SLICE_X56Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     6.987 f  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          0.849     7.836    U_UART_CU/out[0]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.328     8.164 r  U_UART_CU/inst[7]_i_4/O
                         net (fo=1, routed)           0.670     8.834    U_UART_CU/inst[7]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.958 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.530     9.488    U_UART_CU/inst0
    SLICE_X56Y20         FDCE                                         r  U_UART_CU/inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.442    14.783    U_UART_CU/clk
    SLICE_X56Y20         FDCE                                         r  U_UART_CU/inst_reg[7]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y20         FDCE (Setup_fdce_C_CE)      -0.169    14.852    U_UART_CU/inst_reg[7]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.192ns (26.883%)  route 3.242ns (73.117%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X57Y23         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=21, routed)          1.287     6.780    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRA1
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     7.101 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/O
                         net (fo=8, routed)           1.259     8.360    U_UART_CU/out[6]
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.328     8.688 f  U_UART_CU/inst[6]_i_2/O
                         net (fo=4, routed)           0.696     9.384    U_UART_CU/inst[6]_i_2_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.508 r  U_UART_CU/inst[0]_i_1/O
                         net (fo=1, routed)           0.000     9.508    U_UART_CU/p_1_in__0[0]
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.029    15.101    U_UART_CU/inst_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.192ns (26.927%)  route 3.235ns (73.073%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X57Y23         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=21, routed)          1.287     6.780    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRA1
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     7.101 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/O
                         net (fo=8, routed)           1.259     8.360    U_UART_CU/out[6]
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.328     8.688 f  U_UART_CU/inst[6]_i_2/O
                         net (fo=4, routed)           0.689     9.377    U_UART_CU/inst[6]_i_2_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.501 r  U_UART_CU/inst[3]_i_1/O
                         net (fo=1, routed)           0.000     9.501    U_UART_CU/p_1_in__0[3]
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X58Y21         FDCE                                         r  U_UART_CU/inst_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.031    15.103    U_UART_CU/inst_reg[3]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  5.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.467    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk
    SLICE_X61Y21         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.231     1.839    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.852     1.979    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.467    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk
    SLICE_X61Y21         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.231     1.839    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.852     1.979    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.467    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk
    SLICE_X61Y21         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.231     1.839    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.852     1.979    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.467    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk
    SLICE_X61Y21         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.231     1.839    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.852     1.979    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.467    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk
    SLICE_X61Y21         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.231     1.839    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.852     1.979    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.467    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk
    SLICE_X61Y21         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.231     1.839    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.852     1.979    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y21         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.467    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk
    SLICE_X61Y21         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.231     1.839    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y21         RAMS32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.852     1.979    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y21         RAMS32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y21         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.790    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.467    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk
    SLICE_X61Y21         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=25, routed)          0.231     1.839    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y21         RAMS32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.852     1.979    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y21         RAMS32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y21         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.790    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.467    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk
    SLICE_X61Y22         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[2]/Q
                         net (fo=23, routed)          0.223     1.831    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD2
    SLICE_X60Y22         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.851     1.978    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X60Y22         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y22         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.734    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.467    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk
    SLICE_X61Y22         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[2]/Q
                         net (fo=23, routed)          0.223     1.831    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD2
    SLICE_X60Y22         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.851     1.978    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X60Y22         RAMD32                                       r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y22         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.734    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y22   U_Stopwatch_watch/U_Btn_DB_CLEAR/counter_reg[8]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y23   U_Stopwatch_watch/U_Btn_DB_CLEAR/counter_reg[9]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X64Y18   U_Stopwatch_watch/U_Btn_DB_CLEAR/edge_detect_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y19   U_Stopwatch_watch/U_Btn_DB_CLEAR/r_1kHz_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X65Y22   U_Stopwatch_watch/U_Btn_DB_RUN/counter_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X65Y22   U_Stopwatch_watch/U_Btn_DB_RUN/counter_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X65Y22   U_Stopwatch_watch/U_Btn_DB_RUN/counter_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X65Y23   U_Stopwatch_watch/U_Btn_DB_RUN/counter_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X65Y23   U_Stopwatch_watch/U_Btn_DB_RUN/counter_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y22   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y22   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y22   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y22   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y22   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y21   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y21   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y21   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y21   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y23   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y22   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y22   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y22   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y22   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y22   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y22   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y22   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y22   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y22   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y22   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/CLK



