```verilog
module TopModule(
    input clk,
    input reset,
    output reg [3:0] ena,
    output reg [15:0] q
);

reg [15:0] counter;

always @(posedge clk) begin
    if (reset) begin
        counter <= 16'b0;
        ena <= 4'b1110;
    end else begin
        if (counter == 16'b1001_1001_1001_1001) begin
            counter <= 16'b0;
            ena <= 4'b1110;
        end else begin
            counter <= counter + 1;
            ena <= 4'b0010;
        end
    end
end

assign q[3:0] = counter[3:0];
assign q[7:4] = counter[7:4];
assign q[11:8] = counter[11:8];
assign q[15:12] = counter[15:12];

endmodule
```