
005_timer_IT_100ms2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000080c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000994  08000994  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000994  08000994  0000200c  2**0
                  CONTENTS
  4 .ARM          00000000  08000994  08000994  0000200c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000994  08000994  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000994  08000994  00001994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000998  08000998  00001998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800099c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000200c  2**0
                  CONTENTS
 10 .bss          00000068  2000000c  2000000c  0000200c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000074  20000074  0000200c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000059b8  00000000  00000000  0000203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000ca7  00000000  00000000  000079f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006c0  00000000  00000000  000086a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000052d  00000000  00000000  00008d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fe62  00000000  00000000  0000928d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006e99  00000000  00000000  000290ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c73c1  00000000  00000000  0002ff88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f7349  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001bbc  00000000  00000000  000f738c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  000f8f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800097c 	.word	0x0800097c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800097c 	.word	0x0800097c

080001c8 <SysTick_Handler>:
#include "stm32f4xx_hal.h"



void SysTick_Handler(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80001cc:	f000 f91c 	bl	8000408 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80001d0:	f000 fa3f 	bl	8000652 <HAL_SYSTICK_IRQHandler>
}
 80001d4:	bf00      	nop
 80001d6:	bd80      	pop	{r7, pc}

080001d8 <main>:
void Error_Handler(void);

TIM_HandleTypeDef htim6;

int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	HAL_Init();
 80001dc:	f000 f8c2 	bl	8000364 <HAL_Init>
	SystemClockConfig();
 80001e0:	f000 f818 	bl	8000214 <SystemClockConfig>

	TIM6_Init();
 80001e4:	f000 f81e 	bl	8000224 <TIM6_Init>
	HAL_TIM_Base_Start(&htim6);
 80001e8:	4809      	ldr	r0, [pc, #36]	@ (8000210 <main+0x38>)
 80001ea:	f000 fa8f 	bl	800070c <HAL_TIM_Base_Start>

	while(1)
	{
		while( !(htim6.Instance->SR & (1<<0)) )
 80001ee:	e007      	b.n	8000200 <main+0x28>
		{
			htim6.Instance->SR &= ~(1<<0);
 80001f0:	4b07      	ldr	r3, [pc, #28]	@ (8000210 <main+0x38>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	691a      	ldr	r2, [r3, #16]
 80001f6:	4b06      	ldr	r3, [pc, #24]	@ (8000210 <main+0x38>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f022 0201 	bic.w	r2, r2, #1
 80001fe:	611a      	str	r2, [r3, #16]
		while( !(htim6.Instance->SR & (1<<0)) )
 8000200:	4b03      	ldr	r3, [pc, #12]	@ (8000210 <main+0x38>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	691b      	ldr	r3, [r3, #16]
 8000206:	f003 0301 	and.w	r3, r3, #1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d0f0      	beq.n	80001f0 <main+0x18>
 800020e:	e7f7      	b.n	8000200 <main+0x28>
 8000210:	20000028 	.word	0x20000028

08000214 <SystemClockConfig>:
	}
//	return 0;
}

void SystemClockConfig(void)
{
 8000214:	b480      	push	{r7}
 8000216:	af00      	add	r7, sp, #0

}
 8000218:	bf00      	nop
 800021a:	46bd      	mov	sp, r7
 800021c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000220:	4770      	bx	lr
	...

08000224 <TIM6_Init>:

void TIM6_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	htim6.Instance = TIM6;
 8000228:	4b0b      	ldr	r3, [pc, #44]	@ (8000258 <TIM6_Init+0x34>)
 800022a:	4a0c      	ldr	r2, [pc, #48]	@ (800025c <TIM6_Init+0x38>)
 800022c:	601a      	str	r2, [r3, #0]
	htim6.Init.Period = 64000 - 1;
 800022e:	4b0a      	ldr	r3, [pc, #40]	@ (8000258 <TIM6_Init+0x34>)
 8000230:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8000234:	60da      	str	r2, [r3, #12]
	htim6.Init.Prescaler = 24;
 8000236:	4b08      	ldr	r3, [pc, #32]	@ (8000258 <TIM6_Init+0x34>)
 8000238:	2218      	movs	r2, #24
 800023a:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800023c:	4b06      	ldr	r3, [pc, #24]	@ (8000258 <TIM6_Init+0x34>)
 800023e:	2200      	movs	r2, #0
 8000240:	609a      	str	r2, [r3, #8]
	if(HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000242:	4805      	ldr	r0, [pc, #20]	@ (8000258 <TIM6_Init+0x34>)
 8000244:	f000 fa12 	bl	800066c <HAL_TIM_Base_Init>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <TIM6_Init+0x2e>
	{
		Error_Handler();
 800024e:	f000 f807 	bl	8000260 <Error_Handler>
	}
}
 8000252:	bf00      	nop
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	20000028 	.word	0x20000028
 800025c:	40001000 	.word	0x40001000

08000260 <Error_Handler>:

void Error_Handler(void)
{
 8000260:	b480      	push	{r7}
 8000262:	af00      	add	r7, sp, #0
	while(1);
 8000264:	bf00      	nop
 8000266:	e7fd      	b.n	8000264 <Error_Handler+0x4>

08000268 <HAL_MspInit>:
 *      Author: Asus
 */
#include "stm32f4xx_hal.h"

void HAL_MspInit(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
	// set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800026c:	2003      	movs	r0, #3
 800026e:	f000 f9af 	bl	80005d0 <HAL_NVIC_SetPriorityGrouping>

	// enable system exception
	SCB->SHCSR |= (0x7 << 16);
 8000272:	4b0d      	ldr	r3, [pc, #52]	@ (80002a8 <HAL_MspInit+0x40>)
 8000274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000276:	4a0c      	ldr	r2, [pc, #48]	@ (80002a8 <HAL_MspInit+0x40>)
 8000278:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 800027c:	6253      	str	r3, [r2, #36]	@ 0x24

	// set pr
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800027e:	2200      	movs	r2, #0
 8000280:	2100      	movs	r1, #0
 8000282:	f06f 000b 	mvn.w	r0, #11
 8000286:	f000 f9ae 	bl	80005e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800028a:	2200      	movs	r2, #0
 800028c:	2100      	movs	r1, #0
 800028e:	f06f 000a 	mvn.w	r0, #10
 8000292:	f000 f9a8 	bl	80005e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000296:	2200      	movs	r2, #0
 8000298:	2100      	movs	r1, #0
 800029a:	f06f 0009 	mvn.w	r0, #9
 800029e:	f000 f9a2 	bl	80005e6 <HAL_NVIC_SetPriority>
}
 80002a2:	bf00      	nop
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	e000ed00 	.word	0xe000ed00

080002ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  // enable clock
	__HAL_RCC_TIM6_CLK_ENABLE();
 80002b4:	2300      	movs	r3, #0
 80002b6:	60fb      	str	r3, [r7, #12]
 80002b8:	4b0b      	ldr	r3, [pc, #44]	@ (80002e8 <HAL_TIM_Base_MspInit+0x3c>)
 80002ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002bc:	4a0a      	ldr	r2, [pc, #40]	@ (80002e8 <HAL_TIM_Base_MspInit+0x3c>)
 80002be:	f043 0310 	orr.w	r3, r3, #16
 80002c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80002c4:	4b08      	ldr	r3, [pc, #32]	@ (80002e8 <HAL_TIM_Base_MspInit+0x3c>)
 80002c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002c8:	f003 0310 	and.w	r3, r3, #16
 80002cc:	60fb      	str	r3, [r7, #12]
 80002ce:	68fb      	ldr	r3, [r7, #12]
  // enable interrupt for timer
	HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80002d0:	2036      	movs	r0, #54	@ 0x36
 80002d2:	f000 f9a4 	bl	800061e <HAL_NVIC_EnableIRQ>
  // set priority
	HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 80002d6:	2200      	movs	r2, #0
 80002d8:	210f      	movs	r1, #15
 80002da:	2036      	movs	r0, #54	@ 0x36
 80002dc:	f000 f983 	bl	80005e6 <HAL_NVIC_SetPriority>
}
 80002e0:	bf00      	nop
 80002e2:	3710      	adds	r7, #16
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	40023800 	.word	0x40023800

080002ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002f0:	4b06      	ldr	r3, [pc, #24]	@ (800030c <SystemInit+0x20>)
 80002f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002f6:	4a05      	ldr	r2, [pc, #20]	@ (800030c <SystemInit+0x20>)
 80002f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000300:	bf00      	nop
 8000302:	46bd      	mov	sp, r7
 8000304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop
 800030c:	e000ed00 	.word	0xe000ed00

08000310 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000310:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000348 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000314:	f7ff ffea 	bl	80002ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000318:	480c      	ldr	r0, [pc, #48]	@ (800034c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800031a:	490d      	ldr	r1, [pc, #52]	@ (8000350 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800031c:	4a0d      	ldr	r2, [pc, #52]	@ (8000354 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800031e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000320:	e002      	b.n	8000328 <LoopCopyDataInit>

08000322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000326:	3304      	adds	r3, #4

08000328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800032a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800032c:	d3f9      	bcc.n	8000322 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800032e:	4a0a      	ldr	r2, [pc, #40]	@ (8000358 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000330:	4c0a      	ldr	r4, [pc, #40]	@ (800035c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000334:	e001      	b.n	800033a <LoopFillZerobss>

08000336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000338:	3204      	adds	r2, #4

0800033a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800033a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800033c:	d3fb      	bcc.n	8000336 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800033e:	f000 faf9 	bl	8000934 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000342:	f7ff ff49 	bl	80001d8 <main>
  bx  lr    
 8000346:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000348:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800034c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000350:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000354:	0800099c 	.word	0x0800099c
  ldr r2, =_sbss
 8000358:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800035c:	20000074 	.word	0x20000074

08000360 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000360:	e7fe      	b.n	8000360 <ADC_IRQHandler>
	...

08000364 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000368:	4b0e      	ldr	r3, [pc, #56]	@ (80003a4 <HAL_Init+0x40>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	4a0d      	ldr	r2, [pc, #52]	@ (80003a4 <HAL_Init+0x40>)
 800036e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000372:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000374:	4b0b      	ldr	r3, [pc, #44]	@ (80003a4 <HAL_Init+0x40>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a0a      	ldr	r2, [pc, #40]	@ (80003a4 <HAL_Init+0x40>)
 800037a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800037e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000380:	4b08      	ldr	r3, [pc, #32]	@ (80003a4 <HAL_Init+0x40>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4a07      	ldr	r2, [pc, #28]	@ (80003a4 <HAL_Init+0x40>)
 8000386:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800038a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800038c:	2003      	movs	r0, #3
 800038e:	f000 f91f 	bl	80005d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000392:	2000      	movs	r0, #0
 8000394:	f000 f808 	bl	80003a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000398:	f7ff ff66 	bl	8000268 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800039c:	2300      	movs	r3, #0
}
 800039e:	4618      	mov	r0, r3
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	40023c00 	.word	0x40023c00

080003a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80003b0:	4b12      	ldr	r3, [pc, #72]	@ (80003fc <HAL_InitTick+0x54>)
 80003b2:	681a      	ldr	r2, [r3, #0]
 80003b4:	4b12      	ldr	r3, [pc, #72]	@ (8000400 <HAL_InitTick+0x58>)
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	4619      	mov	r1, r3
 80003ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80003be:	fbb3 f3f1 	udiv	r3, r3, r1
 80003c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80003c6:	4618      	mov	r0, r3
 80003c8:	f000 f937 	bl	800063a <HAL_SYSTICK_Config>
 80003cc:	4603      	mov	r3, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d001      	beq.n	80003d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80003d2:	2301      	movs	r3, #1
 80003d4:	e00e      	b.n	80003f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	2b0f      	cmp	r3, #15
 80003da:	d80a      	bhi.n	80003f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80003dc:	2200      	movs	r2, #0
 80003de:	6879      	ldr	r1, [r7, #4]
 80003e0:	f04f 30ff 	mov.w	r0, #4294967295
 80003e4:	f000 f8ff 	bl	80005e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80003e8:	4a06      	ldr	r2, [pc, #24]	@ (8000404 <HAL_InitTick+0x5c>)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80003ee:	2300      	movs	r3, #0
 80003f0:	e000      	b.n	80003f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80003f2:	2301      	movs	r3, #1
}
 80003f4:	4618      	mov	r0, r3
 80003f6:	3708      	adds	r7, #8
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	20000000 	.word	0x20000000
 8000400:	20000008 	.word	0x20000008
 8000404:	20000004 	.word	0x20000004

08000408 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800040c:	4b06      	ldr	r3, [pc, #24]	@ (8000428 <HAL_IncTick+0x20>)
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	461a      	mov	r2, r3
 8000412:	4b06      	ldr	r3, [pc, #24]	@ (800042c <HAL_IncTick+0x24>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	4413      	add	r3, r2
 8000418:	4a04      	ldr	r2, [pc, #16]	@ (800042c <HAL_IncTick+0x24>)
 800041a:	6013      	str	r3, [r2, #0]
}
 800041c:	bf00      	nop
 800041e:	46bd      	mov	sp, r7
 8000420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	20000008 	.word	0x20000008
 800042c:	20000070 	.word	0x20000070

08000430 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000430:	b480      	push	{r7}
 8000432:	b085      	sub	sp, #20
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	f003 0307 	and.w	r3, r3, #7
 800043e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000440:	4b0c      	ldr	r3, [pc, #48]	@ (8000474 <__NVIC_SetPriorityGrouping+0x44>)
 8000442:	68db      	ldr	r3, [r3, #12]
 8000444:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000446:	68ba      	ldr	r2, [r7, #8]
 8000448:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800044c:	4013      	ands	r3, r2
 800044e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000450:	68fb      	ldr	r3, [r7, #12]
 8000452:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000454:	68bb      	ldr	r3, [r7, #8]
 8000456:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000458:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800045c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000460:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000462:	4a04      	ldr	r2, [pc, #16]	@ (8000474 <__NVIC_SetPriorityGrouping+0x44>)
 8000464:	68bb      	ldr	r3, [r7, #8]
 8000466:	60d3      	str	r3, [r2, #12]
}
 8000468:	bf00      	nop
 800046a:	3714      	adds	r7, #20
 800046c:	46bd      	mov	sp, r7
 800046e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000472:	4770      	bx	lr
 8000474:	e000ed00 	.word	0xe000ed00

08000478 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800047c:	4b04      	ldr	r3, [pc, #16]	@ (8000490 <__NVIC_GetPriorityGrouping+0x18>)
 800047e:	68db      	ldr	r3, [r3, #12]
 8000480:	0a1b      	lsrs	r3, r3, #8
 8000482:	f003 0307 	and.w	r3, r3, #7
}
 8000486:	4618      	mov	r0, r3
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr
 8000490:	e000ed00 	.word	0xe000ed00

08000494 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000494:	b480      	push	{r7}
 8000496:	b083      	sub	sp, #12
 8000498:	af00      	add	r7, sp, #0
 800049a:	4603      	mov	r3, r0
 800049c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800049e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	db0b      	blt.n	80004be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004a6:	79fb      	ldrb	r3, [r7, #7]
 80004a8:	f003 021f 	and.w	r2, r3, #31
 80004ac:	4907      	ldr	r1, [pc, #28]	@ (80004cc <__NVIC_EnableIRQ+0x38>)
 80004ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004b2:	095b      	lsrs	r3, r3, #5
 80004b4:	2001      	movs	r0, #1
 80004b6:	fa00 f202 	lsl.w	r2, r0, r2
 80004ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80004be:	bf00      	nop
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop
 80004cc:	e000e100 	.word	0xe000e100

080004d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	4603      	mov	r3, r0
 80004d8:	6039      	str	r1, [r7, #0]
 80004da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	db0a      	blt.n	80004fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	b2da      	uxtb	r2, r3
 80004e8:	490c      	ldr	r1, [pc, #48]	@ (800051c <__NVIC_SetPriority+0x4c>)
 80004ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004ee:	0112      	lsls	r2, r2, #4
 80004f0:	b2d2      	uxtb	r2, r2
 80004f2:	440b      	add	r3, r1
 80004f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004f8:	e00a      	b.n	8000510 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004fa:	683b      	ldr	r3, [r7, #0]
 80004fc:	b2da      	uxtb	r2, r3
 80004fe:	4908      	ldr	r1, [pc, #32]	@ (8000520 <__NVIC_SetPriority+0x50>)
 8000500:	79fb      	ldrb	r3, [r7, #7]
 8000502:	f003 030f 	and.w	r3, r3, #15
 8000506:	3b04      	subs	r3, #4
 8000508:	0112      	lsls	r2, r2, #4
 800050a:	b2d2      	uxtb	r2, r2
 800050c:	440b      	add	r3, r1
 800050e:	761a      	strb	r2, [r3, #24]
}
 8000510:	bf00      	nop
 8000512:	370c      	adds	r7, #12
 8000514:	46bd      	mov	sp, r7
 8000516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051a:	4770      	bx	lr
 800051c:	e000e100 	.word	0xe000e100
 8000520:	e000ed00 	.word	0xe000ed00

08000524 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000524:	b480      	push	{r7}
 8000526:	b089      	sub	sp, #36	@ 0x24
 8000528:	af00      	add	r7, sp, #0
 800052a:	60f8      	str	r0, [r7, #12]
 800052c:	60b9      	str	r1, [r7, #8]
 800052e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	f003 0307 	and.w	r3, r3, #7
 8000536:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000538:	69fb      	ldr	r3, [r7, #28]
 800053a:	f1c3 0307 	rsb	r3, r3, #7
 800053e:	2b04      	cmp	r3, #4
 8000540:	bf28      	it	cs
 8000542:	2304      	movcs	r3, #4
 8000544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000546:	69fb      	ldr	r3, [r7, #28]
 8000548:	3304      	adds	r3, #4
 800054a:	2b06      	cmp	r3, #6
 800054c:	d902      	bls.n	8000554 <NVIC_EncodePriority+0x30>
 800054e:	69fb      	ldr	r3, [r7, #28]
 8000550:	3b03      	subs	r3, #3
 8000552:	e000      	b.n	8000556 <NVIC_EncodePriority+0x32>
 8000554:	2300      	movs	r3, #0
 8000556:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000558:	f04f 32ff 	mov.w	r2, #4294967295
 800055c:	69bb      	ldr	r3, [r7, #24]
 800055e:	fa02 f303 	lsl.w	r3, r2, r3
 8000562:	43da      	mvns	r2, r3
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	401a      	ands	r2, r3
 8000568:	697b      	ldr	r3, [r7, #20]
 800056a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800056c:	f04f 31ff 	mov.w	r1, #4294967295
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	fa01 f303 	lsl.w	r3, r1, r3
 8000576:	43d9      	mvns	r1, r3
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800057c:	4313      	orrs	r3, r2
         );
}
 800057e:	4618      	mov	r0, r3
 8000580:	3724      	adds	r7, #36	@ 0x24
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
	...

0800058c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3b01      	subs	r3, #1
 8000598:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800059c:	d301      	bcc.n	80005a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800059e:	2301      	movs	r3, #1
 80005a0:	e00f      	b.n	80005c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005a2:	4a0a      	ldr	r2, [pc, #40]	@ (80005cc <SysTick_Config+0x40>)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	3b01      	subs	r3, #1
 80005a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005aa:	210f      	movs	r1, #15
 80005ac:	f04f 30ff 	mov.w	r0, #4294967295
 80005b0:	f7ff ff8e 	bl	80004d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005b4:	4b05      	ldr	r3, [pc, #20]	@ (80005cc <SysTick_Config+0x40>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005ba:	4b04      	ldr	r3, [pc, #16]	@ (80005cc <SysTick_Config+0x40>)
 80005bc:	2207      	movs	r2, #7
 80005be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005c0:	2300      	movs	r3, #0
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	e000e010 	.word	0xe000e010

080005d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80005d8:	6878      	ldr	r0, [r7, #4]
 80005da:	f7ff ff29 	bl	8000430 <__NVIC_SetPriorityGrouping>
}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}

080005e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005e6:	b580      	push	{r7, lr}
 80005e8:	b086      	sub	sp, #24
 80005ea:	af00      	add	r7, sp, #0
 80005ec:	4603      	mov	r3, r0
 80005ee:	60b9      	str	r1, [r7, #8]
 80005f0:	607a      	str	r2, [r7, #4]
 80005f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80005f4:	2300      	movs	r3, #0
 80005f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80005f8:	f7ff ff3e 	bl	8000478 <__NVIC_GetPriorityGrouping>
 80005fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	68b9      	ldr	r1, [r7, #8]
 8000602:	6978      	ldr	r0, [r7, #20]
 8000604:	f7ff ff8e 	bl	8000524 <NVIC_EncodePriority>
 8000608:	4602      	mov	r2, r0
 800060a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800060e:	4611      	mov	r1, r2
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff ff5d 	bl	80004d0 <__NVIC_SetPriority>
}
 8000616:	bf00      	nop
 8000618:	3718      	adds	r7, #24
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}

0800061e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800061e:	b580      	push	{r7, lr}
 8000620:	b082      	sub	sp, #8
 8000622:	af00      	add	r7, sp, #0
 8000624:	4603      	mov	r3, r0
 8000626:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062c:	4618      	mov	r0, r3
 800062e:	f7ff ff31 	bl	8000494 <__NVIC_EnableIRQ>
}
 8000632:	bf00      	nop
 8000634:	3708      	adds	r7, #8
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}

0800063a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800063a:	b580      	push	{r7, lr}
 800063c:	b082      	sub	sp, #8
 800063e:	af00      	add	r7, sp, #0
 8000640:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000642:	6878      	ldr	r0, [r7, #4]
 8000644:	f7ff ffa2 	bl	800058c <SysTick_Config>
 8000648:	4603      	mov	r3, r0
}
 800064a:	4618      	mov	r0, r3
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}

08000652 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000656:	f000 f802 	bl	800065e <HAL_SYSTICK_Callback>
}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}

0800065e <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800065e:	b480      	push	{r7}
 8000660:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000662:	bf00      	nop
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr

0800066c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d101      	bne.n	800067e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800067a:	2301      	movs	r3, #1
 800067c:	e041      	b.n	8000702 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2b00      	cmp	r3, #0
 8000688:	d106      	bne.n	8000698 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2200      	movs	r2, #0
 800068e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000692:	6878      	ldr	r0, [r7, #4]
 8000694:	f7ff fe0a 	bl	80002ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2202      	movs	r2, #2
 800069c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681a      	ldr	r2, [r3, #0]
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	3304      	adds	r3, #4
 80006a8:	4619      	mov	r1, r3
 80006aa:	4610      	mov	r0, r2
 80006ac:	f000 f896 	bl	80007dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2201      	movs	r2, #1
 80006b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	2201      	movs	r2, #1
 80006bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	2201      	movs	r2, #1
 80006c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	2201      	movs	r2, #1
 80006cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2201      	movs	r2, #1
 80006d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2201      	movs	r2, #1
 80006dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	2201      	movs	r2, #1
 80006e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	2201      	movs	r2, #1
 80006ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2201      	movs	r2, #1
 80006f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2201      	movs	r2, #1
 80006fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8000700:	2300      	movs	r3, #0
}
 8000702:	4618      	mov	r0, r3
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
	...

0800070c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800070c:	b480      	push	{r7}
 800070e:	b085      	sub	sp, #20
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800071a:	b2db      	uxtb	r3, r3
 800071c:	2b01      	cmp	r3, #1
 800071e:	d001      	beq.n	8000724 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8000720:	2301      	movs	r3, #1
 8000722:	e046      	b.n	80007b2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	2202      	movs	r2, #2
 8000728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a23      	ldr	r2, [pc, #140]	@ (80007c0 <HAL_TIM_Base_Start+0xb4>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d022      	beq.n	800077c <HAL_TIM_Base_Start+0x70>
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800073e:	d01d      	beq.n	800077c <HAL_TIM_Base_Start+0x70>
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a1f      	ldr	r2, [pc, #124]	@ (80007c4 <HAL_TIM_Base_Start+0xb8>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d018      	beq.n	800077c <HAL_TIM_Base_Start+0x70>
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a1e      	ldr	r2, [pc, #120]	@ (80007c8 <HAL_TIM_Base_Start+0xbc>)
 8000750:	4293      	cmp	r3, r2
 8000752:	d013      	beq.n	800077c <HAL_TIM_Base_Start+0x70>
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a1c      	ldr	r2, [pc, #112]	@ (80007cc <HAL_TIM_Base_Start+0xc0>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d00e      	beq.n	800077c <HAL_TIM_Base_Start+0x70>
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a1b      	ldr	r2, [pc, #108]	@ (80007d0 <HAL_TIM_Base_Start+0xc4>)
 8000764:	4293      	cmp	r3, r2
 8000766:	d009      	beq.n	800077c <HAL_TIM_Base_Start+0x70>
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a19      	ldr	r2, [pc, #100]	@ (80007d4 <HAL_TIM_Base_Start+0xc8>)
 800076e:	4293      	cmp	r3, r2
 8000770:	d004      	beq.n	800077c <HAL_TIM_Base_Start+0x70>
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a18      	ldr	r2, [pc, #96]	@ (80007d8 <HAL_TIM_Base_Start+0xcc>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d111      	bne.n	80007a0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	689b      	ldr	r3, [r3, #8]
 8000782:	f003 0307 	and.w	r3, r3, #7
 8000786:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	2b06      	cmp	r3, #6
 800078c:	d010      	beq.n	80007b0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f042 0201 	orr.w	r2, r2, #1
 800079c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800079e:	e007      	b.n	80007b0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	681a      	ldr	r2, [r3, #0]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f042 0201 	orr.w	r2, r2, #1
 80007ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80007b0:	2300      	movs	r3, #0
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3714      	adds	r7, #20
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	40010000 	.word	0x40010000
 80007c4:	40000400 	.word	0x40000400
 80007c8:	40000800 	.word	0x40000800
 80007cc:	40000c00 	.word	0x40000c00
 80007d0:	40010400 	.word	0x40010400
 80007d4:	40014000 	.word	0x40014000
 80007d8:	40001800 	.word	0x40001800

080007dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80007dc:	b480      	push	{r7}
 80007de:	b085      	sub	sp, #20
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	4a46      	ldr	r2, [pc, #280]	@ (8000908 <TIM_Base_SetConfig+0x12c>)
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d013      	beq.n	800081c <TIM_Base_SetConfig+0x40>
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80007fa:	d00f      	beq.n	800081c <TIM_Base_SetConfig+0x40>
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	4a43      	ldr	r2, [pc, #268]	@ (800090c <TIM_Base_SetConfig+0x130>)
 8000800:	4293      	cmp	r3, r2
 8000802:	d00b      	beq.n	800081c <TIM_Base_SetConfig+0x40>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	4a42      	ldr	r2, [pc, #264]	@ (8000910 <TIM_Base_SetConfig+0x134>)
 8000808:	4293      	cmp	r3, r2
 800080a:	d007      	beq.n	800081c <TIM_Base_SetConfig+0x40>
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	4a41      	ldr	r2, [pc, #260]	@ (8000914 <TIM_Base_SetConfig+0x138>)
 8000810:	4293      	cmp	r3, r2
 8000812:	d003      	beq.n	800081c <TIM_Base_SetConfig+0x40>
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	4a40      	ldr	r2, [pc, #256]	@ (8000918 <TIM_Base_SetConfig+0x13c>)
 8000818:	4293      	cmp	r3, r2
 800081a:	d108      	bne.n	800082e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000822:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	685b      	ldr	r3, [r3, #4]
 8000828:	68fa      	ldr	r2, [r7, #12]
 800082a:	4313      	orrs	r3, r2
 800082c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4a35      	ldr	r2, [pc, #212]	@ (8000908 <TIM_Base_SetConfig+0x12c>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d02b      	beq.n	800088e <TIM_Base_SetConfig+0xb2>
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800083c:	d027      	beq.n	800088e <TIM_Base_SetConfig+0xb2>
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4a32      	ldr	r2, [pc, #200]	@ (800090c <TIM_Base_SetConfig+0x130>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d023      	beq.n	800088e <TIM_Base_SetConfig+0xb2>
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4a31      	ldr	r2, [pc, #196]	@ (8000910 <TIM_Base_SetConfig+0x134>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d01f      	beq.n	800088e <TIM_Base_SetConfig+0xb2>
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4a30      	ldr	r2, [pc, #192]	@ (8000914 <TIM_Base_SetConfig+0x138>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d01b      	beq.n	800088e <TIM_Base_SetConfig+0xb2>
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4a2f      	ldr	r2, [pc, #188]	@ (8000918 <TIM_Base_SetConfig+0x13c>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d017      	beq.n	800088e <TIM_Base_SetConfig+0xb2>
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4a2e      	ldr	r2, [pc, #184]	@ (800091c <TIM_Base_SetConfig+0x140>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d013      	beq.n	800088e <TIM_Base_SetConfig+0xb2>
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	4a2d      	ldr	r2, [pc, #180]	@ (8000920 <TIM_Base_SetConfig+0x144>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d00f      	beq.n	800088e <TIM_Base_SetConfig+0xb2>
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4a2c      	ldr	r2, [pc, #176]	@ (8000924 <TIM_Base_SetConfig+0x148>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d00b      	beq.n	800088e <TIM_Base_SetConfig+0xb2>
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4a2b      	ldr	r2, [pc, #172]	@ (8000928 <TIM_Base_SetConfig+0x14c>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d007      	beq.n	800088e <TIM_Base_SetConfig+0xb2>
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	4a2a      	ldr	r2, [pc, #168]	@ (800092c <TIM_Base_SetConfig+0x150>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d003      	beq.n	800088e <TIM_Base_SetConfig+0xb2>
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	4a29      	ldr	r2, [pc, #164]	@ (8000930 <TIM_Base_SetConfig+0x154>)
 800088a:	4293      	cmp	r3, r2
 800088c:	d108      	bne.n	80008a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000894:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	68db      	ldr	r3, [r3, #12]
 800089a:	68fa      	ldr	r2, [r7, #12]
 800089c:	4313      	orrs	r3, r2
 800089e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	695b      	ldr	r3, [r3, #20]
 80008aa:	4313      	orrs	r3, r2
 80008ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	68fa      	ldr	r2, [r7, #12]
 80008b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	689a      	ldr	r2, [r3, #8]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	4a10      	ldr	r2, [pc, #64]	@ (8000908 <TIM_Base_SetConfig+0x12c>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d003      	beq.n	80008d4 <TIM_Base_SetConfig+0xf8>
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	4a12      	ldr	r2, [pc, #72]	@ (8000918 <TIM_Base_SetConfig+0x13c>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d103      	bne.n	80008dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	691a      	ldr	r2, [r3, #16]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2201      	movs	r2, #1
 80008e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	691b      	ldr	r3, [r3, #16]
 80008e6:	f003 0301 	and.w	r3, r3, #1
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d105      	bne.n	80008fa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	691b      	ldr	r3, [r3, #16]
 80008f2:	f023 0201 	bic.w	r2, r3, #1
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	611a      	str	r2, [r3, #16]
  }
}
 80008fa:	bf00      	nop
 80008fc:	3714      	adds	r7, #20
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	40010000 	.word	0x40010000
 800090c:	40000400 	.word	0x40000400
 8000910:	40000800 	.word	0x40000800
 8000914:	40000c00 	.word	0x40000c00
 8000918:	40010400 	.word	0x40010400
 800091c:	40014000 	.word	0x40014000
 8000920:	40014400 	.word	0x40014400
 8000924:	40014800 	.word	0x40014800
 8000928:	40001800 	.word	0x40001800
 800092c:	40001c00 	.word	0x40001c00
 8000930:	40002000 	.word	0x40002000

08000934 <__libc_init_array>:
 8000934:	b570      	push	{r4, r5, r6, lr}
 8000936:	4d0d      	ldr	r5, [pc, #52]	@ (800096c <__libc_init_array+0x38>)
 8000938:	4c0d      	ldr	r4, [pc, #52]	@ (8000970 <__libc_init_array+0x3c>)
 800093a:	1b64      	subs	r4, r4, r5
 800093c:	10a4      	asrs	r4, r4, #2
 800093e:	2600      	movs	r6, #0
 8000940:	42a6      	cmp	r6, r4
 8000942:	d109      	bne.n	8000958 <__libc_init_array+0x24>
 8000944:	4d0b      	ldr	r5, [pc, #44]	@ (8000974 <__libc_init_array+0x40>)
 8000946:	4c0c      	ldr	r4, [pc, #48]	@ (8000978 <__libc_init_array+0x44>)
 8000948:	f000 f818 	bl	800097c <_init>
 800094c:	1b64      	subs	r4, r4, r5
 800094e:	10a4      	asrs	r4, r4, #2
 8000950:	2600      	movs	r6, #0
 8000952:	42a6      	cmp	r6, r4
 8000954:	d105      	bne.n	8000962 <__libc_init_array+0x2e>
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	f855 3b04 	ldr.w	r3, [r5], #4
 800095c:	4798      	blx	r3
 800095e:	3601      	adds	r6, #1
 8000960:	e7ee      	b.n	8000940 <__libc_init_array+0xc>
 8000962:	f855 3b04 	ldr.w	r3, [r5], #4
 8000966:	4798      	blx	r3
 8000968:	3601      	adds	r6, #1
 800096a:	e7f2      	b.n	8000952 <__libc_init_array+0x1e>
 800096c:	08000994 	.word	0x08000994
 8000970:	08000994 	.word	0x08000994
 8000974:	08000994 	.word	0x08000994
 8000978:	08000998 	.word	0x08000998

0800097c <_init>:
 800097c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800097e:	bf00      	nop
 8000980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000982:	bc08      	pop	{r3}
 8000984:	469e      	mov	lr, r3
 8000986:	4770      	bx	lr

08000988 <_fini>:
 8000988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800098a:	bf00      	nop
 800098c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800098e:	bc08      	pop	{r3}
 8000990:	469e      	mov	lr, r3
 8000992:	4770      	bx	lr
