* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 19 2019 22:38:23

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  D:/PhotonUser/Lab32/f23/f23_Implmnt\sbt\netlist\oadb-latticehx1k  --package  TQ144  --outdir  D:/PhotonUser/Lab32/f23/f23_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/PhotonUser/Lab32/f23/f23_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc  --dst_sdc_file  D:/PhotonUser/Lab32/f23/f23_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: latticehx1k
Used Logic Cell: 685/1280
Used Logic Tile: 111/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 1/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_g
Clock Source: clk 
Clock Driver: latticehx1k_pll_inst.latticehx1k_pll_inst_RNIQV8B (ICE_GB)
Driver Position: (6, 17, 1)
Fanout to FF: 291
Fanout to Tile: 92


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 1 0 3 2 2 2 0 0 0   
14|   0 0 0 5 1 5 6 5 7 0 2 0   
13|   1 1 0 8 8 7 8 7 8 0 3 0   
12|   1 7 0 3 8 8 8 8 8 0 8 0   
11|   8 6 0 3 4 8 8 8 8 0 8 0   
10|   7 8 0 8 8 8 7 7 8 0 1 0   
 9|   3 6 0 6 8 8 8 7 8 0 7 0   
 8|   0 2 0 8 8 8 8 6 8 0 0 0   
 7|   0 1 0 8 8 8 6 4 8 0 0 0   
 6|   0 7 0 8 8 8 8 7 8 0 8 0   
 5|   0 7 0 8 8 8 8 6 8 0 0 0   
 4|   0 2 0 7 8 6 6 7 8 0 2 0   
 3|   7 6 0 8 6 7 5 7 7 0 0 0   
 2|   7 3 0 8 7 8 7 0 0 0 0 0   
 1|   1 0 0 0 0 1 3 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.17

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  1  0  3  2  2  2  0  0  0    
14|     0  0  0 11  3  9  6 14  6  0  2  0    
13|     1  1  0 13 17 19 20 18 21  0  3  0    
12|     1 10  0  3 17 13 20 22 21  0 20  0    
11|    12 20  0  4  4 16 21 20 22  0 19  0    
10|     9 13  0 19 21 18 20 16 15  0  3  0    
 9|     6 13  0 16 20 21 16 15 18  0  6  0    
 8|     0  3  0 18 21 12  6  7  6  0  0  0    
 7|     0  1  0 14 17 12  7  8 20  0  0  0    
 6|     0 14  0 17 22  6 12 15 18  0  6  0    
 5|     0  7  0 16 21 16 18  8  9  0  0  0    
 4|     0  5  0 17 14 14  9 21 21  0  3  0    
 3|    14 11  0 16 14 18 12 19 21  0  0  0    
 2|    10  5  0 13 11 16 13  0  0  0  0  0    
 1|     2  0  0  0  0  4  6  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 12.34

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  1  0  3  2  2  2  0  0  0    
14|     0  0  0 11  3 11 15 20 10  0  2  0    
13|     1  1  0 26 28 20 31 25 28  0  3  0    
12|     1 23  0  3 29 29 32 29 29  0 28  0    
11|    25 21  0  4  4 24 29 29 29  0 30  0    
10|    21 30  0 27 31 30 24 24 30  0  3  0    
 9|     8 20  0 18 25 28 30 22 30  0 26  0    
 8|     0  4  0 27 31 24 30 12 30  0  0  0    
 7|     0  1  0 19 19 23  9 16 32  0  0  0    
 6|     0 20  0 23 27 30 22 19 24  0 30  0    
 5|     0  7  0 22 22 25 26 18 24  0  0  0    
 4|     0  5  0 26 29 18 22 23 24  0  4  0    
 3|    25 15  0 28 22 26 18 23 26  0  0  0    
 2|    25  5  0 22 21 22 21  0  0  0  0  0    
 1|     2  0  0  0  0  4 11  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 19.40

***** Run Time Info *****
Run Time:  0
