# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../seven_seg.v" \
"../../../../../Synthesized_Starter_Code/Synthesized_Starter_Code.srcs/sources_1/new/seven_seg_mux.v" \
"../../../seven_seg_synth.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
