{
    "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 16,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through/no_arch",
        "input_blif": "8_bit_for_pass_through.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 4.5,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through_module.blif",
        "exit": 134,
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 0.7
    },
    "syntax/8_bit_for_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_module/no_arch",
        "input_blif": "8_bit_for_pass_through_module.blif",
        "exit": 134,
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.6
    },
    "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through_off_by_1.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15.6,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/8_bit_for_pass_through_off_by_1/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/no_arch",
        "input_blif": "8_bit_for_pass_through_off_by_1.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_pass_through_module.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 16.6,
        "techmap_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 112,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 121
    },
    "syntax/8_bit_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_pass_through_module/no_arch",
        "input_blif": "8_bit_pass_through_module.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 5.7,
        "techmap_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 112,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 121
    },
    "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "basic_expression_in_module_port.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 4.5,
        "Pi": 7,
        "Po": 4,
        "logic element": 4,
        "Adder": 10,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 14
    },
    "syntax/basic_expression_in_module_port/no_arch": {
        "test_name": "syntax/basic_expression_in_module_port/no_arch",
        "input_blif": "basic_expression_in_module_port.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 4.8,
        "techmap_time(ms)": 4.3,
        "Pi": 7,
        "Po": 4,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bitwise_op_expression_in_module_port.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 17.9,
        "techmap_time(ms)": 4.9,
        "Pi": 10,
        "Po": 4,
        "logic element": 17,
        "Adder": 10,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 17,
        "Total Node": 27
    },
    "syntax/bitwise_op_expression_in_module_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/no_arch",
        "input_blif": "bitwise_op_expression_in_module_port.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 5.3,
        "Pi": 10,
        "Po": 4,
        "logic element": 31,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_unused_input_pins.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 13,
        "techmap_time(ms)": 1.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/bm_unused_input_pins/no_arch": {
        "test_name": "syntax/bm_unused_input_pins/no_arch",
        "input_blif": "bm_unused_input_pins.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.7,
        "techmap_time(ms)": 1.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "complex_post_for_loop.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 16.6,
        "techmap_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/complex_post_for_loop/no_arch": {
        "test_name": "syntax/complex_post_for_loop/no_arch",
        "input_blif": "complex_post_for_loop.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "conditional_expression_in_module_port.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 17.2,
        "techmap_time(ms)": 4.7,
        "Pi": 9,
        "Po": 4,
        "logic element": 16,
        "Adder": 10,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 26
    },
    "syntax/conditional_expression_in_module_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_module_port/no_arch",
        "input_blif": "conditional_expression_in_module_port.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 5.1,
        "Pi": 9,
        "Po": 4,
        "logic element": 30,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "expression_in_chain_modules.blif",
        "exit": 139
    },
    "syntax/expression_in_chain_modules/no_arch": {
        "test_name": "syntax/expression_in_chain_modules/no_arch",
        "input_blif": "expression_in_chain_modules.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 53,
        "latch": 20,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 53,
        "Total Node": 74
    },
    "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "h7_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 18.2,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 93,
        "latch": 7,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 93,
        "Total Node": 101
    },
    "syntax/h7_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/no_arch",
        "input_blif": "h7_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 93,
        "latch": 7,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 93,
        "Total Node": 101
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "l2_and_h2_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15.9,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 57,
        "latch": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 57,
        "Total Node": 62
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch",
        "input_blif": "l2_and_h2_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.9,
        "techmap_time(ms)": 3.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 57,
        "latch": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 57,
        "Total Node": 62
    },
    "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mix_expression_in_module_port.blif",
        "exit": 139
    },
    "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mix_expression_in_module_port_nested.blif",
        "exit": 139
    },
    "syntax/mix_expression_in_module_port_nested/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port_nested/no_arch",
        "input_blif": "mix_expression_in_module_port_nested.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 4.2,
        "techmap_time(ms)": 3.6,
        "Pi": 4,
        "Po": 8,
        "logic element": 26,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "syntax/mix_expression_in_module_port/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port/no_arch",
        "input_blif": "mix_expression_in_module_port.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 3.4,
        "Pi": 6,
        "Po": 8,
        "logic element": 31,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_assignment.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 15.2,
        "techmap_time(ms)": 3.3,
        "Pi": 7,
        "Po": 4,
        "logic element": 29,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "syntax/multi_assignment/no_arch": {
        "test_name": "syntax/multi_assignment/no_arch",
        "input_blif": "multi_assignment.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 3.4,
        "Pi": 7,
        "Po": 4,
        "logic element": 29,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unordered_ports.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.8,
        "techmap_time(ms)": 2.2,
        "Pi": 4,
        "Po": 4,
        "logic element": 6,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/unordered_ports/no_arch": {
        "test_name": "syntax/unordered_ports/no_arch",
        "input_blif": "unordered_ports.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 2.1,
        "Pi": 4,
        "Po": 4,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "vector_and.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.8,
        "techmap_time(ms)": 2.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_and/no_arch": {
        "test_name": "syntax/vector_and/no_arch",
        "input_blif": "vector_and.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.3,
        "techmap_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
