$date
	Sun Oct 23 05:30:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#633490
b1101 &
b1101 %
1$
b1101 !
1"
#633491
0"
#633494
b101000 &
b101000 %
#633498
b10100 &
b10100 %
#633502
b1010 &
b1010 %
#633506
b101 &
b101 %
#633510
b10000 &
b10000 %
#633514
b1000 &
b1000 %
#633518
b100 &
b100 %
#633522
b10 &
b10 %
#633526
b1 &
1#
b1 %
#633530
b0 &
b0 %
0#
0$
#1677708
b10000 !
1"
#1677710
b10000 &
b10000 %
1$
#1677711
0"
#1677714
b1000 &
b1000 %
#1677718
b100 &
b100 %
#1677722
b10 &
b10 %
#1677726
b1 &
1#
b1 %
#1677730
b0 &
b0 %
0#
0$
#2638355
b1100 !
1"
#2638358
b1100 &
b1100 %
1$
#2638359
0"
#2638362
b110 &
b110 %
#2638366
b11 &
b11 %
#2638370
b1010 &
b1010 %
#2638374
b101 &
b101 %
#2638378
b10000 &
b10000 %
#2638382
b1000 &
b1000 %
#2638386
b100 &
b100 %
#2638390
b10 &
b10 %
#2638394
b1 &
b1 %
1#
#2638398
b0 &
0#
b0 %
0$
#4500012
