--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2420 paths analyzed, 531 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.746ns.
--------------------------------------------------------------------------------
Slack:                  16.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_18 to myState/bttnpress/button_cond2/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[19]
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    SLICE_X13Y7.D2       net (fanout=2)        1.230   myState/bttnpress/button_cond2/M_ctr_q[18]
    SLICE_X13Y7.D        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y8.D6       net (fanout=4)        0.381   myState/bttnpress/out1
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y6.CE       net (fanout=5)        0.768   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y6.CLK      Tceck                 0.269   myState/bttnpress/button_cond2/M_ctr_q[3]
                                                       myState/bttnpress/button_cond2/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (1.312ns logic, 2.379ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_18 to myState/bttnpress/button_cond2/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[19]
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    SLICE_X13Y7.D2       net (fanout=2)        1.230   myState/bttnpress/button_cond2/M_ctr_q[18]
    SLICE_X13Y7.D        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y8.D6       net (fanout=4)        0.381   myState/bttnpress/out1
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y6.CE       net (fanout=5)        0.768   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y6.CLK      Tceck                 0.266   myState/bttnpress/button_cond2/M_ctr_q[3]
                                                       myState/bttnpress/button_cond2/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.309ns logic, 2.379ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_18 to myState/bttnpress/button_cond2/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[19]
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    SLICE_X13Y7.D2       net (fanout=2)        1.230   myState/bttnpress/button_cond2/M_ctr_q[18]
    SLICE_X13Y7.D        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y8.D6       net (fanout=4)        0.381   myState/bttnpress/out1
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y6.CE       net (fanout=5)        0.768   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y6.CLK      Tceck                 0.253   myState/bttnpress/button_cond2/M_ctr_q[3]
                                                       myState/bttnpress/button_cond2/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.296ns logic, 2.379ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.663ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X13Y7.C3       net (fanout=2)        0.960   myState/bttnpress/button_cond2/M_ctr_q[7]
    SLICE_X13Y7.C        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X13Y8.D3       net (fanout=4)        0.623   myState/bttnpress/out
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y6.CE       net (fanout=5)        0.768   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y6.CLK      Tceck                 0.269   myState/bttnpress/button_cond2/M_ctr_q[3]
                                                       myState/bttnpress/button_cond2/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (1.312ns logic, 2.351ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X13Y7.C3       net (fanout=2)        0.960   myState/bttnpress/button_cond2/M_ctr_q[7]
    SLICE_X13Y7.C        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X13Y8.D3       net (fanout=4)        0.623   myState/bttnpress/out
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y6.CE       net (fanout=5)        0.768   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y6.CLK      Tceck                 0.266   myState/bttnpress/button_cond2/M_ctr_q[3]
                                                       myState/bttnpress/button_cond2/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (1.309ns logic, 2.351ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X13Y7.C3       net (fanout=2)        0.960   myState/bttnpress/button_cond2/M_ctr_q[7]
    SLICE_X13Y7.C        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X13Y8.D3       net (fanout=4)        0.623   myState/bttnpress/out
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y6.CE       net (fanout=5)        0.768   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y6.CLK      Tceck                 0.253   myState/bttnpress/button_cond2/M_ctr_q[3]
                                                       myState/bttnpress/button_cond2/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (1.296ns logic, 2.351ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.551ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_18 to myState/bttnpress/button_cond2/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[19]
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    SLICE_X13Y7.D2       net (fanout=2)        1.230   myState/bttnpress/button_cond2/M_ctr_q[18]
    SLICE_X13Y7.D        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y8.D6       net (fanout=4)        0.381   myState/bttnpress/out1
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y7.CE       net (fanout=5)        0.584   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y7.CLK      Tceck                 0.313   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (1.356ns logic, 2.195ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  16.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.448ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.589 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond/sync/M_pipe_q_1 to myState/bttnpress/button_cond/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y7.CQ       Tcko                  0.525   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond/sync/M_pipe_q_1
    SLICE_X16Y17.A5      net (fanout=1)        0.940   myState/bttnpress/button_cond/M_sync_out
    SLICE_X16Y17.A       Tilo                  0.254   myState/bttnpress/button_cond/M_sync_out_inv
                                                       myState/bttnpress/button_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y23.SR      net (fanout=6)        1.259   myState/bttnpress/button_cond/M_sync_out_inv
    SLICE_X16Y23.CLK     Tsrck                 0.470   myState/bttnpress/button_cond/M_ctr_q[11]
                                                       myState/bttnpress/button_cond/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (1.249ns logic, 2.199ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_18 to myState/bttnpress/button_cond2/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[19]
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    SLICE_X13Y7.D2       net (fanout=2)        1.230   myState/bttnpress/button_cond2/M_ctr_q[18]
    SLICE_X13Y7.D        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y8.D6       net (fanout=4)        0.381   myState/bttnpress/out1
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y7.CE       net (fanout=5)        0.584   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y7.CLK      Tceck                 0.269   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (1.312ns logic, 2.195ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_18 to myState/bttnpress/button_cond2/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[19]
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    SLICE_X13Y7.D2       net (fanout=2)        1.230   myState/bttnpress/button_cond2/M_ctr_q[18]
    SLICE_X13Y7.D        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y8.D6       net (fanout=4)        0.381   myState/bttnpress/out1
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y7.CE       net (fanout=5)        0.584   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y7.CLK      Tceck                 0.266   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.309ns logic, 2.195ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.589 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond/sync/M_pipe_q_1 to myState/bttnpress/button_cond/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y7.CQ       Tcko                  0.525   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond/sync/M_pipe_q_1
    SLICE_X16Y17.A5      net (fanout=1)        0.940   myState/bttnpress/button_cond/M_sync_out
    SLICE_X16Y17.A       Tilo                  0.254   myState/bttnpress/button_cond/M_sync_out_inv
                                                       myState/bttnpress/button_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y23.SR      net (fanout=6)        1.259   myState/bttnpress/button_cond/M_sync_out_inv
    SLICE_X16Y23.CLK     Tsrck                 0.461   myState/bttnpress/button_cond/M_ctr_q[11]
                                                       myState/bttnpress/button_cond/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.240ns logic, 2.199ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.523ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X13Y7.C3       net (fanout=2)        0.960   myState/bttnpress/button_cond2/M_ctr_q[7]
    SLICE_X13Y7.C        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X13Y8.D3       net (fanout=4)        0.623   myState/bttnpress/out
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y7.CE       net (fanout=5)        0.584   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y7.CLK      Tceck                 0.313   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.523ns (1.356ns logic, 2.167ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  16.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_6 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.505ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_6 to myState/bttnpress/button_cond2/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.CQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_6
    SLICE_X13Y7.C1       net (fanout=2)        0.802   myState/bttnpress/button_cond2/M_ctr_q[6]
    SLICE_X13Y7.C        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X13Y8.D3       net (fanout=4)        0.623   myState/bttnpress/out
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y6.CE       net (fanout=5)        0.768   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y6.CLK      Tceck                 0.269   myState/bttnpress/button_cond2/M_ctr_q[3]
                                                       myState/bttnpress/button_cond2/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (1.312ns logic, 2.193ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.491ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_18 to myState/bttnpress/button_cond2/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[19]
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    SLICE_X13Y7.D2       net (fanout=2)        1.230   myState/bttnpress/button_cond2/M_ctr_q[18]
    SLICE_X13Y7.D        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y8.D6       net (fanout=4)        0.381   myState/bttnpress/out1
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y7.CE       net (fanout=5)        0.584   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y7.CLK      Tceck                 0.253   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (1.296ns logic, 2.195ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.589 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond/sync/M_pipe_q_1 to myState/bttnpress/button_cond/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y7.CQ       Tcko                  0.525   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond/sync/M_pipe_q_1
    SLICE_X16Y17.A5      net (fanout=1)        0.940   myState/bttnpress/button_cond/M_sync_out
    SLICE_X16Y17.A       Tilo                  0.254   myState/bttnpress/button_cond/M_sync_out_inv
                                                       myState/bttnpress/button_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y23.SR      net (fanout=6)        1.259   myState/bttnpress/button_cond/M_sync_out_inv
    SLICE_X16Y23.CLK     Tsrck                 0.450   myState/bttnpress/button_cond/M_ctr_q[11]
                                                       myState/bttnpress/button_cond/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.229ns logic, 2.199ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_6 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.502ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_6 to myState/bttnpress/button_cond2/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.CQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_6
    SLICE_X13Y7.C1       net (fanout=2)        0.802   myState/bttnpress/button_cond2/M_ctr_q[6]
    SLICE_X13Y7.C        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X13Y8.D3       net (fanout=4)        0.623   myState/bttnpress/out
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y6.CE       net (fanout=5)        0.768   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y6.CLK      Tceck                 0.266   myState/bttnpress/button_cond2/M_ctr_q[3]
                                                       myState/bttnpress/button_cond2/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (1.309ns logic, 2.193ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.426ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.591 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y7.BQ       Tcko                  0.525   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond3/sync/M_pipe_q_1
    SLICE_X16Y7.D4       net (fanout=1)        0.313   myState/bttnpress/button_cond3/M_sync_out
    SLICE_X16Y7.D        Tilo                  0.254   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X14Y22.SR      net (fanout=6)        1.905   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X14Y22.CLK     Tsrck                 0.429   myState/bttnpress/button_cond3/M_ctr_q[19]
                                                       myState/bttnpress/button_cond3/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (1.208ns logic, 2.218ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.591 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y7.BQ       Tcko                  0.525   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond3/sync/M_pipe_q_1
    SLICE_X16Y7.D4       net (fanout=1)        0.313   myState/bttnpress/button_cond3/M_sync_out
    SLICE_X16Y7.D        Tilo                  0.254   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X14Y22.SR      net (fanout=6)        1.905   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X14Y22.CLK     Tsrck                 0.418   myState/bttnpress/button_cond3/M_ctr_q[19]
                                                       myState/bttnpress/button_cond3/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (1.197ns logic, 2.218ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_6 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_6 to myState/bttnpress/button_cond2/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.CQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_6
    SLICE_X13Y7.C1       net (fanout=2)        0.802   myState/bttnpress/button_cond2/M_ctr_q[6]
    SLICE_X13Y7.C        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X13Y8.D3       net (fanout=4)        0.623   myState/bttnpress/out
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y6.CE       net (fanout=5)        0.768   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y6.CLK      Tceck                 0.253   myState/bttnpress/button_cond2/M_ctr_q[3]
                                                       myState/bttnpress/button_cond2/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (1.296ns logic, 2.193ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_18 to myState/bttnpress/button_cond2/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[19]
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    SLICE_X13Y7.D2       net (fanout=2)        1.230   myState/bttnpress/button_cond2/M_ctr_q[18]
    SLICE_X13Y7.D        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y8.D6       net (fanout=4)        0.381   myState/bttnpress/out1
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y10.CE      net (fanout=5)        0.529   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y10.CLK     Tceck                 0.313   myState/bttnpress/button_cond2/M_ctr_q[19]
                                                       myState/bttnpress/button_cond2/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (1.356ns logic, 2.140ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  16.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.406ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.589 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond/sync/M_pipe_q_1 to myState/bttnpress/button_cond/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y7.CQ       Tcko                  0.525   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond/sync/M_pipe_q_1
    SLICE_X16Y17.A5      net (fanout=1)        0.940   myState/bttnpress/button_cond/M_sync_out
    SLICE_X16Y17.A       Tilo                  0.254   myState/bttnpress/button_cond/M_sync_out_inv
                                                       myState/bttnpress/button_cond/M_sync_out_inv1_INV_0
    SLICE_X16Y23.SR      net (fanout=6)        1.259   myState/bttnpress/button_cond/M_sync_out_inv
    SLICE_X16Y23.CLK     Tsrck                 0.428   myState/bttnpress/button_cond/M_ctr_q[11]
                                                       myState/bttnpress/button_cond/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (1.207ns logic, 2.199ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.468ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X13Y7.C3       net (fanout=2)        0.960   myState/bttnpress/button_cond2/M_ctr_q[7]
    SLICE_X13Y7.C        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X13Y8.D3       net (fanout=4)        0.623   myState/bttnpress/out
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y10.CE      net (fanout=5)        0.529   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y10.CLK     Tceck                 0.313   myState/bttnpress/button_cond2/M_ctr_q[19]
                                                       myState/bttnpress/button_cond2/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (1.356ns logic, 2.112ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  16.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X13Y7.C3       net (fanout=2)        0.960   myState/bttnpress/button_cond2/M_ctr_q[7]
    SLICE_X13Y7.C        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X13Y8.D3       net (fanout=4)        0.623   myState/bttnpress/out
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y7.CE       net (fanout=5)        0.584   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y7.CLK      Tceck                 0.269   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.312ns logic, 2.167ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  16.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X13Y7.C3       net (fanout=2)        0.960   myState/bttnpress/button_cond2/M_ctr_q[7]
    SLICE_X13Y7.C        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X13Y8.D3       net (fanout=4)        0.623   myState/bttnpress/out
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y7.CE       net (fanout=5)        0.584   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y7.CLK      Tceck                 0.266   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (1.309ns logic, 2.167ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  16.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.392ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.591 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y7.BQ       Tcko                  0.525   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond3/sync/M_pipe_q_1
    SLICE_X16Y7.D4       net (fanout=1)        0.313   myState/bttnpress/button_cond3/M_sync_out
    SLICE_X16Y7.D        Tilo                  0.254   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X14Y22.SR      net (fanout=6)        1.905   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X14Y22.CLK     Tsrck                 0.395   myState/bttnpress/button_cond3/M_ctr_q[19]
                                                       myState/bttnpress/button_cond3/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.174ns logic, 2.218ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_7 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.463ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_7 to myState/bttnpress/button_cond2/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_7
    SLICE_X13Y7.C3       net (fanout=2)        0.960   myState/bttnpress/button_cond2/M_ctr_q[7]
    SLICE_X13Y7.C        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out1
    SLICE_X13Y8.D3       net (fanout=4)        0.623   myState/bttnpress/out
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y7.CE       net (fanout=5)        0.584   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y7.CLK      Tceck                 0.253   myState/bttnpress/button_cond2/M_ctr_q[7]
                                                       myState/bttnpress/button_cond2/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (1.296ns logic, 2.167ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond3/sync/M_pipe_q_1 (FF)
  Destination:          myState/bttnpress/button_cond3/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.378ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.591 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond3/sync/M_pipe_q_1 to myState/bttnpress/button_cond3/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y7.BQ       Tcko                  0.525   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond3/sync/M_pipe_q_1
    SLICE_X16Y7.D4       net (fanout=1)        0.313   myState/bttnpress/button_cond3/M_sync_out
    SLICE_X16Y7.D        Tilo                  0.254   myState/bttnpress/button_cond/M_sync_out
                                                       myState/bttnpress/button_cond3/M_sync_out_inv1_INV_0
    SLICE_X14Y22.SR      net (fanout=6)        1.905   myState/bttnpress/button_cond3/M_sync_out_inv
    SLICE_X14Y22.CLK     Tsrck                 0.381   myState/bttnpress/button_cond3/M_ctr_q[19]
                                                       myState/bttnpress/button_cond3/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (1.160ns logic, 2.218ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_11 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.285 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_11 to myState/bttnpress/button_cond2/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.DQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[11]
                                                       myState/bttnpress/button_cond2/M_ctr_q_11
    SLICE_X13Y8.C3       net (fanout=2)        1.117   myState/bttnpress/button_cond2/M_ctr_q[11]
    SLICE_X13Y8.C        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/button_cond2/out3
    SLICE_X13Y8.D5       net (fanout=4)        0.247   myState/bttnpress/out2
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y6.CE       net (fanout=5)        0.768   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y6.CLK      Tceck                 0.269   myState/bttnpress/button_cond2/M_ctr_q[3]
                                                       myState/bttnpress/button_cond2/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.312ns logic, 2.132ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  16.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_11 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.441ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.285 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_11 to myState/bttnpress/button_cond2/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.DQ       Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[11]
                                                       myState/bttnpress/button_cond2/M_ctr_q_11
    SLICE_X13Y8.C3       net (fanout=2)        1.117   myState/bttnpress/button_cond2/M_ctr_q[11]
    SLICE_X13Y8.C        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/button_cond2/out3
    SLICE_X13Y8.D5       net (fanout=4)        0.247   myState/bttnpress/out2
    SLICE_X13Y8.D        Tilo                  0.259   myState/bttnpress/M_cent_q_0
                                                       myState/bttnpress/M_button_cond2_out_inv1
    SLICE_X12Y6.CE       net (fanout=5)        0.768   myState/bttnpress/M_button_cond2_out_inv
    SLICE_X12Y6.CLK      Tceck                 0.266   myState/bttnpress/button_cond2/M_ctr_q[3]
                                                       myState/bttnpress/button_cond2/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.441ns (1.309ns logic, 2.132ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  16.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/button_cond2/M_ctr_q_18 (FF)
  Destination:          myState/bttnpress/button_cond2/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.433ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/button_cond2/M_ctr_q_18 to myState/bttnpress/button_cond2/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.525   myState/bttnpress/button_cond2/M_ctr_q[19]
                                                       myState/bttnpress/button_cond2/M_ctr_q_18
    SLICE_X13Y7.D2       net (fanout=2)        1.230   myState/bttnpress/button_cond2/M_ctr_q[18]
    SLICE_X13Y7.D        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/out2
    SLICE_X13Y7.B2       net (fanout=4)        0.557   myState/bttnpress/out1
    SLICE_X13Y7.B        Tilo                  0.259   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y7.A5       net (fanout=1)        0.230   myState/bttnpress/button_cond2/M_ctr_q_0_rstpot
    SLICE_X13Y7.CLK      Tas                   0.373   myState/bttnpress/M_ctr_q[0]
                                                       myState/bttnpress/button_cond2/M_ctr_q_0_rstpot1
                                                       myState/bttnpress/button_cond2/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (1.416ns logic, 2.017ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.746|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2420 paths, 0 nets, and 411 connections

Design statistics:
   Minimum period:   3.746ns{1}   (Maximum frequency: 266.951MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 11:36:16 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



