--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Apps\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml Top_schematic.twx Top_schematic.ncd -o
Top_schematic.twr Top_schematic.pcf -ucf pin_v1.ucf

Design file:              Top_schematic.ncd
Physical constraint file: Top_schematic.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SYSTEM_CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN_EAST    |    1.452(R)|   -0.040(R)|SYSTEM_CLK_BUFGP  |   0.000|
BTN_NORTH   |    3.594(R)|   -1.755(R)|SYSTEM_CLK_BUFGP  |   0.000|
BTN_SOUTH   |    1.510(R)|   -0.085(R)|SYSTEM_CLK_BUFGP  |   0.000|
BTN_WEST    |    2.111(R)|   -0.572(R)|SYSTEM_CLK_BUFGP  |   0.000|
RESET       |    3.679(R)|   -0.660(R)|SYSTEM_CLK_BUFGP  |   0.000|
rot_a       |    0.737(R)|    0.546(R)|SYSTEM_CLK_BUFGP  |   0.000|
rot_b       |    0.302(R)|    0.893(R)|SYSTEM_CLK_BUFGP  |   0.000|
------------+------------+------------+------------------+--------+

Clock SYSTEM_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED0        |    7.899(R)|SYSTEM_CLK_BUFGP  |   0.000|
LED1        |    7.899(R)|SYSTEM_CLK_BUFGP  |   0.000|
LED2        |    7.897(R)|SYSTEM_CLK_BUFGP  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock SYSTEM_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSTEM_CLK     |   23.017|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 25 09:26:18 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



