$date
	Mon Mar  1 21:41:41 2021
$end

$version
	Synopsys VCS version L-2016.06_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 90b1c152377f2267 $end


$scope module puls_sync $end
$var wire 1 ! clk_fast $end
$var wire 1 " clk_slow $end
$var wire 1 # in_fast $end
$var wire 1 $ out_slow $end
$var reg 1 % toggle $end
$var reg 1 & sync_input $end
$var wire 1 ' mux_2 $end
$var reg 1 ( data_1 $end
$var wire 1 ) xor_a $end
$var wire 1 * xor_b $end
$var reg 1 + data_2 $end
$var reg 1 , data_3 $end
$upscope $end

$enddefinitions $end

#0
$dumpvars
0(
x+
x,
x'
x&
x%
x)
x*
x$
1!
1"
0#
$end
#1000
0!
#2000
1!
#2500
0"
#3000
0!
#4000
1!
#5000
1"
0!
x(
0+
0)
#6000
1!
1#
#7000
0!
#7500
0"
#8000
1!
0#
#9000
0!
#10000
1"
1!
x+
x)
0,
0*
#11000
0!
#12000
1!
#12500
0"
#13000
0!
#14000
1!
#15000
1"
0!
x,
x*
#16000
1!
#17000
0!
#17500
0"
#18000
1!
#19000
0!
#20000
1"
1!
#21000
0!
#22000
1!
1#
#22500
0"
#23000
0!
#24000
1!
0#
#25000
1"
0!
#26000
1!
#27000
0!
#27500
0"
#28000
1!
#29000
0!
#30000
1"
1!
#31000
0!
#32000
1!
#32500
0"
#33000
0!
#34000
1!
#35000
1"
0!
#36000
1!
#37000
0!
#37500
0"
#38000
1!
#39000
0!
#40000
1"
1!
#41000
0!
#42000
1!
#42500
0"
#43000
0!
#44000
1!
1#
#45000
1"
0!
#46000
1!
0#
#47000
0!
#47500
0"
#48000
1!
#49000
0!
#50000
1"
1!
1#
#51000
0!
#52000
1!
0#
#52500
0"
#53000
0!
#54000
1!
#55000
1"
0!
#56000
1!
#57000
0!
#57500
0"
#58000
1!
#59000
0!
#60000
1"
1!
#61000
0!
#62000
1!
#62500
0"
#63000
0!
#64000
1!
#65000
1"
0!
#66000
1!
#67000
0!
#67500
0"
#68000
1!
#69000
0!
#70000
1"
1!
#71000
0!
#72000
1!
