git clone --depth 1 --no-tags https://github.com/n43ee7/i386-SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/679590103
git clone --depth 1 --no-tags https://github.com/Pradeep-81/8-bit-ALU-using-Logisim-and-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/681007257
git clone --depth 1 --no-tags https://github.com/haran399/4bitmultiplierverification.git f:/verilog_sva_gh_scraper/data/full_repos/681952134
git clone --depth 1 --no-tags https://github.com/ly0koS/RV_Single.git f:/verilog_sva_gh_scraper/data/full_repos/683047387
git clone --depth 1 --no-tags https://github.com/riteish06/AMBA-APB-Protocol-Design-and-Verification-using-SV.git f:/verilog_sva_gh_scraper/data/full_repos/684163401
git clone --depth 1 --no-tags https://github.com/mary-k99/serializer.git f:/verilog_sva_gh_scraper/data/full_repos/684253471
git clone --depth 1 --no-tags https://github.com/ARUNKUMARKKONDAJJI/priority_encoder_verification_sv.git f:/verilog_sva_gh_scraper/data/full_repos/684020796
git clone --depth 1 --no-tags https://github.com/VipulNeharwal/Automatic-Washing-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/683126817
git clone --depth 1 --no-tags https://github.com/tusharshenoy/3-BIT-Gray-Code-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/680703972
git clone --depth 1 --no-tags https://github.com/codebjjung/RTL_DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/675476227
git clone --depth 1 --no-tags https://github.com/cleverever/signal_processing.git f:/verilog_sva_gh_scraper/data/full_repos/668352291
git clone --depth 1 --no-tags https://github.com/DevGunu03/DigitalDesign-ENGR85A.git f:/verilog_sva_gh_scraper/data/full_repos/668299002
git clone --depth 1 --no-tags https://github.com/sprsr/common_sv.git f:/verilog_sva_gh_scraper/data/full_repos/669958594
git clone --depth 1 --no-tags https://github.com/jthayil84/sv.git f:/verilog_sva_gh_scraper/data/full_repos/662443498
git clone --depth 1 --no-tags https://github.com/Zajcu14/oscilloscope.git f:/verilog_sva_gh_scraper/data/full_repos/662059263
git clone --depth 1 --no-tags https://github.com/mira-sweis/MIPS-Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/660418940
git clone --depth 1 --no-tags https://github.com/dbachurski/PONG-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/665727558
git clone --depth 1 --no-tags https://github.com/bjybs123/BFP-converter.git f:/verilog_sva_gh_scraper/data/full_repos/676460563
git clone --depth 1 --no-tags https://github.com/varshanj/AHB-APB-Bridge-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/675778003
git clone --depth 1 --no-tags https://github.com/moechaker/UART_Test_Bench.git f:/verilog_sva_gh_scraper/data/full_repos/676812787
git clone --depth 1 --no-tags https://github.com/DaniilIgnatev/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/677154320
git clone --depth 1 --no-tags https://github.com/Arkade2807/Audio-Equalizer.git f:/verilog_sva_gh_scraper/data/full_repos/659471644
git clone --depth 1 --no-tags https://github.com/CojocaruRares/AMD-Summer-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/659174761
git clone --depth 1 --no-tags https://github.com/Maheswarsau230/PCIV_SV.git f:/verilog_sva_gh_scraper/data/full_repos/659217545
git clone --depth 1 --no-tags https://github.com/warrebe/Formal-Property-Verification-SV-Design.git f:/verilog_sva_gh_scraper/data/full_repos/659416407
git clone --depth 1 --no-tags https://github.com/Pconst167/i2c.git f:/verilog_sva_gh_scraper/data/full_repos/671033818
git clone --depth 1 --no-tags https://github.com/moechaker/DFF_Test_Bench.git f:/verilog_sva_gh_scraper/data/full_repos/672661847
git clone --depth 1 --no-tags https://github.com/SyamSundar-projects/mlir_tensor_dialects.git f:/verilog_sva_gh_scraper/data/full_repos/672628972
git clone --depth 1 --no-tags https://github.com/sunanda-kommi/Random_Access_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/673231372
git clone --depth 1 --no-tags https://github.com/MouVen/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/677769141
git clone --depth 1 --no-tags https://github.com/GhanayemMuh/EXP-94.git f:/verilog_sva_gh_scraper/data/full_repos/669156223
git clone --depth 1 --no-tags https://github.com/parveenduhan/RTLs.git f:/verilog_sva_gh_scraper/data/full_repos/670929535
git clone --depth 1 --no-tags https://github.com/hirensolankiwork/AXI_VIP.git f:/verilog_sva_gh_scraper/data/full_repos/670897427
git clone --depth 1 --no-tags https://github.com/HummockHamek/Efficient_Pipelined_MIPS32_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/681593195
git clone --depth 1 --no-tags https://github.com/juliaabre/circuitos-digitais.git f:/verilog_sva_gh_scraper/data/full_repos/679930810
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/Add_Sub.git f:/verilog_sva_gh_scraper/data/full_repos/683157751
git clone --depth 1 --no-tags https://github.com/armica-quejado/vending-machine-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/683137437
git clone --depth 1 --no-tags https://github.com/AbdulSami-07/challenge.git f:/verilog_sva_gh_scraper/data/full_repos/682899996
git clone --depth 1 --no-tags https://github.com/rajan003/RightMost_LeftMost_Bit_calculater-.git f:/verilog_sva_gh_scraper/data/full_repos/676101212
git clone --depth 1 --no-tags https://github.com/vagrant313/ascii2bin_task.git f:/verilog_sva_gh_scraper/data/full_repos/677473443
git clone --depth 1 --no-tags https://github.com/FernandoReneMoran/ClockSystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/677505040
git clone --depth 1 --no-tags https://github.com/malaaeldinaly/FPGA-Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/674799593
git clone --depth 1 --no-tags https://github.com/LuanThiers/ProjetoPipeline.git f:/verilog_sva_gh_scraper/data/full_repos/675422824
git clone --depth 1 --no-tags https://github.com/andreza-vilar/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/679276556
git clone --depth 1 --no-tags https://github.com/Ukuma012/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/665107786
git clone --depth 1 --no-tags https://github.com/flowlikee/rw_function.git f:/verilog_sva_gh_scraper/data/full_repos/666397048
git clone --depth 1 --no-tags https://github.com/nathom/cse141l_project.git f:/verilog_sva_gh_scraper/data/full_repos/679047172
git clone --depth 1 --no-tags https://github.com/Mario1159/RVSCC.git f:/verilog_sva_gh_scraper/data/full_repos/683918090
git clone --depth 1 --no-tags https://github.com/MPSU/APS.git f:/verilog_sva_gh_scraper/data/full_repos/688517841
git clone --depth 1 --no-tags https://github.com/harbaum/MiSTeryNano.git f:/verilog_sva_gh_scraper/data/full_repos/696403831
git clone --depth 1 --no-tags https://github.com/yuri-panchul/systemverilog-homework.git f:/verilog_sva_gh_scraper/data/full_repos/696364655
git clone --depth 1 --no-tags https://github.com/Reservoir-In-Processor/rip-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/694071512
git clone --depth 1 --no-tags https://github.com/accelr-net/udma_uart_vip.git f:/verilog_sva_gh_scraper/data/full_repos/687812540
git clone --depth 1 --no-tags https://github.com/TRILLER599/cnn_base_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/693613610
git clone --depth 1 --no-tags https://github.com/JoyenBenitto/Quark-V.git f:/verilog_sva_gh_scraper/data/full_repos/697583403
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/UART_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/686632372
git clone --depth 1 --no-tags https://github.com/JakodYuan/SVK-AMBA-VIP.git f:/verilog_sva_gh_scraper/data/full_repos/686560928
git clone --depth 1 --no-tags https://github.com/wakuto/our_first_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/686665530
git clone --depth 1 --no-tags https://github.com/bhavinpt/vending-machine-verification.git f:/verilog_sva_gh_scraper/data/full_repos/692902565
git clone --depth 1 --no-tags https://github.com/meeeeet/UVM-based-FPU-VIP.git f:/verilog_sva_gh_scraper/data/full_repos/685605197
git clone --depth 1 --no-tags https://github.com/fluctlight001/NEU-IoT-CPUDesign.git f:/verilog_sva_gh_scraper/data/full_repos/695505503
git clone --depth 1 --no-tags https://github.com/thiago0003/BUILD-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/698936275
git clone --depth 1 --no-tags https://github.com/BlazKorz/riscv_axil_dma.git f:/verilog_sva_gh_scraper/data/full_repos/695104803
git clone --depth 1 --no-tags https://github.com/Razor735/System_Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/689502329
git clone --depth 1 --no-tags https://github.com/esa-tu-darmstadt/TaPaFuzz.git f:/verilog_sva_gh_scraper/data/full_repos/695041272
git clone --depth 1 --no-tags https://github.com/akisnapp/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/687779797
git clone --depth 1 --no-tags https://github.com/minecraftdixit/Digital-ASIC-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/691615313
git clone --depth 1 --no-tags https://github.com/2uger/petalinux_notes.git f:/verilog_sva_gh_scraper/data/full_repos/696768698
git clone --depth 1 --no-tags https://github.com/vaibhavirastogi/APB-Slave-BFM-UVM-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/687653870
git clone --depth 1 --no-tags https://github.com/omerorkn/fixed_point_sqrt.git f:/verilog_sva_gh_scraper/data/full_repos/691259068
git clone --depth 1 --no-tags https://github.com/hemanth-VP/Single-Port-RAM-.git f:/verilog_sva_gh_scraper/data/full_repos/691079941
git clone --depth 1 --no-tags https://github.com/YakirPeretz/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/696903671
git clone --depth 1 --no-tags https://github.com/verification-explorer/callback_iterator.git f:/verilog_sva_gh_scraper/data/full_repos/694170329
git clone --depth 1 --no-tags https://github.com/JasonRomps/RC5-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/687700847
git clone --depth 1 --no-tags https://github.com/Enanter/SimplePipelineCore.git f:/verilog_sva_gh_scraper/data/full_repos/699494767
git clone --depth 1 --no-tags https://github.com/hahaha-sudo/simpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/686675826
git clone --depth 1 --no-tags https://github.com/EunTilofy/PiplineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/695787793
git clone --depth 1 --no-tags https://github.com/Offliners/NYCU_DCS_writeup.git f:/verilog_sva_gh_scraper/data/full_repos/698982263
git clone --depth 1 --no-tags https://github.com/adit0131/APB_VIP.git f:/verilog_sva_gh_scraper/data/full_repos/696235805
git clone --depth 1 --no-tags https://github.com/isurudeshapriya/32-bit_Single_Cycle_3_buses_RICS-V_processor.git f:/verilog_sva_gh_scraper/data/full_repos/697680404
git clone --depth 1 --no-tags https://github.com/PaunchiciAndrei/UVM_Project_Final.git f:/verilog_sva_gh_scraper/data/full_repos/697318343
git clone --depth 1 --no-tags https://github.com/agboland/CSCE-611.git f:/verilog_sva_gh_scraper/data/full_repos/691787186
git clone --depth 1 --no-tags https://github.com/yasirueranda/RV32I-Based-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/696782277
git clone --depth 1 --no-tags https://github.com/oscc-ip/ps2.git f:/verilog_sva_gh_scraper/data/full_repos/695845456
git clone --depth 1 --no-tags https://github.com/maiomar88/3X3_MatrixInver.git f:/verilog_sva_gh_scraper/data/full_repos/699354966
git clone --depth 1 --no-tags https://github.com/oscc-ip/timer.git f:/verilog_sva_gh_scraper/data/full_repos/686656761
git clone --depth 1 --no-tags https://github.com/adarmaori/RISC-V-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/691171885
git clone --depth 1 --no-tags https://github.com/oscc-ip/archinfo.git f:/verilog_sva_gh_scraper/data/full_repos/690852924
git clone --depth 1 --no-tags https://github.com/Saad22386/Saad22386.git f:/verilog_sva_gh_scraper/data/full_repos/694009711
git clone --depth 1 --no-tags https://github.com/oscc-ip/gpio.git f:/verilog_sva_gh_scraper/data/full_repos/690029025
git clone --depth 1 --no-tags https://github.com/mohammedabdulhaq/Verification_of_I2C_Protocol_IP.git f:/verilog_sva_gh_scraper/data/full_repos/692735885
git clone --depth 1 --no-tags https://github.com/MaZirui2001/Computer-Architecture-H.git f:/verilog_sva_gh_scraper/data/full_repos/692687618
git clone --depth 1 --no-tags https://github.com/vaibhavirastogi/Ethernet_TB_SV.git f:/verilog_sva_gh_scraper/data/full_repos/693901543
git clone --depth 1 --no-tags https://github.com/ayandeephazra/SimpleMulticoreProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/691751852
git clone --depth 1 --no-tags https://github.com/shinnosukeono/cpuex2023-group8.git f:/verilog_sva_gh_scraper/data/full_repos/699661965
git clone --depth 1 --no-tags https://github.com/marix88/alu_apb.git f:/verilog_sva_gh_scraper/data/full_repos/697355390
git clone --depth 1 --no-tags https://github.com/hemanth-VP/Synchronous-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/691533858
git clone --depth 1 --no-tags https://github.com/Satjpatel/NeuralNetworkOnFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/696091226
git clone --depth 1 --no-tags https://github.com/lhartmann/sed_bakery.git f:/verilog_sva_gh_scraper/data/full_repos/687174105
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/693903611
