// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module outer_product_mult (
        ap_ready,
        a,
        b,
        ap_return
);


output   ap_ready;
input  [31:0] a;
input  [31:0] b;
output  [31:0] ap_return;

wire   [47:0] r_V_fu_32_p2;

outer_product_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U1(
    .din0(b),
    .din1(a),
    .dout(r_V_fu_32_p2)
);

assign ap_ready = 1'b1;

assign ap_return = {{r_V_fu_32_p2[47:16]}};

endmodule //outer_product_mult
