// Seed: 1884612691
module module_0 #(
    parameter id_11 = 32'd67
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wor id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  logic id_8, id_9;
  wire id_10, _id_11;
  wire id_12;
  assign id_2 = 1;
  wire id_13;
  wire id_14;
  wire id_15;
  ;
  wire id_16;
  wire id_17;
  parameter id_18 = 1;
  assign id_11 = id_6;
  assign id_15 = id_14;
  wire id_19;
  assign id_3 = id_18[id_11 : 1];
  logic [1 : -1] id_20 = -1;
  wire id_21;
  wire id_22;
  logic id_23;
endmodule
module module_1 #(
    parameter id_5 = 32'd67
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4,
      id_3
  );
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_6;
  always if (1) id_6 = -1'h0;
  logic [id_5 : 1] id_7;
  ;
endmodule
