#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 14 07:50:48 2020
# Process ID: 9343
# Current directory: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc
# Command line: vivado
# Log file: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/vivado.log
# Journal file: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.xpr
update_compile_order -fileset sources_1
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
update_module_reference design_1_top_0_0
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
launch_simulation
open_wave_config /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/top_tb_behav.wcfg
source top_tb.tcl
run all
save_wave_config {/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/top_tb_behav.wcfg}
close_sim
open_bd_design {/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_0_0
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
startgroup
make_bd_pins_external  [get_bd_pins rst_ps7_0_100M/aux_reset_in]
endgroup
save_bd_design
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
delete_bd_objs [get_bd_nets aux_reset_in_0_1]
delete_bd_objs [get_bd_ports aux_reset_in_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports uart_rtl]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout -routing
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
update_module_reference design_1_top_0_0
update_module_reference design_1_top_0_0
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
update_module_reference design_1_top_0_0
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
update_module_reference design_1_top_0_0
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
update_module_reference design_1_top_0_0
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
update_module_reference design_1_top_0_0
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
update_module_reference design_1_top_0_0
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
write_hw_platform -fixed -force  -include_bit -file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/design_1_wrapper.xsa
update_module_reference design_1_top_0_0
