Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 28 17:27:22 2019
| Host         : LAPTOP-VHI018SI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            3 |
| No           | No                    | Yes                    |              42 |            8 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             194 |           36 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------+-------------------------+------------------+----------------+
|      Clock Signal     |    Enable Signal    |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------+---------------------+-------------------------+------------------+----------------+
|  C1/seg_out_reg[6]    |                     | MUX1/seg_select_i_1_n_0 |                1 |              2 |
|  clk_IBUF             |                     | reset_IBUF              |                2 |              4 |
|  clk_IBUF             | IR[7]_i_1_n_0       | reset_IBUF              |                2 |             16 |
|  clk_IBUF             | B                   | reset_IBUF              |                5 |             16 |
|  clk_IBUF             | A                   | reset_IBUF              |                5 |             16 |
|  clk_IBUF             | Outport0[7]_i_1_n_0 | reset_IBUF              |                5 |             16 |
|  clk_IBUF             | MDR                 | reset_IBUF              |                3 |             16 |
|  clk_IBUF             | Outport1[7]_i_1_n_0 | reset_IBUF              |                3 |             16 |
|  clk_IBUF             | left_data           | reset_IBUF              |                3 |             16 |
|  C1/seg_out_reg[6]    |                     |                         |                3 |             18 |
|  clk_IBUF             | U2/E[0]             | reset_IBUF              |                2 |             18 |
|  clk_100Mhz_IBUF_BUFG |                     | reset_IBUF              |                6 |             38 |
|  clk_IBUF             | U2/temp             | reset_IBUF              |                8 |             64 |
+-----------------------+---------------------+-------------------------+------------------+----------------+


