{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 00:01:50 2019 " "Info: Processing started: Sat Dec 21 00:01:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off hmr_cpu -c hmr_cpu " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off hmr_cpu -c hmr_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf " "Info: Using vector source file \"E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ALU_S\[3\] " "Warning: Can't find node \"ALU_S\[3\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "ALU_S\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ALU_S\[2\] " "Warning: Can't find node \"ALU_S\[2\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "ALU_S\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ALU_S\[1\] " "Warning: Can't find node \"ALU_S\[1\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "ALU_S\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ALU_S\[0\] " "Warning: Can't find node \"ALU_S\[0\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "ALU_S\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "DL " "Warning: Ignored node in vector source file. Can't find corresponding node name \"DL\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "DL" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "IN_PC " "Warning: Ignored node in vector source file. Can't find corresponding node name \"IN_PC\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "IN_PC" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "LD_PC " "Warning: Ignored node in vector source file. Can't find corresponding node name \"LD_PC\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "LD_PC" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "MADD\[1\] " "Warning: Can't find node \"MADD\[1\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "MADD\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "MADD\[0\] " "Warning: Can't find node \"MADD\[0\]\" for functional simulation. Ignored vector source file node." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "MADD\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "WE " "Warning: Can't find node \"WE\" for functional simulation. Ignored vector source file node." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "WE" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "XL " "Warning: Ignored node in vector source file. Can't find corresponding node name \"XL\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "XL" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "AO\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"AO\[7\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "AO\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "AO\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"AO\[6\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "AO\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "AO\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"AO\[5\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "AO\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "AO\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"AO\[4\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "AO\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "AO\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"AO\[3\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "AO\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "AO\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"AO\[2\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "AO\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "AO\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"AO\[1\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "AO\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "AO\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"AO\[0\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "AO\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "BO\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"BO\[7\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "BO\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "BO\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"BO\[6\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "BO\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "BO\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"BO\[5\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "BO\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "BO\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"BO\[4\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "BO\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "BO\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"BO\[3\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "BO\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "BO\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"BO\[2\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "BO\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "BO\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"BO\[1\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "BO\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "BO\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"BO\[0\]\" in design." {  } { { "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "" { Waveform "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.vwf" "BO\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     74.16 % " "Info: Simulation coverage is      74.16 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "5829 " "Info: Number of transitions in simulation is 5829" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 27 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 00:01:50 2019 " "Info: Processing ended: Sat Dec 21 00:01:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
