<profile>

<section name = "Vitis HLS Report for 'pixel_pack'" level="0">
<item name = "Date">Sat Apr 29 15:18:50 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">pixel_pack</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.00 ns, 4.415 ns, 1.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92">pixel_pack_Pipeline_VITIS_LOOP_101_9, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_116">pixel_pack_Pipeline_VITIS_LOOP_84_7, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_47_4_fu_140">pixel_pack_Pipeline_VITIS_LOOP_47_4, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166">pixel_pack_Pipeline_VITIS_LOOP_21_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190">pixel_pack_Pipeline_VITIS_LOOP_62_5, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 495, 769, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 259, -</column>
<column name="Register">-, -, 92, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 82, 120, 0</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92">pixel_pack_Pipeline_VITIS_LOOP_101_9, 0, 0, 28, 75, 0</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166">pixel_pack_Pipeline_VITIS_LOOP_21_1, 0, 0, 261, 314, 0</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_47_4_fu_140">pixel_pack_Pipeline_VITIS_LOOP_47_4, 0, 0, 2, 29, 0</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190">pixel_pack_Pipeline_VITIS_LOOP_62_5, 0, 0, 102, 184, 0</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_116">pixel_pack_Pipeline_VITIS_LOOP_84_7, 0, 0, 20, 47, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92_stream_out_32_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166_stream_out_32_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190_stream_out_32_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">42, 8, 1, 8</column>
<column name="stream_in_24_TREADY_int_regslice">31, 6, 1, 6</column>
<column name="stream_out_32_TDATA_int_regslice">31, 6, 32, 192</column>
<column name="stream_out_32_TKEEP_int_regslice">31, 6, 4, 24</column>
<column name="stream_out_32_TLAST_int_regslice">31, 6, 1, 6</column>
<column name="stream_out_32_TSTRB_int_regslice">31, 6, 4, 24</column>
<column name="stream_out_32_TUSER_int_regslice">31, 6, 1, 6</column>
<column name="stream_out_32_TVALID_int_regslice">31, 6, 1, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="alpha_0_data_reg">8, 0, 8, 0</column>
<column name="alpha_0_vld_reg">0, 0, 1, 1</column>
<column name="alpha_read_reg_214">8, 0, 8, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_47_4_fu_140_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_116_ap_start_reg">1, 0, 1, 0</column>
<column name="mode_0_data_reg">32, 0, 32, 0</column>
<column name="mode_0_vld_reg">0, 0, 1, 1</column>
<column name="mode_read_reg_219">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, pixel_pack, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, pixel_pack, return value</column>
<column name="stream_in_24_TDATA">in, 24, axis, stream_in_24_V_data_V, pointer</column>
<column name="stream_in_24_TVALID">in, 1, axis, stream_in_24_V_last_V, pointer</column>
<column name="stream_in_24_TREADY">out, 1, axis, stream_in_24_V_last_V, pointer</column>
<column name="stream_in_24_TLAST">in, 1, axis, stream_in_24_V_last_V, pointer</column>
<column name="stream_in_24_TKEEP">in, 3, axis, stream_in_24_V_keep_V, pointer</column>
<column name="stream_in_24_TSTRB">in, 3, axis, stream_in_24_V_strb_V, pointer</column>
<column name="stream_in_24_TUSER">in, 1, axis, stream_in_24_V_user_V, pointer</column>
<column name="stream_out_32_TDATA">out, 32, axis, stream_out_32_V_data_V, pointer</column>
<column name="stream_out_32_TVALID">out, 1, axis, stream_out_32_V_last_V, pointer</column>
<column name="stream_out_32_TREADY">in, 1, axis, stream_out_32_V_last_V, pointer</column>
<column name="stream_out_32_TLAST">out, 1, axis, stream_out_32_V_last_V, pointer</column>
<column name="stream_out_32_TKEEP">out, 4, axis, stream_out_32_V_keep_V, pointer</column>
<column name="stream_out_32_TSTRB">out, 4, axis, stream_out_32_V_strb_V, pointer</column>
<column name="stream_out_32_TUSER">out, 1, axis, stream_out_32_V_user_V, pointer</column>
</table>
</item>
</section>
</profile>
