#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Wed Sep 16 08:58:28 2015
# Process ID: 2424
# Log file: C:/Users/Administrator/Desktop/wash_text1/planAhead_run_2/planAhead.log
# Journal file: C:/Users/Administrator/Desktop/wash_text1/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Administrator/Desktop/wash_text1/pa.fromNetlist.tcl
# create_project -name wash_text -dir "C:/Users/Administrator/Desktop/wash_text1/planAhead_run_2" -part xc3s100ecp132-4
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Administrator/Desktop/wash_text1/text.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Administrator/Desktop/wash_text1} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "text.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Administrator/Desktop/wash_text1/text.ucf' to fileset 'constrs_1'
# add_files [list {text.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design text.ngc ...
WARNING:NetListWriters:298 - No output is written to text.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_t_cmp_ge0000_lut<8 : 1> on block
   text is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_tss_cmp_ge0000_lut<8 : 1> on
   block text is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_Tt_addsub0000_cy<3 : 1> on block
   text is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file text.edif ...
ngc2edif: Total memory usage is 83436 kilobytes

Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design text.ngc ...
WARNING:NetListWriters:298 - No output is written to text.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_t_cmp_ge0000_lut<8 : 1> on block
   text is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_tss_cmp_ge0000_lut<8 : 1> on
   block text is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_Tt_addsub0000_cy<3 : 1> on block
   text is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file text.edif ...
ngc2edif: Total memory usage is 83436 kilobytes

Parsing EDIF File [./.Xil/PlanAhead-2424-admin44/ngc2edif/text.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-2424-admin44/ngc2edif/text.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/Administrator/Desktop/wash_text1/text.ucf]
Finished Parsing UCF File [C:/Users/Administrator/Desktop/wash_text1/text.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 1 instances

Phase 0 | Netlist Checksum: 7d8cfad3
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 500.988 ; gain = 101.180
startgroup
set_property package_pin K14 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin M12 [get_ports {C[0]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {C[1]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {C[2]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {C[3]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {C[4]}]
endgroup
startgroup
set_property package_pin H12 [get_ports {C[5]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {C[6]}]
endgroup
startgroup
set_property package_pin B8 [get_ports clk]
endgroup
startgroup
set_property package_pin N4 [get_ports ld]
endgroup
startgroup
set_property package_pin N5 [get_ports li]
endgroup
startgroup
set_property package_pin P6 [get_ports lo]
endgroup
startgroup
set_property package_pin P4 [get_ports lr]
endgroup
startgroup
set_property package_pin G1 [get_ports lw]
endgroup
startgroup
set_property package_pin M4 [get_ports mod]
endgroup
startgroup
set_property package_pin G12 [get_ports power]
endgroup
startgroup
set_property package_pin C11 [get_ports ss]
endgroup
startgroup
set_property package_pin P7 [get_ports vb]
endgroup
startgroup
set_property package_pin A7 [get_ports water]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
