/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [6:0] _02_;
  reg [9:0] _03_;
  reg [11:0] _04_;
  reg [3:0] _05_;
  reg [2:0] _06_;
  wire [5:0] celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [24:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [19:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [15:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [14:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [7:0] celloutsig_0_64z;
  wire [23:0] celloutsig_0_68z;
  wire [3:0] celloutsig_0_6z;
  wire [31:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [21:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [15:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [21:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = celloutsig_0_50z[2] ? celloutsig_0_28z : celloutsig_0_34z;
  assign celloutsig_0_13z = celloutsig_0_12z ? celloutsig_0_11z[3] : celloutsig_0_9z[4];
  assign celloutsig_0_31z = !(celloutsig_0_2z[1] ? celloutsig_0_13z : in_data[81]);
  assign celloutsig_0_16z = ~celloutsig_0_10z[4];
  assign celloutsig_0_42z = celloutsig_0_36z | ~(_00_);
  assign celloutsig_1_2z = in_data[166] | ~(celloutsig_1_1z[1]);
  assign celloutsig_1_19z = celloutsig_1_14z[1] | ~(celloutsig_1_5z);
  assign celloutsig_0_22z = celloutsig_0_8z[2] | ~(celloutsig_0_12z);
  assign celloutsig_1_5z = celloutsig_1_3z[10] | celloutsig_1_2z;
  assign celloutsig_0_21z = celloutsig_0_3z | celloutsig_0_2z[0];
  assign celloutsig_0_34z = ~(celloutsig_0_10z[6] ^ celloutsig_0_31z);
  assign celloutsig_0_35z = ~(celloutsig_0_32z ^ celloutsig_0_21z);
  assign celloutsig_1_7z = ~(in_data[143] ^ celloutsig_1_1z[0]);
  reg [3:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _20_ <= 4'h0;
    else _20_ <= { celloutsig_0_35z, celloutsig_0_24z };
  assign { _01_[3], _00_, _01_[1:0] } = _20_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 7'h00;
    else _02_ <= { _01_[3], _00_, _01_[1], celloutsig_0_6z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 10'h000;
    else _03_ <= { in_data[57:53], celloutsig_0_2z };
  reg [9:0] _23_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _23_ <= 10'h000;
    else _23_ <= { celloutsig_0_38z[8:7], celloutsig_0_49z, celloutsig_0_37z, celloutsig_0_24z, celloutsig_0_24z };
  assign out_data[41:32] = _23_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 12'h000;
    else _04_ <= in_data[178:167];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _06_ <= 3'h0;
    else _06_ <= in_data[53:51];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 4'h0;
    else _05_ <= celloutsig_0_10z[5:2];
  assign celloutsig_0_50z = { _02_[3], celloutsig_0_29z } / { 1'h1, celloutsig_0_0z[2], celloutsig_0_3z, celloutsig_0_3z, _01_[3], _00_, _01_[1:0], celloutsig_0_16z };
  assign celloutsig_1_3z = { _04_, celloutsig_1_2z } / { 1'h1, _04_[10:1], celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_16z = celloutsig_1_10z[9:5] / { 1'h1, in_data[120:119], celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_0_18z = { celloutsig_0_14z[22], celloutsig_0_17z } / { 1'h1, celloutsig_0_2z[3:0] };
  assign celloutsig_0_8z = { in_data[25:22], celloutsig_0_6z } / { 1'h1, celloutsig_0_2z[3], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_8z[7:1] / { 1'h1, celloutsig_0_8z[5:0] };
  assign celloutsig_0_17z = celloutsig_0_2z[3:0] / { 1'h1, celloutsig_0_8z[3:1] };
  assign celloutsig_0_27z = celloutsig_0_7z[13:11] / { 1'h1, _06_[1:0] };
  assign celloutsig_0_32z = { celloutsig_0_14z[12:2], celloutsig_0_0z } >= { celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_30z = { celloutsig_0_18z[4:2], celloutsig_0_15z, celloutsig_0_11z } >= { celloutsig_0_29z[3:2], celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_28z };
  assign celloutsig_0_3z = in_data[37:30] <= { celloutsig_0_0z[1:0], _06_, _06_ };
  assign celloutsig_0_53z = celloutsig_0_47z[3:1] <= celloutsig_0_9z[12:10];
  assign celloutsig_1_12z = { celloutsig_1_1z[7:1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z } <= in_data[109:96];
  assign celloutsig_0_57z = { celloutsig_0_2z[0], celloutsig_0_30z, celloutsig_0_52z } && { celloutsig_0_15z[6:5], celloutsig_0_32z };
  assign celloutsig_0_58z = { celloutsig_0_14z[15:10], celloutsig_0_3z } || _02_;
  assign celloutsig_0_28z = { _03_[8:6], _03_ } || in_data[37:25];
  assign celloutsig_0_15z = in_data[35:28] % { 1'h1, celloutsig_0_4z[9:3] };
  assign celloutsig_0_23z = celloutsig_0_4z[8:2] % { 1'h1, in_data[76:72], celloutsig_0_22z };
  assign celloutsig_0_38z = celloutsig_0_26z[15:0] * { celloutsig_0_25z[5:0], celloutsig_0_18z, celloutsig_0_33z };
  assign celloutsig_1_14z = { celloutsig_1_1z[5], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_3z } * { celloutsig_1_3z[12:1], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_19z = celloutsig_0_8z[7:3] * { _03_[6:4], celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_25z = { celloutsig_0_4z[2:1], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_22z } * { celloutsig_0_4z[13:12], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_21z, _05_ } * { celloutsig_0_4z[9:3], celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_22z };
  assign celloutsig_0_2z = celloutsig_0_0z[5:1] * celloutsig_0_0z[4:0];
  assign celloutsig_0_29z = celloutsig_0_14z[20:13] * { celloutsig_0_26z[9:6], celloutsig_0_17z };
  assign celloutsig_1_10z = celloutsig_1_1z[0] ? { in_data[146:127], celloutsig_1_7z, celloutsig_1_2z } : { in_data[128:113], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_14z = celloutsig_0_11z[4] ? celloutsig_0_7z[29:5] : { celloutsig_0_10z[6:3], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_37z = { celloutsig_0_14z[23], celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_31z } != { celloutsig_0_25z[7:0], celloutsig_0_0z };
  assign celloutsig_1_11z = { _04_[5:2], celloutsig_1_1z } != in_data[127:116];
  assign celloutsig_0_40z = ~ { celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_16z };
  assign celloutsig_0_4z = ~ { in_data[54:49], celloutsig_0_2z, _06_, celloutsig_0_3z };
  assign celloutsig_0_24z = ~ celloutsig_0_0z[3:1];
  assign celloutsig_0_68z = { celloutsig_0_19z, celloutsig_0_50z, celloutsig_0_57z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_58z } | { celloutsig_0_47z[5:0], out_data[41:32], celloutsig_0_64z };
  assign celloutsig_0_9z = celloutsig_0_7z[16:3] | { _03_[6:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_7z[20:3], _06_ } | { celloutsig_0_9z[11:2], celloutsig_0_2z, _06_, _06_ };
  assign celloutsig_0_43z = ~^ celloutsig_0_9z;
  assign celloutsig_0_49z = ~^ celloutsig_0_2z[3:1];
  assign celloutsig_0_6z = { _06_[2], _06_ } >> celloutsig_0_4z[10:7];
  assign celloutsig_1_9z = { celloutsig_1_1z[4], celloutsig_1_3z, celloutsig_1_1z } << { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[13:8] <<< in_data[85:80];
  assign celloutsig_0_47z = { celloutsig_0_25z[2:1], celloutsig_0_6z, celloutsig_0_43z } <<< { celloutsig_0_19z[4:2], celloutsig_0_40z, celloutsig_0_34z };
  assign celloutsig_1_1z = in_data[161:154] <<< in_data[186:179];
  assign celloutsig_1_6z = in_data[184:180] <<< { _04_[8:5], celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[95], celloutsig_0_2z, celloutsig_0_3z, _03_, celloutsig_0_4z } <<< { _03_[6:4], _03_, celloutsig_0_2z, celloutsig_0_2z, _06_, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_16z[2:0] <<< celloutsig_1_9z[19:17];
  assign celloutsig_0_33z = celloutsig_0_0z[4:0] ^ { celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_13z };
  assign celloutsig_0_64z = celloutsig_0_15z ^ { celloutsig_0_19z[4:2], celloutsig_0_53z, celloutsig_0_42z, celloutsig_0_40z };
  assign celloutsig_0_36z = ~((celloutsig_0_3z & celloutsig_0_32z) | in_data[12]);
  assign celloutsig_0_12z = ~((celloutsig_0_11z[4] & celloutsig_0_8z[1]) | celloutsig_0_11z[1]);
  assign _01_[2] = _00_;
  assign { out_data[130:128], out_data[96], out_data[23:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z };
endmodule
