<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FDCPE_XLXI_1/alarm: FDCPE port map (XLXI_1/alarm,XLXI_1/alarm_D,clk,NOT rst,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/alarm_D <= ((XLXI_1/alarm AND NOT XLXI_1/state_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_1/alarm AND XLXI_1/state_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(1) AND XLXI_1/alarm AND data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(1) AND XLXI_1/alarm AND NOT data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(2) AND XLXI_1/alarm AND NOT lastkey AND data(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP10_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_1/alarm AND NOT XLXI_1/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(1) AND lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/state_FSM_FFd1 AND data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(1) AND lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/state_FSM_FFd1 AND NOT data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(2) AND lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/state_FSM_FFd1 AND NOT data(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(2) AND lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/state_FSM_FFd1 AND data(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(0) AND XLXI_1/alarm AND NOT lastkey AND NOT data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND XLXI_1/alarm AND NOT lastkey AND data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(2) AND XLXI_1/alarm AND NOT lastkey AND NOT data(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(3) AND XLXI_1/alarm AND NOT lastkey AND NOT data(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(3) AND XLXI_1/alarm AND NOT lastkey AND data(3)));
</td></tr><tr><td>
FDCPE_XLXI_1/state_FSM_FFd1: FDCPE port map (XLXI_1/state_FSM_FFd1,XLXI_1/state_FSM_FFd1_D,clk,NOT rst,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/state_FSM_FFd1_D <= ((XLXI_13/state_FSM_FFd1.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(0) AND chalenge(1) AND chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	data(0) AND NOT data(2) AND NOT data(3) AND NOT data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(0) AND chalenge(1) AND NOT chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	data(0) AND data(2) AND NOT data(3) AND NOT data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(0) AND NOT chalenge(1) AND chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	data(0) AND NOT data(2) AND NOT data(3) AND data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND chalenge(1) AND NOT chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(0) AND data(2) AND data(3) AND NOT data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND NOT chalenge(1) AND NOT chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(0) AND data(2) AND data(3) AND data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (resetChecker_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(0) AND chalenge(1) AND NOT chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	data(0) AND data(2) AND data(3) AND NOT data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(0) AND NOT chalenge(1) AND chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	data(0) AND NOT data(2) AND data(3) AND data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(0) AND NOT chalenge(1) AND NOT chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	data(0) AND data(2) AND data(3) AND data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND chalenge(1) AND chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(0) AND NOT data(2) AND data(3) AND NOT data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND NOT chalenge(1) AND chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(0) AND NOT data(2) AND data(3) AND data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(0) AND NOT chalenge(1) AND NOT chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	data(0) AND data(2) AND NOT data(3) AND data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND chalenge(1) AND chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(0) AND NOT data(2) AND NOT data(3) AND NOT data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND chalenge(1) AND NOT chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(0) AND data(2) AND NOT data(3) AND NOT data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND NOT chalenge(1) AND chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(0) AND NOT data(2) AND NOT data(3) AND data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND NOT chalenge(1) AND NOT chalenge(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT chalenge(3) AND XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(0) AND data(2) AND NOT data(3) AND data(1)));
</td></tr><tr><td>
FDCPE_XLXI_1/state_FSM_FFd2: FDCPE port map (XLXI_1/state_FSM_FFd2,XLXI_1/state_FSM_FFd2_D,clk,NOT rst,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/state_FSM_FFd2_D <= ((chalenge(0) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(2) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(3) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(3) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	data(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(2) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	data(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/state_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(1) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(1) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT data(1)));
</td></tr><tr><td>
FTCPE_XLXI_1/state_FSM_FFd3: FTCPE port map (XLXI_1/state_FSM_FFd3,XLXI_1/state_FSM_FFd3_T,clk,NOT rst,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/state_FSM_FFd3_T <= ((NOT XLXI_12/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/state_FSM_FFd1 AND XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_9/timer(5)));
</td></tr><tr><td>
FDCPE_XLXI_12/state_FSM_FFd1: FDCPE port map (XLXI_12/state_FSM_FFd1,XLXI_12/state_FSM_FFd1_D,lowClk,NOT chalenge_3_OBUF/chalenge_3_OBUF_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/state_FSM_FFd1_D <= ((rcv AND NOT XLXI_12/state_FSM_FFd5 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rcv AND NOT XLXI_12/state_FSM_FFd5 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/state_FSM_FFd2 AND NOT XLXI_12/state_FSM_FFd5 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd3 AND NOT XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rcv AND NOT XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd5 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd5 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd3));
</td></tr><tr><td>
FTCPE_XLXI_12/state_FSM_FFd2: FTCPE port map (XLXI_12/state_FSM_FFd2,XLXI_12/state_FSM_FFd2_T,lowClk,NOT chalenge_3_OBUF/chalenge_3_OBUF_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/state_FSM_FFd2_T <= ((NOT XLXI_12/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd5 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd3 AND NOT XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd3 AND NOT XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT rcv AND XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd2 AND NOT XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rcv AND XLXI_12/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd5 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rcv AND XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rcv AND NOT XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd5));
</td></tr><tr><td>
FDCPE_XLXI_12/state_FSM_FFd3: FDCPE port map (XLXI_12/state_FSM_FFd3,XLXI_12/state_FSM_FFd3_D,lowClk,NOT chalenge_3_OBUF/chalenge_3_OBUF_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/state_FSM_FFd3_D <= ((rcv AND XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rcv AND NOT XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rcv AND NOT XLXI_12/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd5 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rcv AND XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4));
</td></tr><tr><td>
FDCPE_XLXI_12/state_FSM_FFd4: FDCPE port map (XLXI_12/state_FSM_FFd4,XLXI_12/state_FSM_FFd4_D,lowClk,NOT chalenge_3_OBUF/chalenge_3_OBUF_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/state_FSM_FFd4_D <= ((NOT rcv AND XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd3 AND NOT XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT rcv AND NOT XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd2 AND NOT XLXI_12/state_FSM_FFd5 AND XLXI_12/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_12/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT rcv AND XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd3));
</td></tr><tr><td>
FDCPE_XLXI_12/state_FSM_FFd5: FDCPE port map (XLXI_12/state_FSM_FFd5,XLXI_12/state_FSM_FFd5_D,lowClk,NOT chalenge_3_OBUF/chalenge_3_OBUF_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_12/state_FSM_FFd5_D <= ((NOT rcv AND XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT rcv AND NOT XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT rcv AND NOT XLXI_12/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd2 AND NOT XLXI_12/state_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd5));
</td></tr><tr><td>
FDCPE_XLXI_13/state_FSM_FFd1: FDCPE port map (XLXI_13/state_FSM_FFd1,XLXI_13/state_FSM_FFd1_D,clk,NOT rst,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_13/state_FSM_FFd1_D <= ((XLXI_13/state_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_13/state_FSM_FFd1 AND NOT trig));
</td></tr><tr><td>
FDCPE_XLXI_13/state_FSM_FFd2: FDCPE port map (XLXI_13/state_FSM_FFd2,XLXI_13/state_FSM_FFd2_D,clk,NOT rst,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_13/state_FSM_FFd2_D <= (NOT XLXI_13/state_FSM_FFd1 AND NOT trig AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_13/state_FSM_FFd2);
</td></tr><tr><td>
FTCPE_XLXI_9/timer0: FTCPE port map (XLXI_9/timer(0),'1',lowClk,XLXN_30,'0');
</td></tr><tr><td>
FTCPE_XLXI_9/timer1: FTCPE port map (XLXI_9/timer(1),XLXI_9/timer(0),lowClk,XLXN_30,'0');
</td></tr><tr><td>
FTCPE_XLXI_9/timer2: FTCPE port map (XLXI_9/timer(2),XLXI_9/timer_T(2),lowClk,XLXN_30,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_9/timer_T(2) <= (XLXI_9/timer(0) AND XLXI_9/timer(1));
</td></tr><tr><td>
FTCPE_XLXI_9/timer3: FTCPE port map (XLXI_9/timer(3),XLXI_9/timer_T(3),lowClk,XLXN_30,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_9/timer_T(3) <= (XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_9/timer(2));
</td></tr><tr><td>
FTCPE_XLXI_9/timer4: FTCPE port map (XLXI_9/timer(4),XLXI_9/timer_T(4),lowClk,XLXN_30,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_9/timer_T(4) <= (XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_9/timer(2) AND XLXI_9/timer(3));
</td></tr><tr><td>
FTCPE_XLXI_9/timer5: FTCPE port map (XLXI_9/timer(5),XLXI_9/timer_T(5),lowClk,XLXN_30,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_9/timer_T(5) <= (XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4));
</td></tr><tr><td>
FDCPE_XLXN_110: FDCPE port map (XLXN_110,XLXN_110_D,clk,NOT rst,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_110_D <= ((NOT XLXI_13/state_FSM_FFd1 AND NOT trig AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_13/state_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_13/state_FSM_FFd1 AND XLXN_110));
</td></tr><tr><td>
FDCPE_XLXN_30: FDCPE port map (XLXN_30,XLXN_30_D,clk,'0','0',rst);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_30_D <= ((XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_1/state_FSM_FFd3 AND XLXI_1/state_FSM_FFd1));
</td></tr><tr><td>
FDCPE_XLXN_4: FDCPE port map (XLXN_4,XLXN_4_D,clk,'0','0',rst);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_4_D <= ((chalenge(0) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND NOT data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(3) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND NOT data(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(3) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND data(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(1) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(1) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND NOT data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(2) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND data(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(2) AND NOT lastkey AND XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd3 AND NOT data(2)));
</td></tr><tr><td>
FDCPE_XLXN_85: FDCPE port map (XLXN_85,XLXN_85_D,clk,'0','0',rst);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_85_D <= (XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/state_FSM_FFd1);
</td></tr><tr><td>
FDCPE_chalenge0: FDCPE port map (chalenge(0),rcv,lowClk,NOT chalenge_3_OBUF/chalenge_3_OBUF_RSTF__$INT,'0',chalenge_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chalenge_CE(0) <= (XLXI_12/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd5);
</td></tr><tr><td>
FDCPE_chalenge1: FDCPE port map (chalenge(1),rcv,lowClk,NOT chalenge_3_OBUF/chalenge_3_OBUF_RSTF__$INT,'0',chalenge_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chalenge_CE(1) <= (NOT XLXI_12/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd3);
</td></tr><tr><td>
FDCPE_chalenge2: FDCPE port map (chalenge(2),rcv,lowClk,NOT chalenge_3_OBUF/chalenge_3_OBUF_RSTF__$INT,'0',chalenge_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chalenge_CE(2) <= (XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd5 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd3);
</td></tr><tr><td>
FDCPE_chalenge3: FDCPE port map (chalenge(3),rcv,lowClk,NOT chalenge_3_OBUF/chalenge_3_OBUF_RSTF__$INT,'0',chalenge_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chalenge_CE(3) <= (NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd5 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_12/state_FSM_FFd3);
</td></tr><tr><td>
</td></tr><tr><td>
chalenge_3_OBUF/chalenge_3_OBUF_RSTF__$INT <= (rst AND XLXN_85);
</td></tr><tr><td>
FDCPE_getRand: FDCPE port map (getRand,getRand_D,clk,'0','0',rst);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;getRand_D <= (NOT XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/state_FSM_FFd1);
</td></tr><tr><td>
FDCPE_larm: FDCPE port map (larm,larm_D,clk,'0','0',rst);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;larm_D <= (XLXI_1/alarm AND NOT XLXI_1/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/state_FSM_FFd1);
</td></tr><tr><td>
FTCPE_lastkey: FTCPE port map (lastkey,'1',XLXN_4,sendEnable,'0');
</td></tr><tr><td>
FDCPE_okLmp: FDCPE port map (okLmp,okLmp_D,clk,'0','0',rst);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;okLmp_D <= ((chalenge(0) AND lastkey AND data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(2) AND lastkey AND data(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(2) AND NOT lastkey AND NOT data(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (larm_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(0) AND NOT lastkey AND NOT data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND lastkey AND NOT data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(0) AND NOT lastkey AND data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(3) AND lastkey AND data(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(3) AND NOT lastkey AND NOT data(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(1) AND data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT chalenge(1) AND NOT data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(2) AND lastkey AND NOT data(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (chalenge(2) AND NOT lastkey AND data(2)));
</td></tr><tr><td>
FDCPE_resetChecker: FDCPE port map (resetChecker,resetChecker_D,clk,'0','0',rst);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resetChecker_D <= (XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd1);
</td></tr><tr><td>
FDCPE_sendEnable: FDCPE port map (sendEnable,sendEnable_D,clk,'0','0',rst);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sendEnable_D <= (XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd1);
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
