Classic Timing Analyzer report for Counter_Project
Thu Dec 19 22:36:36 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------+----+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 5.985 ns                                       ; A0   ; f0 ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A2   ; X0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A2           ; X0~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A2           ; X0           ; clk        ; clk      ; None                        ; None                      ; 0.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A2           ; x1           ; clk        ; clk      ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A2           ; x1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A2           ; A0           ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A2           ; A0~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A2           ; A1           ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A0~DUPLICATE ; A2           ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A0~DUPLICATE ; A2~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A0           ; X0~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A0~DUPLICATE ; x1           ; clk        ; clk      ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A0~DUPLICATE ; x1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A0           ; X0           ; clk        ; clk      ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; X0~DUPLICATE ; A0           ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; X0~DUPLICATE ; A0~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; X0           ; A2           ; clk        ; clk      ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; X0~DUPLICATE ; x1           ; clk        ; clk      ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A0~DUPLICATE ; A1           ; clk        ; clk      ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; X0~DUPLICATE ; x1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; X0           ; A2~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; x1~DUPLICATE ; A2           ; clk        ; clk      ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; x1~DUPLICATE ; A1           ; clk        ; clk      ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; x1~DUPLICATE ; A2~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; x1           ; A0           ; clk        ; clk      ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; x1           ; A0~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; x1           ; X0~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; x1           ; X0           ; clk        ; clk      ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A1           ; X0           ; clk        ; clk      ; None                        ; None                      ; 0.484 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A1           ; X0~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.483 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A1           ; x1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.481 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A1           ; x1           ; clk        ; clk      ; None                        ; None                      ; 0.480 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A1           ; A2           ; clk        ; clk      ; None                        ; None                      ; 0.475 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A1           ; A2~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.474 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A1           ; A0           ; clk        ; clk      ; None                        ; None                      ; 0.472 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A1           ; A0~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.471 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; X0           ; A1           ; clk        ; clk      ; None                        ; None                      ; 0.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A0           ; A0           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A2           ; A2           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; X0~DUPLICATE ; X0~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; x1           ; x1           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A1           ; A1           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A0~DUPLICATE ; A0~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; x1~DUPLICATE ; x1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; X0           ; X0           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; A2~DUPLICATE ; A2~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tco                                                                ;
+-------+--------------+------------+--------------+----+------------+
; Slack ; Required tco ; Actual tco ; From         ; To ; From Clock ;
+-------+--------------+------------+--------------+----+------------+
; N/A   ; None         ; 5.985 ns   ; A0           ; f0 ; clk        ;
; N/A   ; None         ; 5.512 ns   ; A1           ; f1 ; clk        ;
; N/A   ; None         ; 5.462 ns   ; A2~DUPLICATE ; f2 ; clk        ;
+-------+--------------+------------+--------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Dec 19 22:36:36 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Counter_Project -c Counter_Project --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "A2" and destination register "X0~DUPLICATE"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.789 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y13_N25; Fanout = 8; REG Node = 'A2'
            Info: 2: + IC(0.277 ns) + CELL(0.357 ns) = 0.634 ns; Loc. = LCCOMB_X2_Y13_N2; Fanout = 1; COMB Node = 'X0~1DUPLICATE'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.789 ns; Loc. = LCFF_X2_Y13_N3; Fanout = 5; REG Node = 'X0~DUPLICATE'
            Info: Total cell delay = 0.512 ns ( 64.89 % )
            Info: Total interconnect delay = 0.277 ns ( 35.11 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X2_Y13_N3; Fanout = 5; REG Node = 'X0~DUPLICATE'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
            Info: - Longest clock path from clock "clk" to source register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X2_Y13_N25; Fanout = 8; REG Node = 'A2'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "f0" through register "A0" is 5.985 ns
    Info: + Longest clock path from clock "clk" to source register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X2_Y13_N17; Fanout = 4; REG Node = 'A0'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.415 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y13_N17; Fanout = 4; REG Node = 'A0'
        Info: 2: + IC(1.463 ns) + CELL(1.952 ns) = 3.415 ns; Loc. = PIN_E16; Fanout = 0; PIN Node = 'f0'
        Info: Total cell delay = 1.952 ns ( 57.16 % )
        Info: Total interconnect delay = 1.463 ns ( 42.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Thu Dec 19 22:36:36 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


