{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528122487951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528122487954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 17:28:07 2018 " "Processing started: Mon Jun 04 17:28:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528122487954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122487954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiement_digital_recorder -c experiement_digital_recorder " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiement_digital_recorder -c experiement_digital_recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122487954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528122488775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528122488775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiement_digital_recorder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiement_digital_recorder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiement_digital_recorder " "Found entity 1: experiement_digital_recorder" {  } { { "experiement_digital_recorder.bdf" "" { Schematic "Z:/Lab_git/lab_project/Looper_trial/experiement_digital_recorder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122498053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122498053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behave " "Found design unit 1: prescaler-behave" {  } { { "prescaler.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/prescaler.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122498492 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/prescaler.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122498492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122498492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/Lab_git/lab_project/Looper_trial/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122499722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter-addr_counter_arch " "Found design unit 1: addr_counter-addr_counter_arch" {  } { { "addr_counter.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/addr_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499733 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "addr_counter.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/addr_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122499733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Found design unit 1: dpram-SYN" {  } { { "dpram.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/dpram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499742 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/dpram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122499742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recorder_module_looper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recorder_module_looper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recorder_module_looper " "Found entity 1: recorder_module_looper" {  } { { "recorder_module_looper.bdf" "" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122499749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file looper_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Looper_integrator-arc_Looper_integrator " "Found design unit 1: Looper_integrator-arc_Looper_integrator" {  } { { "Looper_integrator.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/Looper_integrator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499757 ""} { "Info" "ISGN_ENTITY_NAME" "1 Looper_integrator " "Found entity 1: Looper_integrator" {  } { { "Looper_integrator.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/Looper_integrator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122499757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler_new-behave " "Found design unit 1: prescaler_new-behave" {  } { { "prescaler_new.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/prescaler_new.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499763 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler_new " "Found entity 1: prescaler_new" {  } { { "prescaler_new.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/prescaler_new.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122499763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_counter_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_counter_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter_new-addr_counter_new_arch " "Found design unit 1: addr_counter_new-addr_counter_new_arch" {  } { { "addr_counter_new.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/addr_counter_new.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499770 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter_new " "Found entity 1: addr_counter_new" {  } { { "addr_counter_new.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/addr_counter_new.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122499770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm/loopersm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm/loopersm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LooperSM-arc_LooperSM " "Found design unit 1: LooperSM-arc_LooperSM" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499781 ""} { "Info" "ISGN_ENTITY_NAME" "1 LooperSM " "Found entity 1: LooperSM" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122499781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122499781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiement_digital_recorder " "Elaborating entity \"experiement_digital_recorder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528122500968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller audio_codec_controller:audio_codec_controller_inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"audio_codec_controller:audio_codec_controller_inst\"" {  } { { "experiement_digital_recorder.bdf" "audio_codec_controller_inst" { Schematic "Z:/Lab_git/lab_project/Looper_trial/experiement_digital_recorder.bdf" { { 160 912 1184 368 "audio_codec_controller_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122501012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Looper_integrator Looper_integrator:inst3 " "Elaborating entity \"Looper_integrator\" for hierarchy \"Looper_integrator:inst3\"" {  } { { "experiement_digital_recorder.bdf" "inst3" { Schematic "Z:/Lab_git/lab_project/Looper_trial/experiement_digital_recorder.bdf" { { 208 592 816 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122501202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recorder_module_looper recorder_module_looper:inst " "Elaborating entity \"recorder_module_looper\" for hierarchy \"recorder_module_looper:inst\"" {  } { { "experiement_digital_recorder.bdf" "inst" { Schematic "Z:/Lab_git/lab_project/Looper_trial/experiement_digital_recorder.bdf" { { 208 264 496 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122501246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler recorder_module_looper:inst\|prescaler:inst27 " "Elaborating entity \"prescaler\" for hierarchy \"recorder_module_looper:inst\|prescaler:inst27\"" {  } { { "recorder_module_looper.bdf" "inst27" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { 248 88 304 360 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122501287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT recorder_module_looper:inst\|LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"recorder_module_looper:inst\|LPM_CONSTANT:inst\"" {  } { { "recorder_module_looper.bdf" "inst" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { 280 -152 -40 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122501402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|LPM_CONSTANT:inst\"" {  } { { "recorder_module_looper.bdf" "" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { 280 -152 -40 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122501436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|LPM_CONSTANT:inst " "Instantiated megafunction \"recorder_module_looper:inst\|LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 2047 " "Parameter \"LPM_CVALUE\" = \"2047\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501436 ""}  } { { "recorder_module_looper.bdf" "" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { 280 -152 -40 328 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528122501436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter recorder_module_looper:inst\|addr_counter:inst4 " "Elaborating entity \"addr_counter\" for hierarchy \"recorder_module_looper:inst\|addr_counter:inst4\"" {  } { { "recorder_module_looper.bdf" "inst4" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { 120 392 576 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122501436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram recorder_module_looper:inst\|dpram:inst1 " "Elaborating entity \"dpram\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\"" {  } { { "recorder_module_looper.bdf" "inst1" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { 88 960 1216 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122501480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\"" {  } { { "dpram.vhd" "altsyncram_component" { Text "Z:/Lab_git/lab_project/Looper_trial/dpram.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122501609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\"" {  } { { "dpram.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/dpram.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122501651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122501651 ""}  } { { "dpram.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/dpram.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528122501651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6v3 " "Found entity 1: altsyncram_o6v3" {  } { { "db/altsyncram_o6v3.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/altsyncram_o6v3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122501812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122501812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o6v3 recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated " "Elaborating entity \"altsyncram_o6v3\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122501813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122502130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122502130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|decode_sma:decode2 " "Elaborating entity \"decode_sma\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|decode_sma:decode2\"" {  } { { "db/altsyncram_o6v3.tdf" "decode2" { Text "Z:/Lab_git/lab_project/Looper_trial/db/altsyncram_o6v3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122502130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rib " "Found entity 1: mux_rib" {  } { { "db/mux_rib.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/mux_rib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122502268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122502268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rib recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|mux_rib:mux3 " "Elaborating entity \"mux_rib\" for hierarchy \"recorder_module_looper:inst\|dpram:inst1\|altsyncram:altsyncram_component\|altsyncram_o6v3:auto_generated\|mux_rib:mux3\"" {  } { { "db/altsyncram_o6v3.tdf" "mux3" { Text "Z:/Lab_git/lab_project/Looper_trial/db/altsyncram_o6v3.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122502268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE recorder_module_looper:inst\|LPM_COMPARE:inst24 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"recorder_module_looper:inst\|LPM_COMPARE:inst24\"" {  } { { "recorder_module_looper.bdf" "inst24" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { -16 112 240 112 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122502388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|LPM_COMPARE:inst24 " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|LPM_COMPARE:inst24\"" {  } { { "recorder_module_looper.bdf" "" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { -16 112 240 112 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122502427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|LPM_COMPARE:inst24 " "Instantiated megafunction \"recorder_module_looper:inst\|LPM_COMPARE:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122502427 ""}  } { { "recorder_module_looper.bdf" "" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { -16 112 240 112 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528122502427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ihd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ihd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ihd " "Found entity 1: cmpr_ihd" {  } { { "db/cmpr_ihd.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/cmpr_ihd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122502476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122502476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ihd recorder_module_looper:inst\|LPM_COMPARE:inst24\|cmpr_ihd:auto_generated " "Elaborating entity \"cmpr_ihd\" for hierarchy \"recorder_module_looper:inst\|LPM_COMPARE:inst24\|cmpr_ihd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122502476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT recorder_module_looper:inst\|LPM_CONSTANT:inst3 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"recorder_module_looper:inst\|LPM_CONSTANT:inst3\"" {  } { { "recorder_module_looper.bdf" "inst3" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { 296 696 808 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122502547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "recorder_module_looper:inst\|LPM_CONSTANT:inst3 " "Elaborated megafunction instantiation \"recorder_module_looper:inst\|LPM_CONSTANT:inst3\"" {  } { { "recorder_module_looper.bdf" "" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { 296 696 808 344 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122502592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "recorder_module_looper:inst\|LPM_CONSTANT:inst3 " "Instantiated megafunction \"recorder_module_looper:inst\|LPM_CONSTANT:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122502593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122502593 ""}  } { { "recorder_module_looper.bdf" "" { Schematic "Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf" { { 296 696 808 344 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528122502593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LooperSM LooperSM:inst1 " "Elaborating entity \"LooperSM\" for hierarchy \"LooperSM:inst1\"" {  } { { "experiement_digital_recorder.bdf" "inst1" { Schematic "Z:/Lab_git/lab_project/Looper_trial/experiement_digital_recorder.bdf" { { 440 192 448 680 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122502593 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stpCounter LooperSM.vhd(81) " "Verilog HDL or VHDL warning at LooperSM.vhd(81): object \"stpCounter\" assigned a value but never read" {  } { { "SM/LooperSM.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528122502595 "|experiement_digital_recorder|LooperSM:inst1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7k84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7k84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7k84 " "Found entity 1: altsyncram_7k84" {  } { { "db/altsyncram_7k84.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/altsyncram_7k84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122505963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122505963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122506300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122506300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122506482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122506482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qai " "Found entity 1: cntr_qai" {  } { { "db/cntr_qai.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/cntr_qai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122506909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122506909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122507018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122507018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122507194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122507194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122507440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122507440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122507536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122507536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122507684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122507684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122507774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122507774 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122508709 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1528122508881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.04.17:28:33 Progress: Loading sld6ddbbe67/alt_sld_fab_wrapper_hw.tcl " "2018.06.04.17:28:33 Progress: Loading sld6ddbbe67/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122513039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122515421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122515602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122516949 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122517085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122517219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122517376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122517386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122517389 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1528122518122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ddbbe67/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6ddbbe67/alt_sld_fab.v" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122518430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122518430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122518540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122518540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122518547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122518547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122518639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122518639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122518745 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122518745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122518745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122518834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122518834 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1528122520388 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1528122520388 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1528122520388 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1528122520388 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_IMPORTED" "audio_codec_controller:audio_codec_controller_inst " "Partition \"audio_codec_controller:audio_codec_controller_inst\" does not require synthesis because its netlist was imported from a bottom-up project" {  } {  } 0 12227 "Partition \"%1!s!\" does not require synthesis because its netlist was imported from a bottom-up project" 0 0 "Design Software" 0 -1 1528122520389 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1528122520389 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "LoopStartSM " "Node \"LoopStartSM\" is missing source" {  } { { "experiement_digital_recorder.bdf" "LoopStartSM" { Schematic "Z:/Lab_git/lab_project/Looper_trial/experiement_digital_recorder.bdf" { { 304 88 264 321 "LoopStartSM" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1528122520884 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "827 " "Peak virtual memory: 827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528122522622 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 04 17:28:42 2018 " "Processing ended: Mon Jun 04 17:28:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528122522622 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528122522622 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528122522622 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122522622 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1528122524808 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122524810 ""}
