# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name temp_dest \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest \
    op interface \
    ports { temp_dest_address0 { O 12 vector } temp_dest_ce0 { O 1 bit } temp_dest_we0 { O 1 bit } temp_dest_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name temp_dest_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_1 \
    op interface \
    ports { temp_dest_1_address0 { O 12 vector } temp_dest_1_ce0 { O 1 bit } temp_dest_1_we0 { O 1 bit } temp_dest_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name temp_dest_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_2 \
    op interface \
    ports { temp_dest_2_address0 { O 12 vector } temp_dest_2_ce0 { O 1 bit } temp_dest_2_we0 { O 1 bit } temp_dest_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name temp_dest_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_3 \
    op interface \
    ports { temp_dest_3_address0 { O 12 vector } temp_dest_3_ce0 { O 1 bit } temp_dest_3_we0 { O 1 bit } temp_dest_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name temp_dest_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_4 \
    op interface \
    ports { temp_dest_4_address0 { O 12 vector } temp_dest_4_ce0 { O 1 bit } temp_dest_4_we0 { O 1 bit } temp_dest_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name temp_dest_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_5 \
    op interface \
    ports { temp_dest_5_address0 { O 12 vector } temp_dest_5_ce0 { O 1 bit } temp_dest_5_we0 { O 1 bit } temp_dest_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name temp_dest_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_6 \
    op interface \
    ports { temp_dest_6_address0 { O 12 vector } temp_dest_6_ce0 { O 1 bit } temp_dest_6_we0 { O 1 bit } temp_dest_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name temp_dest_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_7 \
    op interface \
    ports { temp_dest_7_address0 { O 12 vector } temp_dest_7_ce0 { O 1 bit } temp_dest_7_we0 { O 1 bit } temp_dest_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name temp_dest_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_8 \
    op interface \
    ports { temp_dest_8_address0 { O 12 vector } temp_dest_8_ce0 { O 1 bit } temp_dest_8_we0 { O 1 bit } temp_dest_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name temp_dest_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_9 \
    op interface \
    ports { temp_dest_9_address0 { O 12 vector } temp_dest_9_ce0 { O 1 bit } temp_dest_9_we0 { O 1 bit } temp_dest_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name temp_dest_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_10 \
    op interface \
    ports { temp_dest_10_address0 { O 12 vector } temp_dest_10_ce0 { O 1 bit } temp_dest_10_we0 { O 1 bit } temp_dest_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name temp_dest_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_11 \
    op interface \
    ports { temp_dest_11_address0 { O 12 vector } temp_dest_11_ce0 { O 1 bit } temp_dest_11_we0 { O 1 bit } temp_dest_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name temp_dest_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_12 \
    op interface \
    ports { temp_dest_12_address0 { O 12 vector } temp_dest_12_ce0 { O 1 bit } temp_dest_12_we0 { O 1 bit } temp_dest_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name temp_dest_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_13 \
    op interface \
    ports { temp_dest_13_address0 { O 12 vector } temp_dest_13_ce0 { O 1 bit } temp_dest_13_we0 { O 1 bit } temp_dest_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name temp_dest_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_14 \
    op interface \
    ports { temp_dest_14_address0 { O 12 vector } temp_dest_14_ce0 { O 1 bit } temp_dest_14_we0 { O 1 bit } temp_dest_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name temp_dest_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename temp_dest_15 \
    op interface \
    ports { temp_dest_15_address0 { O 12 vector } temp_dest_15_ce0 { O 1 bit } temp_dest_15_we0 { O 1 bit } temp_dest_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'temp_dest_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name power_dest \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest \
    op interface \
    ports { power_dest_address0 { O 11 vector } power_dest_ce0 { O 1 bit } power_dest_we0 { O 1 bit } power_dest_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name power_dest_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_1 \
    op interface \
    ports { power_dest_1_address0 { O 11 vector } power_dest_1_ce0 { O 1 bit } power_dest_1_we0 { O 1 bit } power_dest_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name power_dest_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_2 \
    op interface \
    ports { power_dest_2_address0 { O 11 vector } power_dest_2_ce0 { O 1 bit } power_dest_2_we0 { O 1 bit } power_dest_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name power_dest_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_3 \
    op interface \
    ports { power_dest_3_address0 { O 11 vector } power_dest_3_ce0 { O 1 bit } power_dest_3_we0 { O 1 bit } power_dest_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name power_dest_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_4 \
    op interface \
    ports { power_dest_4_address0 { O 11 vector } power_dest_4_ce0 { O 1 bit } power_dest_4_we0 { O 1 bit } power_dest_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name power_dest_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_5 \
    op interface \
    ports { power_dest_5_address0 { O 11 vector } power_dest_5_ce0 { O 1 bit } power_dest_5_we0 { O 1 bit } power_dest_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name power_dest_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_6 \
    op interface \
    ports { power_dest_6_address0 { O 11 vector } power_dest_6_ce0 { O 1 bit } power_dest_6_we0 { O 1 bit } power_dest_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name power_dest_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_7 \
    op interface \
    ports { power_dest_7_address0 { O 11 vector } power_dest_7_ce0 { O 1 bit } power_dest_7_we0 { O 1 bit } power_dest_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name power_dest_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_8 \
    op interface \
    ports { power_dest_8_address0 { O 11 vector } power_dest_8_ce0 { O 1 bit } power_dest_8_we0 { O 1 bit } power_dest_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name power_dest_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_9 \
    op interface \
    ports { power_dest_9_address0 { O 11 vector } power_dest_9_ce0 { O 1 bit } power_dest_9_we0 { O 1 bit } power_dest_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name power_dest_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_10 \
    op interface \
    ports { power_dest_10_address0 { O 11 vector } power_dest_10_ce0 { O 1 bit } power_dest_10_we0 { O 1 bit } power_dest_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name power_dest_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_11 \
    op interface \
    ports { power_dest_11_address0 { O 11 vector } power_dest_11_ce0 { O 1 bit } power_dest_11_we0 { O 1 bit } power_dest_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name power_dest_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_12 \
    op interface \
    ports { power_dest_12_address0 { O 11 vector } power_dest_12_ce0 { O 1 bit } power_dest_12_we0 { O 1 bit } power_dest_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name power_dest_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_13 \
    op interface \
    ports { power_dest_13_address0 { O 11 vector } power_dest_13_ce0 { O 1 bit } power_dest_13_we0 { O 1 bit } power_dest_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name power_dest_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_14 \
    op interface \
    ports { power_dest_14_address0 { O 11 vector } power_dest_14_ce0 { O 1 bit } power_dest_14_we0 { O 1 bit } power_dest_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name power_dest_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename power_dest_15 \
    op interface \
    ports { power_dest_15_address0 { O 11 vector } power_dest_15_ce0 { O 1 bit } power_dest_15_we0 { O 1 bit } power_dest_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'power_dest_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name temp1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp1 \
    op interface \
    ports { m_axi_temp1_AWVALID { O 1 bit } m_axi_temp1_AWREADY { I 1 bit } m_axi_temp1_AWADDR { O 64 vector } m_axi_temp1_AWID { O 1 vector } m_axi_temp1_AWLEN { O 32 vector } m_axi_temp1_AWSIZE { O 3 vector } m_axi_temp1_AWBURST { O 2 vector } m_axi_temp1_AWLOCK { O 2 vector } m_axi_temp1_AWCACHE { O 4 vector } m_axi_temp1_AWPROT { O 3 vector } m_axi_temp1_AWQOS { O 4 vector } m_axi_temp1_AWREGION { O 4 vector } m_axi_temp1_AWUSER { O 1 vector } m_axi_temp1_WVALID { O 1 bit } m_axi_temp1_WREADY { I 1 bit } m_axi_temp1_WDATA { O 512 vector } m_axi_temp1_WSTRB { O 64 vector } m_axi_temp1_WLAST { O 1 bit } m_axi_temp1_WID { O 1 vector } m_axi_temp1_WUSER { O 1 vector } m_axi_temp1_ARVALID { O 1 bit } m_axi_temp1_ARREADY { I 1 bit } m_axi_temp1_ARADDR { O 64 vector } m_axi_temp1_ARID { O 1 vector } m_axi_temp1_ARLEN { O 32 vector } m_axi_temp1_ARSIZE { O 3 vector } m_axi_temp1_ARBURST { O 2 vector } m_axi_temp1_ARLOCK { O 2 vector } m_axi_temp1_ARCACHE { O 4 vector } m_axi_temp1_ARPROT { O 3 vector } m_axi_temp1_ARQOS { O 4 vector } m_axi_temp1_ARREGION { O 4 vector } m_axi_temp1_ARUSER { O 1 vector } m_axi_temp1_RVALID { I 1 bit } m_axi_temp1_RREADY { O 1 bit } m_axi_temp1_RDATA { I 512 vector } m_axi_temp1_RLAST { I 1 bit } m_axi_temp1_RID { I 1 vector } m_axi_temp1_RUSER { I 1 vector } m_axi_temp1_RRESP { I 2 vector } m_axi_temp1_BVALID { I 1 bit } m_axi_temp1_BREADY { O 1 bit } m_axi_temp1_BRESP { I 2 vector } m_axi_temp1_BID { I 1 vector } m_axi_temp1_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name power1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_power1 \
    op interface \
    ports { m_axi_power1_AWVALID { O 1 bit } m_axi_power1_AWREADY { I 1 bit } m_axi_power1_AWADDR { O 64 vector } m_axi_power1_AWID { O 1 vector } m_axi_power1_AWLEN { O 32 vector } m_axi_power1_AWSIZE { O 3 vector } m_axi_power1_AWBURST { O 2 vector } m_axi_power1_AWLOCK { O 2 vector } m_axi_power1_AWCACHE { O 4 vector } m_axi_power1_AWPROT { O 3 vector } m_axi_power1_AWQOS { O 4 vector } m_axi_power1_AWREGION { O 4 vector } m_axi_power1_AWUSER { O 1 vector } m_axi_power1_WVALID { O 1 bit } m_axi_power1_WREADY { I 1 bit } m_axi_power1_WDATA { O 512 vector } m_axi_power1_WSTRB { O 64 vector } m_axi_power1_WLAST { O 1 bit } m_axi_power1_WID { O 1 vector } m_axi_power1_WUSER { O 1 vector } m_axi_power1_ARVALID { O 1 bit } m_axi_power1_ARREADY { I 1 bit } m_axi_power1_ARADDR { O 64 vector } m_axi_power1_ARID { O 1 vector } m_axi_power1_ARLEN { O 32 vector } m_axi_power1_ARSIZE { O 3 vector } m_axi_power1_ARBURST { O 2 vector } m_axi_power1_ARLOCK { O 2 vector } m_axi_power1_ARCACHE { O 4 vector } m_axi_power1_ARPROT { O 3 vector } m_axi_power1_ARQOS { O 4 vector } m_axi_power1_ARREGION { O 4 vector } m_axi_power1_ARUSER { O 1 vector } m_axi_power1_RVALID { I 1 bit } m_axi_power1_RREADY { O 1 bit } m_axi_power1_RDATA { I 512 vector } m_axi_power1_RLAST { I 1 bit } m_axi_power1_RID { I 1 vector } m_axi_power1_RUSER { I 1 vector } m_axi_power1_RRESP { I 2 vector } m_axi_power1_BVALID { I 1 bit } m_axi_power1_BREADY { O 1 bit } m_axi_power1_BRESP { I 2 vector } m_axi_power1_BID { I 1 vector } m_axi_power1_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name flag \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_flag \
    op interface \
    ports { flag { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name k \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k \
    op interface \
    ports { k { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name temp_src \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_src \
    op interface \
    ports { temp_src { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name power_src \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_power_src \
    op interface \
    ports { power_src { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


