<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/LiveRegMatrix.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L166'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- LiveRegMatrix.cpp - Track register interference --------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file defines the LiveRegMatrix analysis pass.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveRegMatrix.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RegisterCoalescer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveInterval.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervalUnion.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervals.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/VirtRegMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/InitializePasses.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/LaneBitmask.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Pass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;regalloc&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumAssigned   , &quot;Number of registers assigned&quot;);</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumUnassigned , &quot;Number of registers unassigned&quot;);</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char LiveRegMatrix::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(LiveRegMatrix, &quot;liveregmatrix&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>                      &quot;Live Register Matrix&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(LiveIntervals)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(VirtRegMap)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(LiveRegMatrix, &quot;liveregmatrix&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    &quot;Live Register Matrix&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>LiveRegMatrix::LiveRegMatrix() : MachineFunctionPass(ID) {}</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>void LiveRegMatrix::getAnalysisUsage(AnalysisUsage &amp;AU) const {</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>  AU.setPreservesAll();</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>  AU.addRequiredTransitive&lt;LiveIntervals&gt;();</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>  AU.addRequiredTransitive&lt;VirtRegMap&gt;();</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>  MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>51.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>bool LiveRegMatrix::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>  TRI = MF.getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>  LIS = &amp;getAnalysis&lt;LiveIntervals&gt;();</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>  VRM = &amp;getAnalysis&lt;VirtRegMap&gt;();</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>  unsigned NumRegUnits = TRI-&gt;getNumRegUnits();</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>  if (NumRegUnits != Matrix.size())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L61' href='#L61'><span>61:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.3k</span>, <span class='None'>False</span>: <span class='covered-line'>797k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>50.3k</pre></td><td class='code'><pre>    Queries.reset(new LiveIntervalUnion::Query[NumRegUnits]);</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>  Matrix.init(LIUAlloc, NumRegUnits);</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make sure no stale queries get reused.</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>  invalidateVirtRegs();</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>void LiveRegMatrix::releaseMemory() {</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>374M</pre></td><td class='code'><pre>  for (unsigned i = 0, e = Matrix.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>373M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L71' href='#L71'><span>71:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>373M</span>, <span class='None'>False</span>: <span class='covered-line'>848k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>373M</pre></td><td class='code'><pre>    Matrix[i].clear();</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // No need to clear Queries here, since LiveIntervalUnion::Query doesn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // have anything important to clear and LiveRegMatrix&apos;s runOnFunction()</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // does a std::unique_ptr::reset anyways.</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>373M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>848k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;typename Callable&gt;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool foreachUnit(const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const LiveInterval &amp;VRegInterval, MCRegister PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>117M</pre></td><td class='code'><pre>                        Callable Func) {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>117M</pre></td><td class='code'><pre>  if (VRegInterval.hasSubRanges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188k</span>, <span class='None'>False</span>: <span class='covered-line'>5.40M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.27k</span>, <span class='None'>False</span>: <span class='covered-line'>1.48M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02M</span>, <span class='None'>False</span>: <span class='covered-line'>54.7M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>992k</span>, <span class='None'>False</span>: <span class='covered-line'>53.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>11.5M</pre></td><td class='code'><pre>    for (MCRegUnitMaskIterator Units(PhysReg, TRI); Units.isValid(); <div class='tooltip'>++Units<span class='tooltip-content'>9.29M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19M</span>, <span class='None'>False</span>: <span class='covered-line'>188k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.5k</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.68M</span>, <span class='None'>False</span>: <span class='covered-line'>992k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22M</span>, <span class='None'>False</span>: <span class='covered-line'>186k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>10.1M</pre></td><td class='code'><pre>      unsigned Unit = (*Units).first;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>10.1M</pre></td><td class='code'><pre>      LaneBitmask Mask = (*Units).second;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>30.5M</pre></td><td class='code'><pre>      for (const LiveInterval::SubRange &amp;S : VRegInterval.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.28M</span>, <span class='None'>False</span>: <span class='covered-line'>16.6k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69.5k</span>, <span class='None'>False</span>: <span class='covered-line'>572</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.8M</span>, <span class='None'>False</span>: <span class='covered-line'>218k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.30M</span>, <span class='None'>False</span>: <span class='covered-line'>45.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>30.5M</pre></td><td class='code'><pre>        if ((S.LaneMask &amp; Mask).any()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18M</span>, <span class='None'>False</span>: <span class='covered-line'>2.10M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.9k</span>, <span class='None'>False</span>: <span class='covered-line'>47.5k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.46M</span>, <span class='None'>False</span>: <span class='covered-line'>15.3M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.18M</span>, <span class='None'>False</span>: <span class='covered-line'>3.12M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>9.85M</pre></td><td class='code'><pre>          if (Func(Unit, S))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.18M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21.9k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.8k</span>, <span class='None'>False</span>: <span class='covered-line'>6.43M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>806k</span>, <span class='None'>False</span>: <span class='covered-line'>1.37M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>838k</pre></td><td class='code'><pre>            return true;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>9.01M</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>9.85M</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>30.5M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>10.1M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>115M</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>344M</pre></td><td class='code'><pre>    for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.4M</span>, <span class='None'>False</span>: <span class='covered-line'>5.40M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.1M</span>, <span class='None'>False</span>: <span class='covered-line'>1.48M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>251M</span>, <span class='None'>False</span>: <span class='covered-line'>53.5M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61.8M</span>, <span class='None'>False</span>: <span class='covered-line'>4.06M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>344M</pre></td><td class='code'><pre>      if (Func(Unit, VRegInterval))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.4M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.1M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19M</span>, <span class='None'>False</span>: <span class='covered-line'>250M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.4M</span>, <span class='None'>False</span>: <span class='covered-line'>12.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>50.6M</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>344M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>115M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>65.8M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>117M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>LiveRegMatrix.cpp:bool foreachUnit&lt;llvm::LiveRegMatrix::assign(llvm::LiveInterval const&amp;, llvm::MCRegister)::$_0&gt;(llvm::TargetRegisterInfo const*, llvm::LiveInterval const&amp;, llvm::MCRegister, llvm::LiveRegMatrix::assign(llvm::LiveInterval const&amp;, llvm::MCRegister)::$_0)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>                        Callable Func) {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  if (VRegInterval.hasSubRanges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188k</span>, <span class='None'>False</span>: <span class='covered-line'>5.40M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>1.38M</pre></td><td class='code'><pre>    for (MCRegUnitMaskIterator Units(PhysReg, TRI); Units.isValid(); <div class='tooltip'>++Units<span class='tooltip-content'>1.19M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19M</span>, <span class='None'>False</span>: <span class='covered-line'>188k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>      unsigned Unit = (*Units).first;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>      LaneBitmask Mask = (*Units).second;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>3.28M</pre></td><td class='code'><pre>      for (const LiveInterval::SubRange &amp;S : VRegInterval.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.28M</span>, <span class='None'>False</span>: <span class='covered-line'>16.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>3.28M</pre></td><td class='code'><pre>        if ((S.LaneMask &amp; Mask).any()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18M</span>, <span class='None'>False</span>: <span class='covered-line'>2.10M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>          if (Func(Unit, S))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>            <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>3.28M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>5.40M</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>18.4M</pre></td><td class='code'><pre>    for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.4M</span>, <span class='None'>False</span>: <span class='covered-line'>5.40M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>18.4M</pre></td><td class='code'><pre>      if (Func(Unit, VRegInterval))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>18.4M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>5.40M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>LiveRegMatrix.cpp:bool foreachUnit&lt;llvm::LiveRegMatrix::unassign(llvm::LiveInterval const&amp;)::$_0&gt;(llvm::TargetRegisterInfo const*, llvm::LiveInterval const&amp;, llvm::MCRegister, llvm::LiveRegMatrix::unassign(llvm::LiveInterval const&amp;)::$_0)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>                        Callable Func) {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  if (VRegInterval.hasSubRanges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.27k</span>, <span class='None'>False</span>: <span class='covered-line'>1.48M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    for (MCRegUnitMaskIterator Units(PhysReg, TRI); Units.isValid(); <div class='tooltip'>++Units<span class='tooltip-content'>22.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.5k</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>22.5k</pre></td><td class='code'><pre>      unsigned Unit = (*Units).first;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>22.5k</pre></td><td class='code'><pre>      LaneBitmask Mask = (*Units).second;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>69.5k</pre></td><td class='code'><pre>      for (const LiveInterval::SubRange &amp;S : VRegInterval.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69.5k</span>, <span class='None'>False</span>: <span class='covered-line'>572</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>69.5k</pre></td><td class='code'><pre>        if ((S.LaneMask &amp; Mask).any()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.9k</span>, <span class='None'>False</span>: <span class='covered-line'>47.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>          if (Func(Unit, S))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>            <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>21.9k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>69.5k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>22.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>1.48M</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>    for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.1M</span>, <span class='None'>False</span>: <span class='covered-line'>1.48M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>      if (Func(Unit, VRegInterval))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.1M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>1.48M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>LiveRegMatrix.cpp:bool foreachUnit&lt;llvm::LiveRegMatrix::checkRegUnitInterference(llvm::LiveInterval const&amp;, llvm::MCRegister)::$_0&gt;(llvm::TargetRegisterInfo const*, llvm::LiveInterval const&amp;, llvm::MCRegister, llvm::LiveRegMatrix::checkRegUnitInterference(llvm::LiveInterval const&amp;, llvm::MCRegister)::$_0)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>55.7M</pre></td><td class='code'><pre>                        Callable Func) {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>55.7M</pre></td><td class='code'><pre>  if (VRegInterval.hasSubRanges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02M</span>, <span class='None'>False</span>: <span class='covered-line'>54.7M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>7.67M</pre></td><td class='code'><pre>    for (MCRegUnitMaskIterator Units(PhysReg, TRI); Units.isValid(); <div class='tooltip'>++Units<span class='tooltip-content'>6.65M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.68M</span>, <span class='None'>False</span>: <span class='covered-line'>992k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>6.68M</pre></td><td class='code'><pre>      unsigned Unit = (*Units).first;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>6.68M</pre></td><td class='code'><pre>      LaneBitmask Mask = (*Units).second;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>21.8M</pre></td><td class='code'><pre>      for (const LiveInterval::SubRange &amp;S : VRegInterval.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.8M</span>, <span class='None'>False</span>: <span class='covered-line'>218k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>21.8M</pre></td><td class='code'><pre>        if ((S.LaneMask &amp; Mask).any()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.46M</span>, <span class='None'>False</span>: <span class='covered-line'>15.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>6.46M</pre></td><td class='code'><pre>          if (Func(Unit, S))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.8k</span>, <span class='None'>False</span>: <span class='covered-line'>6.43M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>31.8k</pre></td><td class='code'><pre>            return true;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>6.43M</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>6.46M</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>21.8M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>6.68M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>54.7M</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>251M</pre></td><td class='code'><pre>    for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>251M</span>, <span class='None'>False</span>: <span class='covered-line'>53.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>251M</pre></td><td class='code'><pre>      if (Func(Unit, VRegInterval))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19M</span>, <span class='None'>False</span>: <span class='covered-line'>250M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>251M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>54.7M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>54.5M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>55.7M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>LiveRegMatrix.cpp:bool foreachUnit&lt;llvm::LiveRegMatrix::checkInterference(llvm::LiveInterval const&amp;, llvm::MCRegister)::$_0&gt;(llvm::TargetRegisterInfo const*, llvm::LiveInterval const&amp;, llvm::MCRegister, llvm::LiveRegMatrix::checkInterference(llvm::LiveInterval const&amp;, llvm::MCRegister)::$_0)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>54.5M</pre></td><td class='code'><pre>                        Callable Func) {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>54.5M</pre></td><td class='code'><pre>  if (VRegInterval.hasSubRanges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>992k</span>, <span class='None'>False</span>: <span class='covered-line'>53.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>2.41M</pre></td><td class='code'><pre>    for (MCRegUnitMaskIterator Units(PhysReg, TRI); Units.isValid(); <div class='tooltip'>++Units<span class='tooltip-content'>1.42M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22M</span>, <span class='None'>False</span>: <span class='covered-line'>186k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>2.22M</pre></td><td class='code'><pre>      unsigned Unit = (*Units).first;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>2.22M</pre></td><td class='code'><pre>      LaneBitmask Mask = (*Units).second;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>5.30M</pre></td><td class='code'><pre>      for (const LiveInterval::SubRange &amp;S : VRegInterval.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.30M</span>, <span class='None'>False</span>: <span class='covered-line'>45.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>5.30M</pre></td><td class='code'><pre>        if ((S.LaneMask &amp; Mask).any()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.18M</span>, <span class='None'>False</span>: <span class='covered-line'>3.12M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>          if (Func(Unit, S))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>806k</span>, <span class='None'>False</span>: <span class='covered-line'>1.37M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>806k</pre></td><td class='code'><pre>            return true;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>1.37M</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>5.30M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>2.22M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>53.5M</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>61.8M</pre></td><td class='code'><pre>    for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61.8M</span>, <span class='None'>False</span>: <span class='covered-line'>4.06M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>61.8M</pre></td><td class='code'><pre>      if (Func(Unit, VRegInterval))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.4M</span>, <span class='None'>False</span>: <span class='covered-line'>12.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>49.4M</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>61.8M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>53.5M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>4.25M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>54.5M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>void LiveRegMatrix::assign(const LiveInterval &amp;VirtReg, MCRegister PhysReg) {</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;assigning &quot; &lt;&lt; printReg(VirtReg.reg(), TRI) &lt;&lt; &quot; to &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>3.87k</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>566</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.87k</span>, <span class='None'>False</span>: <span class='covered-line'>5.58M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>566</span>, <span class='None'>False</span>: <span class='covered-line'>3.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>                    &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;:&apos;);</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  assert(!VRM-&gt;hasPhys(VirtReg.reg()) &amp;&amp; &quot;Duplicate VirtReg assignment&quot;);</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  VRM-&gt;assignVirt2Phys(VirtReg.reg(), PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  foreachUnit(</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>19.6M</pre></td><td class='code'><pre>      TRI, VirtReg, PhysReg, [&amp;](unsigned Unit, const LiveRange &amp;Range) {</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>19.6M</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printRegUnit(Unit, TRI) &lt;&lt; &apos; &apos; &lt;&lt; Range);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>19.6M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>19.6M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>8.72k</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>1.14k</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.72k</span>, <span class='None'>False</span>: <span class='covered-line'>19.6M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>7.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>19.6M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>19.6M</pre></td><td class='code'><pre>        Matrix[Unit].unify(VirtReg, Range);</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>19.6M</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>19.6M</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  ++NumAssigned;</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &apos;\n&apos;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>3.87k</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>566</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.87k</span>, <span class='None'>False</span>: <span class='covered-line'>5.58M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>566</span>, <span class='None'>False</span>: <span class='covered-line'>3.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>5.59M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>void LiveRegMatrix::unassign(const LiveInterval &amp;VirtReg) {</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  Register PhysReg = VRM-&gt;getPhys(VirtReg.reg());</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;unassigning &quot; &lt;&lt; printReg(VirtReg.reg(), TRI)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>66</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>28</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>1.49M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>                    &lt;&lt; &quot; from &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;:&apos;);</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  VRM-&gt;clearVirt(VirtReg.reg());</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  foreachUnit(TRI, VirtReg, PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>              [&amp;](unsigned Unit, const LiveRange &amp;Range) {</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>                <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printRegUnit(Unit, TRI));</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>975</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>96</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>975</span>, <span class='None'>False</span>: <span class='covered-line'>12.1M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>879</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>                Matrix[Unit].extract(VirtReg, Range);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>                return false;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>12.1M</pre></td><td class='code'><pre>              });</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  ++NumUnassigned;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &apos;\n&apos;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>66</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>28</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>1.49M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>440k</pre></td><td class='code'><pre>bool LiveRegMatrix::isPhysRegUsed(MCRegister PhysReg) const {</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>1.40M</pre></td><td class='code'><pre>  for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L139' href='#L139'><span>139:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40M</span>, <span class='None'>False</span>: <span class='covered-line'>376k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>1.40M</pre></td><td class='code'><pre>    if (!Matrix[Unit].empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.34M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>63.6k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>1.40M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>376k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>440k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool LiveRegMatrix::checkRegMaskInterference(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>59.3M</pre></td><td class='code'><pre>                                             MCRegister PhysReg) {</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the cached information is valid.</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The same BitVector can be reused for all PhysRegs.</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We could cache multiple VirtRegs if it becomes necessary.</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>59.3M</pre></td><td class='code'><pre>  if (RegMaskVirtReg != VirtReg.reg() || <div class='tooltip'>RegMaskTag != UserTag<span class='tooltip-content'>53.7M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.75M</span>, <span class='None'>False</span>: <span class='covered-line'>53.6M</span>]
  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.66M</span>, <span class='None'>False</span>: <span class='covered-line'>53.7M</span>]
  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88.9k</span>, <span class='None'>False</span>: <span class='covered-line'>53.6M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L151'><span>151:7</span></a></span>) to (<span class='line-number'><a href='#L151'><span>151:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (151:7)
     Condition C2 --> (151:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>    RegMaskVirtReg = VirtReg.reg();</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>    RegMaskTag = UserTag;</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>    RegMaskUsable.clear();</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>    LIS-&gt;checkRegMaskInterference(VirtReg, RegMaskUsable);</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The BitVector is indexed by PhysReg, not register unit.</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Regmask interference is more fine grained than regunits.</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For example, a Win64 call can clobber %ymm8 yet preserve %xmm8.</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>59.3M</pre></td><td class='code'><pre>  return !RegMaskUsable.empty() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>2.54M</span></div><div class='tooltip'>!PhysReg<span class='tooltip-content'>2.54M</span></div> || <div class='tooltip'>!RegMaskUsable.test(PhysReg)<span class='tooltip-content'>2.54M</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.54M</span>, <span class='None'>False</span>: <span class='covered-line'>56.8M</span>]
  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.30k</span>, <span class='None'>False</span>: <span class='covered-line'>2.54M</span>]
  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.98M</span>, <span class='None'>False</span>: <span class='covered-line'>557k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L161'><span>161:10</span></a></span>) to (<span class='line-number'><a href='#L161'><span>161:78</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (161:10)
     Condition C2 --> (161:37)
     Condition C3 --> (161:49)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>59.3M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool LiveRegMatrix::checkRegUnitInterference(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>55.7M</pre></td><td class='code'><pre>                                             MCRegister PhysReg) {</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>55.7M</pre></td><td class='code'><pre>  if (VirtReg.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L166' href='#L166'><span>166:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>55.7M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>55.7M</pre></td><td class='code'><pre>  CoalescerPair CP(VirtReg.reg(), PhysReg, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>55.7M</pre></td><td class='code'><pre>  bool Result = foreachUnit(TRI, VirtReg, PhysReg, [&amp;](unsigned Unit,</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>258M</pre></td><td class='code'><pre>                                                       const LiveRange &amp;Range) {</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>258M</pre></td><td class='code'><pre>    const LiveRange &amp;UnitRange = LIS-&gt;getRegUnit(Unit);</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>258M</pre></td><td class='code'><pre>    return Range.overlaps(UnitRange, CP, *LIS-&gt;getSlotIndexes());</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>258M</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>55.7M</pre></td><td class='code'><pre>  return Result;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>55.7M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>LiveIntervalUnion::Query &amp;LiveRegMatrix::query(const LiveRange &amp;LR,</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>92.2M</pre></td><td class='code'><pre>                                               MCRegister RegUnit) {</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>92.2M</pre></td><td class='code'><pre>  LiveIntervalUnion::Query &amp;Q = Queries[RegUnit];</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>92.2M</pre></td><td class='code'><pre>  Q.init(UserTag, LR, Matrix[RegUnit]);</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>92.2M</pre></td><td class='code'><pre>  return Q;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>92.2M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>LiveRegMatrix::InterferenceKind</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>LiveRegMatrix::checkInterference(const LiveInterval &amp;VirtReg,</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>57.6M</pre></td><td class='code'><pre>                                 MCRegister PhysReg) {</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>57.6M</pre></td><td class='code'><pre>  if (VirtReg.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L188' href='#L188'><span>188:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.2k</span>, <span class='None'>False</span>: <span class='covered-line'>57.6M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>    return IK_Free;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Regmask interference is the fastest check.</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>57.6M</pre></td><td class='code'><pre>  if (checkRegMaskInterference(VirtReg, PhysReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.88M</span>, <span class='None'>False</span>: <span class='covered-line'>55.7M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>    return IK_RegMask;</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check for fixed interference.</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>55.7M</pre></td><td class='code'><pre>  if (checkRegUnitInterference(VirtReg, PhysReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23M</span>, <span class='None'>False</span>: <span class='covered-line'>54.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>1.23M</pre></td><td class='code'><pre>    return IK_RegUnit;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check the matrix for virtual register interference.</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>54.5M</pre></td><td class='code'><pre>  bool Interference = foreachUnit(TRI, VirtReg, PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>63.9M</pre></td><td class='code'><pre>                                  [&amp;](MCRegister Unit, const LiveRange &amp;LR) {</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>63.9M</pre></td><td class='code'><pre>                                    return query(LR, Unit).checkInterference();</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>63.9M</pre></td><td class='code'><pre>                                  });</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>54.5M</pre></td><td class='code'><pre>  if (Interference)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.2M</span>, <span class='None'>False</span>: <span class='covered-line'>4.25M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>50.2M</pre></td><td class='code'><pre>    return IK_VirtReg;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>4.25M</pre></td><td class='code'><pre>  return IK_Free;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>54.5M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool LiveRegMatrix::checkInterference(SlotIndex Start, SlotIndex End,</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                      MCRegister PhysReg) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Construct artificial live range containing only one segment [Start, End).<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  VNInfo valno(0, Start);</span></pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  LiveRange::Segment Seg(Start, End, &amp;valno);</span></pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  LiveRange LR;</span></pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  LR.addSegment(Seg);</span></pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check for interference with that segment<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // LR is stack-allocated. LiveRegMatrix caches queries by a key that</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // includes the address of the live range. If (for the same reg unit) this</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // checkInterference overload is called twice, without any other query()</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // calls in between (on heap-allocated LiveRanges)  - which would invalidate</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the cached query - the LR address seen the second time may well be the</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // same as that seen the first time, while the Start/End/valno may not - yet</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the same cached result would be fetched. To avoid that, we don&apos;t cache</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // this query.</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: the usability of the Query API needs to be improved to avoid</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // subtle bugs due to query identity. Avoiding caching, for example, would</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // greatly simplify things.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    LiveIntervalUnion::Query Q;</span></pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Q.reset(UserTag, LR, Matrix[Unit]);</span></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>Q.checkInterference()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>Register LiveRegMatrix::getOneVReg(unsigned PhysReg) const {</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>  const LiveInterval *VRegInterval = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>  for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L242' href='#L242'><span>242:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    if ((VRegInterval = Matrix[Unit].getOneVReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>559</span>, <span class='None'>False</span>: <span class='covered-line'>1.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>      return VRegInterval-&gt;reg();</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>  return MCRegister::NoRegister;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>