// Seed: 3169510533
module module_0 (
    output wire id_0,
    output wire id_1,
    input  wire id_2
);
  tri0 id_4 = 1'h0 - id_2;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4
    , id_17,
    input tri0 id_5
    , id_18,
    input wand id_6,
    input tri0 id_7,
    output wor id_8,
    output tri1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output wand id_12,
    output wire id_13,
    input wor id_14,
    output wire id_15
);
  assign id_13 = 1 == 1'h0;
  module_0(
      id_15, id_9, id_6
  );
endmodule
