- ğŸ‘‹ Hi, Iâ€™m @vibsaa (Vibhanshu Sharma) an M.Tech Graduate in Embedded Systems & VLSI Design.
- ğŸ‘€ Iâ€™m in love with Digital System Design and Verification *Sometimes I cheat on it with Analog electronics* 
- ğŸŒ± Iâ€™m currently learning System Verilog & UVM
- ğŸ’ï¸ Iâ€™m looking to collaborate on my repository /OpenSourceVerilog. I have an aim to add as many codes (all levels) to it as possible.
- ğŸ“« How to reach me? You could just write me at my E-Mail: vibhanshusharma04@gmail.com. More details @ vibhanshusharma.me

<!---
vibsaa/vibsaa is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
