(pcb /home/majsterklepka/Dokumenty/Kicad/tea2025b_amp/tea2025b_amp.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.0.2-5.fc29")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type power)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  123300 -157346  78300.5 -157346  78300.5 -92345.5  123300 -92345.5
            123300 -157346)
    )
    (keepout "" (polygon signal 0  83015.9 -150366  82469.7 -150526  81990.8 -150834  81618 -151264
            81381.5 -151782  81300.5 -152346  81381.5 -152909  81618 -153427
            81990.8 -153857  82469.7 -154165  83015.9 -154325  83585.1 -154325
            84131.3 -154165  84610.2 -153857  84983 -153427  85219.5 -152909
            85300.5 -152346  85219.5 -151782  84983 -151264  84610.2 -150834
            84131.3 -150526  83585.1 -150366  83015.9 -150366))
    (keepout "" (polygon signal 0  118016 -95365.9  117470 -95526.2  116991 -95834  116618 -96264.2
            116382 -96782  116300 -97345.5  116382 -97909  116618 -98426.8
            116991 -98857  117470 -99164.8  118016 -99325.1  118585 -99325.1
            119131 -99164.8  119610 -98857  119983 -98426.8  120219 -97909
            120300 -97345.5  120219 -96782  119983 -96264.2  119610 -95834
            119131 -95526.2  118585 -95365.9  118016 -95365.9))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component cinch_1x01:cinch_1x01
      (place J1 93027.5 -99441 front 180 (PN "audio input linear"))
    )
    (component Capacitor_THT:C_Rect_L4.6mm_W5.5mm_P2.50mm_MKS02_FKP02
      (place C2 94551.5 -111252 front 180 (PN 0.22u))
      (place C9 118110 -148654 front 0 (PN 0.15u))
      (place C8 118491 -129984 front 90 (PN 0.15u))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (place C7 93408.5 -146748 front 270 (PN 100u))
      (place C6 118046 -139636 front 0 (PN 100u))
      (place C5 117920 -107124 front 0 (PN 100u))
      (place C4 117983 -117602 front 0 (PN 100u))
      (place C3 84201 -137033 front 270 (PN 100u))
      (place C1 85407.5 -128397 front 180 (PN 100u))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 83756.5 -111062 front 270 (PN 1k))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U1 109918 -132016 front 180 (PN TEA2025b))
    )
    (component "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm"
      (place J2 109918 -100648 front 180 (PN "power +16V"))
      (place J3 105664 -148526 front 0 (PN "speaker output"))
    )
  )
  (library
    (image cinch_1x01:cinch_1x01
      (outline (path signal 120  -3710 -250  -3210 0))
      (outline (path signal 120  -3710 250  -3710 -250))
      (outline (path signal 120  -3210 0  -3710 250))
      (outline (path signal 100  3540 0  2540 -750))
      (outline (path signal 100  2540 750  3540 0))
      (outline (path signal 50  14470 5580  -3040 5580))
      (outline (path signal 50  14470 5580  14470 -5580))
      (outline (path signal 50  14470 -5580  -3040 -5580))
      (outline (path signal 50  -3040 -5580  -3040 5580))
      (outline (path signal 50  14470 5580  -3040 5580))
      (outline (path signal 50  14470 5580  14470 -5580))
      (outline (path signal 50  14470 -5580  -3040 -5580))
      (outline (path signal 50  -3040 -5580  -3040 5580))
      (outline (path signal 100  4445 3810  13970 3810))
      (outline (path signal 100  13970 3810  13970 -3810))
      (outline (path signal 100  13970 -3810  4445 -3810))
      (outline (path signal 100  4445 -5080  4445 -3810))
      (outline (path signal 100  4445 3810  4445 5080))
      (outline (path signal 100  -1910 5080  4445 5080))
      (outline (path signal 100  -1910 5080  -1910 3810))
      (outline (path signal 100  -1910 3810  2540 3810))
      (outline (path signal 100  2540 3810  2540 -3810))
      (outline (path signal 100  2540 -3810  -1910 -3810))
      (outline (path signal 100  -1910 -3810  -1910 -5080))
      (outline (path signal 100  -1910 -5080  4445 -5080))
      (pin Oval[A]Pad_1500x5080_um (rotate 90) 2 0 -4250)
      (pin Oval[A]Pad_1500x5080_um (rotate 90) 2@1 0 4250)
      (pin Oval[A]Pad_1500x5080_um (rotate 90) 1 0 0)
    )
    (image Capacitor_THT:C_Rect_L4.6mm_W5.5mm_P2.50mm_MKS02_FKP02
      (outline (path signal 50  3800 3000  -1300 3000))
      (outline (path signal 50  3800 -3000  3800 3000))
      (outline (path signal 50  -1300 -3000  3800 -3000))
      (outline (path signal 50  -1300 3000  -1300 -3000))
      (outline (path signal 120  3670 2870  3670 -2870))
      (outline (path signal 120  -1170 2870  -1170 -2870))
      (outline (path signal 120  -1170 -2870  3670 -2870))
      (outline (path signal 120  -1170 2870  3670 2870))
      (outline (path signal 100  3550 2750  -1050 2750))
      (outline (path signal 100  3550 -2750  3550 2750))
      (outline (path signal 100  -1050 -2750  3550 -2750))
      (outline (path signal 100  -1050 2750  -1050 -2750))
      (pin Round[A]Pad_1400_um 2 2500 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (outline (path signal 120  -1554.78 1725  -1554.78 1225))
      (outline (path signal 120  -1804.78 1475  -1304.78 1475))
      (outline (path signal 120  3601 284  3601 -284))
      (outline (path signal 120  3561 518  3561 -518))
      (outline (path signal 120  3521 677  3521 -677))
      (outline (path signal 120  3481 805  3481 -805))
      (outline (path signal 120  3441 915  3441 -915))
      (outline (path signal 120  3401 1011  3401 -1011))
      (outline (path signal 120  3361 1098  3361 -1098))
      (outline (path signal 120  3321 1178  3321 -1178))
      (outline (path signal 120  3281 1251  3281 -1251))
      (outline (path signal 120  3241 1319  3241 -1319))
      (outline (path signal 120  3201 1383  3201 -1383))
      (outline (path signal 120  3161 1443  3161 -1443))
      (outline (path signal 120  3121 1500  3121 -1500))
      (outline (path signal 120  3081 1554  3081 -1554))
      (outline (path signal 120  3041 1605  3041 -1605))
      (outline (path signal 120  3001 -1040  3001 -1653))
      (outline (path signal 120  3001 1653  3001 1040))
      (outline (path signal 120  2961 -1040  2961 -1699))
      (outline (path signal 120  2961 1699  2961 1040))
      (outline (path signal 120  2921 -1040  2921 -1743))
      (outline (path signal 120  2921 1743  2921 1040))
      (outline (path signal 120  2881 -1040  2881 -1785))
      (outline (path signal 120  2881 1785  2881 1040))
      (outline (path signal 120  2841 -1040  2841 -1826))
      (outline (path signal 120  2841 1826  2841 1040))
      (outline (path signal 120  2801 -1040  2801 -1864))
      (outline (path signal 120  2801 1864  2801 1040))
      (outline (path signal 120  2761 -1040  2761 -1901))
      (outline (path signal 120  2761 1901  2761 1040))
      (outline (path signal 120  2721 -1040  2721 -1937))
      (outline (path signal 120  2721 1937  2721 1040))
      (outline (path signal 120  2681 -1040  2681 -1971))
      (outline (path signal 120  2681 1971  2681 1040))
      (outline (path signal 120  2641 -1040  2641 -2004))
      (outline (path signal 120  2641 2004  2641 1040))
      (outline (path signal 120  2601 -1040  2601 -2035))
      (outline (path signal 120  2601 2035  2601 1040))
      (outline (path signal 120  2561 -1040  2561 -2065))
      (outline (path signal 120  2561 2065  2561 1040))
      (outline (path signal 120  2521 -1040  2521 -2095))
      (outline (path signal 120  2521 2095  2521 1040))
      (outline (path signal 120  2481 -1040  2481 -2122))
      (outline (path signal 120  2481 2122  2481 1040))
      (outline (path signal 120  2441 -1040  2441 -2149))
      (outline (path signal 120  2441 2149  2441 1040))
      (outline (path signal 120  2401 -1040  2401 -2175))
      (outline (path signal 120  2401 2175  2401 1040))
      (outline (path signal 120  2361 -1040  2361 -2200))
      (outline (path signal 120  2361 2200  2361 1040))
      (outline (path signal 120  2321 -1040  2321 -2224))
      (outline (path signal 120  2321 2224  2321 1040))
      (outline (path signal 120  2281 -1040  2281 -2247))
      (outline (path signal 120  2281 2247  2281 1040))
      (outline (path signal 120  2241 -1040  2241 -2268))
      (outline (path signal 120  2241 2268  2241 1040))
      (outline (path signal 120  2201 -1040  2201 -2290))
      (outline (path signal 120  2201 2290  2201 1040))
      (outline (path signal 120  2161 -1040  2161 -2310))
      (outline (path signal 120  2161 2310  2161 1040))
      (outline (path signal 120  2121 -1040  2121 -2329))
      (outline (path signal 120  2121 2329  2121 1040))
      (outline (path signal 120  2081 -1040  2081 -2348))
      (outline (path signal 120  2081 2348  2081 1040))
      (outline (path signal 120  2041 -1040  2041 -2365))
      (outline (path signal 120  2041 2365  2041 1040))
      (outline (path signal 120  2001 -1040  2001 -2382))
      (outline (path signal 120  2001 2382  2001 1040))
      (outline (path signal 120  1961 -1040  1961 -2398))
      (outline (path signal 120  1961 2398  1961 1040))
      (outline (path signal 120  1921 -1040  1921 -2414))
      (outline (path signal 120  1921 2414  1921 1040))
      (outline (path signal 120  1881 -1040  1881 -2428))
      (outline (path signal 120  1881 2428  1881 1040))
      (outline (path signal 120  1841 -1040  1841 -2442))
      (outline (path signal 120  1841 2442  1841 1040))
      (outline (path signal 120  1801 -1040  1801 -2455))
      (outline (path signal 120  1801 2455  1801 1040))
      (outline (path signal 120  1761 -1040  1761 -2468))
      (outline (path signal 120  1761 2468  1761 1040))
      (outline (path signal 120  1721 -1040  1721 -2480))
      (outline (path signal 120  1721 2480  1721 1040))
      (outline (path signal 120  1680 -1040  1680 -2491))
      (outline (path signal 120  1680 2491  1680 1040))
      (outline (path signal 120  1640 -1040  1640 -2501))
      (outline (path signal 120  1640 2501  1640 1040))
      (outline (path signal 120  1600 -1040  1600 -2511))
      (outline (path signal 120  1600 2511  1600 1040))
      (outline (path signal 120  1560 -1040  1560 -2520))
      (outline (path signal 120  1560 2520  1560 1040))
      (outline (path signal 120  1520 -1040  1520 -2528))
      (outline (path signal 120  1520 2528  1520 1040))
      (outline (path signal 120  1480 -1040  1480 -2536))
      (outline (path signal 120  1480 2536  1480 1040))
      (outline (path signal 120  1440 -1040  1440 -2543))
      (outline (path signal 120  1440 2543  1440 1040))
      (outline (path signal 120  1400 -1040  1400 -2550))
      (outline (path signal 120  1400 2550  1400 1040))
      (outline (path signal 120  1360 -1040  1360 -2556))
      (outline (path signal 120  1360 2556  1360 1040))
      (outline (path signal 120  1320 -1040  1320 -2561))
      (outline (path signal 120  1320 2561  1320 1040))
      (outline (path signal 120  1280 -1040  1280 -2565))
      (outline (path signal 120  1280 2565  1280 1040))
      (outline (path signal 120  1240 -1040  1240 -2569))
      (outline (path signal 120  1240 2569  1240 1040))
      (outline (path signal 120  1200 -1040  1200 -2573))
      (outline (path signal 120  1200 2573  1200 1040))
      (outline (path signal 120  1160 -1040  1160 -2576))
      (outline (path signal 120  1160 2576  1160 1040))
      (outline (path signal 120  1120 -1040  1120 -2578))
      (outline (path signal 120  1120 2578  1120 1040))
      (outline (path signal 120  1080 -1040  1080 -2579))
      (outline (path signal 120  1080 2579  1080 1040))
      (outline (path signal 120  1040 2580  1040 1040))
      (outline (path signal 120  1040 -1040  1040 -2580))
      (outline (path signal 120  1000 2580  1000 1040))
      (outline (path signal 120  1000 -1040  1000 -2580))
      (outline (path signal 100  -883.605 1337.5  -883.605 837.5))
      (outline (path signal 100  -1133.61 1087.5  -633.605 1087.5))
      (outline (path signal 50  3750 0  3670.09 -658.118  3435 -1277.99  3058.41 -1823.59
            2562.18 -2263.21  1975.16 -2571.3  1331.48 -2729.95  668.524 -2729.95
            24.837 -2571.3  -562.178 -2263.21  -1058.4 -1823.59  -1435 -1277.99
            -1670.09 -658.118  -1750 0  -1670.09 658.118  -1435 1277.99
            -1058.4 1823.59  -562.178 2263.21  24.837 2571.3  668.524 2729.95
            1331.48 2729.95  1975.16 2571.3  2562.18 2263.21  3058.41 1823.59
            3435 1277.99  3670.09 658.118  3750 0))
      (outline (path signal 120  3620 0  3537.69 -651.568  3295.92 -1262.19  2909.9 -1793.51
            2403.87 -2212.14  1809.62 -2491.77  1164.51 -2614.83  509.061 -2573.59
            -115.542 -2370.65  -670.051 -2018.74  -1119.62 -1540  -1436.01 -964.486
            -1599.34 -328.373  -1599.34 328.373  -1436.01 964.486  -1119.62 1540
            -670.051 2018.74  -115.542 2370.65  509.061 2573.59  1164.51 2614.83
            1809.62 2491.77  2403.87 2212.14  2909.9 1793.51  3295.92 1262.19
            3537.69 651.568  3620 0))
      (outline (path signal 100  3500 0  3421.46 -621.725  3190.77 -1204.38  2822.42 -1711.37
            2339.57 -2110.82  1772.54 -2377.64  1156.98 -2495.07  531.547 -2455.72
            -64.448 -2262.07  -593.56 -1926.28  -1022.54 -1469.46  -1324.44 -920.311
            -1480.29 -313.333  -1480.29 313.333  -1324.44 920.311  -1022.54 1469.46
            -593.56 1926.28  -64.448 2262.07  531.547 2455.72  1156.98 2495.07
            1772.54 2377.64  2339.57 2110.82  2822.42 1711.37  3190.77 1204.38
            3421.46 621.725  3500 0))
      (pin Round[A]Pad_1600_um 2 2000 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "TerminalBlock:TerminalBlock_Altech_AK300-2_P5.00mm"
      (outline (path signal 50  8360 -6470  -2830 -6470))
      (outline (path signal 50  8360 -6470  8360 6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 50  -2830 6470  8360 6470))
      (outline (path signal 100  3360 250  6670 250))
      (outline (path signal 100  2980 250  3360 250))
      (outline (path signal 100  7050 250  6670 250))
      (outline (path signal 100  6670 640  3360 640))
      (outline (path signal 100  7610 640  6670 640))
      (outline (path signal 100  1660 640  3360 640))
      (outline (path signal 100  -1640 640  1660 640))
      (outline (path signal 100  -2580 640  -1640 640))
      (outline (path signal 100  1660 250  -1640 250))
      (outline (path signal 100  2040 250  1660 250))
      (outline (path signal 100  -2020 250  -1640 250))
      (outline (path signal 100  -1490 4320  1560 4950))
      (outline (path signal 100  -1620 4450  1440 5080))
      (outline (path signal 100  3520 4320  6560 4950))
      (outline (path signal 100  3390 4450  6440 5080))
      (outline (path signal 100  2040 5970  -2020 5970))
      (outline (path signal 100  -2020 3430  -2020 5970))
      (outline (path signal 100  2040 3430  -2020 3430))
      (outline (path signal 100  2040 3430  2040 5970))
      (outline (path signal 100  7050 3430  2980 3430))
      (outline (path signal 100  7050 5970  7050 3430))
      (outline (path signal 100  2980 5970  7050 5970))
      (outline (path signal 100  2980 3430  2980 5970))
      (outline (path signal 100  7610 3170  7610 1650))
      (outline (path signal 100  -2580 3170  -2580 6220))
      (outline (path signal 100  -2580 3170  7610 3170))
      (outline (path signal 100  7610 640  7610 -4060))
      (outline (path signal 100  7610 1650  7610 640))
      (outline (path signal 100  -2580 640  -2580 3170))
      (outline (path signal 100  -2580 -6220  -2580 640))
      (outline (path signal 100  6670 -510  6280 -510))
      (outline (path signal 100  3360 -510  3740 -510))
      (outline (path signal 100  1660 -510  1280 -510))
      (outline (path signal 100  -1640 -510  -1260 -510))
      (outline (path signal 100  -1640 -3680  -1640 -510))
      (outline (path signal 100  1660 -3680  -1640 -3680))
      (outline (path signal 100  1660 -3680  1660 -510))
      (outline (path signal 100  3360 -3680  3360 -510))
      (outline (path signal 100  6670 -3680  3360 -3680))
      (outline (path signal 100  6670 -3680  6670 -510))
      (outline (path signal 100  -2020 -4320  -2020 -6220))
      (outline (path signal 100  2040 -4320  2040 250))
      (outline (path signal 100  2040 -4320  -2020 -4320))
      (outline (path signal 100  7050 -4320  7050 -6220))
      (outline (path signal 100  2980 -4320  2980 250))
      (outline (path signal 100  2980 -4320  7050 -4320))
      (outline (path signal 100  -2020 -6220  2040 -6220))
      (outline (path signal 100  -2580 -6220  -2020 -6220))
      (outline (path signal 100  -2020 250  -2020 -4320))
      (outline (path signal 100  2040 -6220  2980 -6220))
      (outline (path signal 100  2040 -6220  2040 -4320))
      (outline (path signal 100  7050 -6220  7610 -6220))
      (outline (path signal 100  2980 -6220  7050 -6220))
      (outline (path signal 100  7050 250  7050 -4320))
      (outline (path signal 100  2980 -6220  2980 -4320))
      (outline (path signal 100  8110 -3810  8110 -5460))
      (outline (path signal 100  7610 -4060  7610 -5210))
      (outline (path signal 100  8110 -3810  7610 -4060))
      (outline (path signal 100  7610 -5210  7610 -6220))
      (outline (path signal 100  8110 -5460  7610 -5210))
      (outline (path signal 100  8110 1400  7610 1650))
      (outline (path signal 100  8110 6220  8110 1400))
      (outline (path signal 100  7610 6220  8110 6220))
      (outline (path signal 100  7610 6220  -2580 6220))
      (outline (path signal 100  7610 6220  7610 3170))
      (outline (path signal 100  3740 -2540  3740 250))
      (outline (path signal 100  3740 250  6280 250))
      (outline (path signal 100  6280 -2540  6280 250))
      (outline (path signal 100  3740 -2540  6280 -2540))
      (outline (path signal 100  -1260 -2540  -1260 250))
      (outline (path signal 100  -1260 250  1280 250))
      (outline (path signal 100  1280 -2540  1280 250))
      (outline (path signal 100  -1260 -2540  1280 -2540))
      (outline (path signal 120  8200 6300  -2650 6300))
      (outline (path signal 120  8200 1200  8200 6300))
      (outline (path signal 120  7700 1500  8200 1200))
      (outline (path signal 120  7700 -3900  7700 1500))
      (outline (path signal 120  8200 -3650  7700 -3900))
      (outline (path signal 120  8200 -3700  8200 -3650))
      (outline (path signal 120  8200 -5600  8200 -3700))
      (outline (path signal 120  7700 -5350  8200 -5600))
      (outline (path signal 120  7700 -6300  7700 -5350))
      (outline (path signal 120  -2650 -6300  7700 -6300))
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1500x5080_um
      (shape (path F.Cu 1500  0 -1790  0 1790))
      (shape (path B.Cu 1500  0 -1790  0 1790))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1980x3960_um
      (shape (path F.Cu 1980  0 -990  0 990))
      (shape (path B.Cu 1980  0 -990  0 990))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1980x3960_um
      (shape (rect F.Cu -990 -1980 990 1980))
      (shape (rect B.Cu -990 -1980 990 1980))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J1-2 J1-2@1 C5-2 C4-2 C1-2 C9-2 C8-2 R1-2 U1-7 U1-13 U1-5 U1-12 U1-4 U1-9
        J2-2)
    )
    (net "Net-(C1-Pad1)"
      (pins C1-1 U1-11)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U1-10)
    )
    (net "Net-(C2-Pad2)"
      (pins J1-1 C2-2 R1-1)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 U1-6)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2 U1-1)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 U1-8)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 U1-16 J2-1)
    )
    (net "Net-(C6-Pad2)"
      (pins C6-2 C8-1 U1-2 J3-2)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 U1-3)
    )
    (net "Net-(C7-Pad2)"
      (pins C7-2 C9-1 U1-15 J3-1)
    )
    (net "Net-(C7-Pad1)"
      (pins C7-1 U1-14)
    )
    (class kicad_default ""
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class gnd GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1500)
        (clearance 300.1)
      )
    )
    (class power "Net-(C5-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1500)
        (clearance 300.1)
      )
    )
    (class signal "Net-(C1-Pad1)" "Net-(C2-Pad1)" "Net-(C2-Pad2)" "Net-(C3-Pad1)"
      "Net-(C3-Pad2)" "Net-(C4-Pad1)" "Net-(C6-Pad1)" "Net-(C6-Pad2)" "Net-(C7-Pad1)"
      "Net-(C7-Pad2)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1000)
        (clearance 300.1)
      )
    )
  )
  (wiring
  )
)
