<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="b2fde7e99e414548b4fe066cdc533078"/>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val="digilentinc.com:nexys4_ddr:part0:1.1"/>
    <Option Name="BoardPartRepoPaths" Val="$PPRDIR/../board_files"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../video_to_axis"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../edge_ip/edge_ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../hdr_ip_sof_fix"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/ddr_dma_v2/ddr_dma_v2.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_edge_ip_0_0/ddr_dma_v2_edge_ip_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_us_3/ddr_dma_v2_auto_us_3.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_axi_dma_0_0/ddr_dma_v2_axi_dma_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_video_to_axis_0_0/ddr_dma_v2_video_to_axis_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="hdl/ddr_dma_v2.v"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_hdr_ip_0_0/ddr_dma_v2_hdr_ip_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_v_rgb2ycrcb_0_0/ddr_dma_v2_v_rgb2ycrcb_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_v_gamma_0_0/ddr_dma_v2_v_gamma_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_rst_mig_7series_0_81M_0/ddr_dma_v2_rst_mig_7series_0_81M_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_xbar_0/ddr_dma_v2_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_axi_uartlite_0_0/ddr_dma_v2_axi_uartlite_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_rst_clk_wiz_1_100M_0/ddr_dma_v2_rst_clk_wiz_1_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_mdm_1_0/ddr_dma_v2_mdm_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_microblaze_0_xlconcat_0/ddr_dma_v2_microblaze_0_xlconcat_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_microblaze_0_axi_intc_0/ddr_dma_v2_microblaze_0_axi_intc_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_clk_wiz_1_0/ddr_dma_v2_clk_wiz_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_microblaze_0_axi_periph_0/ddr_dma_v2_microblaze_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_lmb_bram_0/ddr_dma_v2_lmb_bram_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_ilmb_bram_if_cntlr_0/ddr_dma_v2_ilmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_dlmb_bram_if_cntlr_0/ddr_dma_v2_dlmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_ilmb_v10_0/ddr_dma_v2_ilmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_dlmb_v10_0/ddr_dma_v2_dlmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_microblaze_0_0/ddr_dma_v2_microblaze_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_axi_quad_spi_0_0/ddr_dma_v2_axi_quad_spi_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_axi_tft_0_0/ddr_dma_v2_axi_tft_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_pc_3/ddr_dma_v2_auto_pc_3.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_pc_2/ddr_dma_v2_auto_pc_2.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_ds_2/ddr_dma_v2_auto_ds_2.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_ds_0/ddr_dma_v2_auto_ds_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_pc_0/ddr_dma_v2_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_us_0/ddr_dma_v2_auto_us_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_us_2/ddr_dma_v2_auto_us_2.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_us_1/ddr_dma_v2_auto_us_1.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_ds_1/ddr_dma_v2_auto_ds_1.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_cc_0/ddr_dma_v2_auto_cc_0.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_pc_1/ddr_dma_v2_auto_pc_1.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_pc_4/ddr_dma_v2_auto_pc_4.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_ds_3/ddr_dma_v2_auto_ds_3.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_ds_4/ddr_dma_v2_auto_ds_4.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ddr_dma_v2.bmm"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ddr_dma_v2_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="ip/ddr_dma_v2_auto_pc_5/ddr_dma_v2_auto_pc_5.xci"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="hw_handoff/ddr_dma_v2.hwh"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="hw_handoff/ddr_dma_v2_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="ddr_dma_v2.bd" FileRelPathName="hdl/ddr_dma_v2.hwdef"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/board.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_video_to_axis_0_0/ddr_dma_v2_video_to_axis_0_0.upgrade_log"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ddr_dma_v2_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/vga_pins.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ddr_dma_v2_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
