# Synopsys Constraint Checker(syntax only), version map201609actrcp1, Build 005R, built Jan 25 2017
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sat Jul 03 16:02:40 2021


##### DESIGN INFO #######################################################

Top View:                "u8"
Constraint File(s):      "C:\igloo\soc\z\designer\u8\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                         Requested     Requested     Clock        Clock                    Clock
Clock                                                         Frequency     Period        Type         Group                    Load 
-------------------------------------------------------------------------------------------------------------------------------------
System                                                        100.0 MHz     10.000        system       system_clkgroup          0    
clock138_bck                                                  62.5 MHz      16.000        declared     default_clkgroup         0    
clock_divider|clk2_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_8      420  
clock_divider|clk4_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_9      420  
clock_divider|clk8_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_10     420  
clock_div|clk2_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_11     1    
clock_div|clk4_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_12     1    
clock_div|clk8_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_13     1    
clock_div|clk16_inferred_clock                                100.0 MHz     10.000        inferred     Inferred_clkgroup_14     1    
clock_div|clk32_inferred_clock                                100.0 MHz     10.000        inferred     Inferred_clkgroup_15     1    
dsd_clk                                                       62.5 MHz      16.000        declared     default_clkgroup         0    
gl0                                                           62.5 MHz      16.000        declared     default_clkgroup         0    
in_bck                                                        62.5 MHz      16.000        declared     default_clkgroup         0    
mclk                                                          125.0 MHz     8.000         declared     default_clkgroup         1    
mclk4549                                                      62.5 MHz      16.000        declared     default_clkgroup         0    
mmclk                                                         125.0 MHz     8.000         declared     default_clkgroup         0    
omclk                                                         125.0 MHz     8.000         declared     default_clkgroup         0    
pcm_tx|ii_inferred_clock[5]                                   100.0 MHz     10.000        inferred     Inferred_clkgroup_7      1813 
sample|m_inferred_clock[4]                                    100.0 MHz     10.000        inferred     Inferred_clkgroup_6      452  
sdclk_n                                                       62.5 MHz      16.000        declared     default_clkgroup         0    
sdtop|dsd_clkr_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_5      76   
sdtop|mmclk_d2_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_2      41   
sdtop|mmclk_d4_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_3      1    
spdif_clock                                                   62.5 MHz      16.000        declared     default_clkgroup         0    
u8_FCCC_0_FCCC|GL0_net_inferred_clock                         100.0 MHz     10.000        inferred     Inferred_clkgroup_4      896  
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_16     113  
u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_17     15   
u8|clock138_bck                                               100.0 MHz     10.000        inferred     Inferred_clkgroup_0      18   
u8|sdclk                                                      100.0 MHz     10.000        inferred     Inferred_clkgroup_1      382  
wck                                                           62.5 MHz      16.000        declared     default_clkgroup         0    
=====================================================================================================================================
