Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mult_if_ds
Version: T-2022.03-SP2
Date   : Thu May 15 22:31:30 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.15
  Critical Path Slack:          -0.05
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -0.05
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 18
  Buf/Inv Cell Count:               4
  Buf Cell Count:                   0
  Inv Cell Count:                   4
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        18
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       15.162000
  Noncombinational Area:     0.000000
  Buf/Inv Area:              2.128000
  Total Buffer Area:             0.00
  Total Inverter Area:           2.13
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                15.162000
  Design Area:              15.162000


  Design Rules
  -----------------------------------
  Total Number of Nets:            29
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  0.07
  Mapping Optimization:                0.10
  -----------------------------------------
  Overall Compile Time:                0.55
  Overall Compile Wall Clock Time:     0.74

  --------------------------------------------------------------------

  Design  WNS: 0.05  TNS: 0.05  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
