
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.2 Build EDK_O.61xd
# Sun Jul 17 11:15:31 2011
# Target Board:  Custom
# Family:    spartan6
# Device:    xc6slx150t
# Package:   fgg900
# Speed Grade:  -4
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 75.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT ETH_RST_B = ETH_RST_B, DIR = O
 PORT ETH_TXD = ETH_TXD, DIR = O, VEC = [7:0]
 PORT ETH_TX_EN = ETH_TX_EN, DIR = O
 PORT ETH_TX_ER = ETH_TX_ER, DIR = O
 PORT ETH_TX_CLK = ETH_TX_CLK, DIR = O
 PORT ETH_RXD = ETH_RXD, DIR = I, VEC = [7:0]
 PORT ETH_RX_DV = ETH_RX_DV, DIR = I
 PORT ETH_RX_ER = ETH_RX_ER, DIR = I
 PORT ETH_RX_CLK = ETH_RX_CLK, DIR = I
 PORT ETH_MDC = ETH_MDC, DIR = O
 PORT ETH_MDIO = ETH_MDIO, DIR = IO
 PORT ETH_MDINT = ETH_MDINT, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_LOW, INTERRUPT_PRIORITY = MEDIUM
 PORT CPU_JMP = CPU_JMP, DIR = I, VEC = [0:1]
 PORT DDR3_A = DDR3_A, DIR = O, VEC = [12:0]
 PORT DDR3_BA = DDR3_BA, DIR = O, VEC = [2:0]
 PORT DDR3_RAS_B = DDR3_RAS_B, DIR = O
 PORT DDR3_CAS_B = DDR3_CAS_B, DIR = O
 PORT DDR3_WE_B = DDR3_WE_B, DIR = O
 PORT DDR3_CKE = DDR3_CKE, DIR = O
 PORT DDR3_CLK = DDR3_CLK, DIR = O
 PORT DDR3_CLK_B = DDR3_CLK_B, DIR = O
 PORT DDR3_DQ = DDR3_DQ, DIR = IO, VEC = [15:0]
 PORT DDR3_LDQS_P = DDR3_LDQS_P, DIR = IO
 PORT DDR3_LDQS_N = DDR3_LDQS_N, DIR = IO
 PORT DDR3_UDQS_P = DDR3_UDQS_P, DIR = IO
 PORT DDR3_UDQS_N = DDR3_UDQS_N, DIR = IO
 PORT DDR3_UDM = DDR3_UDM, DIR = O
 PORT DDR3_LDM = DDR3_LDM, DIR = O
 PORT DDR3_ODT = DDR3_ODT, DIR = O
 PORT DDR3_RST_B = DDR3_RST_B, DIR = O
 PORT DDR3_RZQ = DDR3_RZQ, DIR = IO
 PORT DDR3_ZIO = DDR3_ZIO, DIR = IO
 PORT II_SPI_SCK = II_SPI_SCK, DIR = O
 PORT II_SPI_MISO = II_SPI_MISO, DIR = I
 PORT II_SPI_MOSI = II_SPI_MOSI, DIR = O
 PORT II_SPI_CS_B = II_SPI_CS_B, DIR = O
 PORT OSC_50MHZ = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT SYS_RST = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT ETH_MII_TX_CLK = ETH_MII_TX_CLK, DIR = I
 PORT CPU_LED = CPU_LED, DIR = O, VEC = [0:31]
 PORT IIC_SDA = IIC_SDA, DIR = IO
 PORT IIC_SCL = IIC_SCL, DIR = IO
 PORT mem_addr = mb_eth_ifc_0_mem_addr, DIR = O, VEC = [31:0]
 PORT mem_wdata = mb_eth_ifc_0_mem_wdata, DIR = O, VEC = [15:0]
 PORT mem_rdata = mb_eth_ifc_0_mem_rdata, DIR = I, VEC = [15:0]
 PORT mem_we = mb_eth_ifc_0_mem_we, DIR = O
 PORT reg_we = mb_eth_ifc_0_reg_we, DIR = O
 PORT reg_num = mb_eth_ifc_0_reg_num, DIR = O, VEC = [15:0]
 PORT reg_wdata = mb_eth_ifc_0_reg_wdata, DIR = O, VEC = [15:0]
 PORT reg_rdata = mb_eth_ifc_0_reg_rdata, DIR = I, VEC = [15:0]
 PORT clock = mb_eth_ifc_0_clock, DIR = I, SIGIS = CLK
 PORT clock_locked = clock_generator_0_LOCKED, DIR = O
 PORT sys_clock = clk_120_0000MHz, DIR = O, SIGIS = CLK, CLK_FREQ = 120000000
 PORT clock_generator_0_CLKOUT4_pin = clk_75_0000MHzPLL0, DIR = O, SIGIS = CLK, CLK_FREQ = 75000000
 PORT FADC_SPI_SCK_O = FADC_SPI_SCK_O, DIR = O
 PORT FADC_SPI_MOSI_O = FADC_SPI_MOSI_O, DIR = O
 PORT FADC_SPI_SS_O = FADC_SPI_SS_O, DIR = O, VEC = [0:3]


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x48000000
 PARAMETER C_ICACHE_HIGHADDR = 0x4fffffff
 PARAMETER C_CACHE_BYTE_SIZE = 2048
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0x48000000
 PARAMETER C_DCACHE_HIGHADDR = 0x4fffffff
 PARAMETER C_DCACHE_BYTE_SIZE = 2048
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_USE_DCACHE = 1
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DXCL = microblaze_0_DXCL
 BUS_INTERFACE IXCL = microblaze_0_IXCL
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = INTC_INT
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_75_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_75_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_75_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_ll_temac
 PARAMETER INSTANCE = Soft_TEMAC
 PARAMETER C_NUM_IDELAYCTRL = 2
 PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y3-IDELAYCTRL_X1Y4
 PARAMETER C_PHY_TYPE = 1
 PARAMETER C_TEMAC1_ENABLED = 0
 PARAMETER C_BUS2CORE_CLK_RATIO = 1
 PARAMETER C_TEMAC_TYPE = 2
 PARAMETER C_TEMAC0_PHYADDR = 0b00001
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x87000000
 PARAMETER C_HIGHADDR = 0x8707ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE LLINK0 = Soft_TEMAC_LLINK0
 PORT TemacPhy_RST_n = ETH_RST_B
 PORT GTX_CLK_0 = clk_125_0000MHz
 PORT REFCLK = clk_200_0000MHz
 PORT LlinkTemac0_CLK = clk_75_0000MHzPLL0
 PORT GMII_TXD_0 = ETH_TXD
 PORT GMII_TX_EN_0 = ETH_TX_EN
 PORT GMII_TX_ER_0 = ETH_TX_ER
 PORT GMII_TX_CLK_0 = ETH_TX_CLK
 PORT GMII_RXD_0 = ETH_RXD
 PORT GMII_RX_DV_0 = ETH_RX_DV
 PORT GMII_RX_ER_0 = ETH_RX_ER
 PORT GMII_RX_CLK_0 = ETH_RX_CLK
 PORT MDC_0 = ETH_MDC
 PORT MDIO_0 = ETH_MDIO
 PORT MII_TX_CLK_0 = ETH_MII_TX_CLK
 PORT TemacIntc0_Irpt = Soft_TEMAC_TemacIntc0_Irpt
END

BEGIN xps_gpio
 PARAMETER INSTANCE = LEDS
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_GPIO_WIDTH = 32
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_O = CPU_LED
END

BEGIN xps_gpio
 PARAMETER INSTANCE = DIP_Switches
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_GPIO_WIDTH = 2
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x81420000
 PARAMETER C_HIGHADDR = 0x8142ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = CPU_JMP
END

BEGIN mpmc
 PARAMETER INSTANCE = MCB_DDR3
 PARAMETER C_NUM_PORTS = 2
 PARAMETER C_PORT_CONFIG = 1
 PARAMETER C_MCB_LOC = MEMC4
 PARAMETER C_MEM_CALIBRATION_SOFT_IP = TRUE
 PARAMETER C_MEM_TYPE = DDR3
 PARAMETER C_MEM_PARTNO = MT41J64M16XX-187E
 PARAMETER C_MEM_ODT_TYPE = 1
 PARAMETER C_MEM_DATA_WIDTH = 16
 PARAMETER C_PIM0_BASETYPE = 1
 PARAMETER C_XCL0_B_IN_USE = 1
 PARAMETER C_PIM1_BASETYPE = 3
 PARAMETER C_SDMA1_PI2LL_CLK_RATIO = 1
 PARAMETER HW_VER = 6.06.a
 PARAMETER C_MPMC_BASEADDR = 0x48000000
 PARAMETER C_MPMC_HIGHADDR = 0x4FFFFFFF
 PARAMETER C_SDMA_CTRL_BASEADDR = 0x84600000
 PARAMETER C_SDMA_CTRL_HIGHADDR = 0x8460FFFF
 PARAMETER C_FAMILY = spartan6
 PARAMETER C_MCB_ZIO_LOC = J6
 PARAMETER C_MCB_RZQ_LOC = L7
 PARAMETER C_MEM_SKIP_IN_TERM_CAL = 0
 PARAMETER C_MEM_SKIP_DYNAMIC_CAL = 0
 PARAMETER C_MEM_SKIP_DYN_IN_TERM = 0
 BUS_INTERFACE XCL0 = microblaze_0_IXCL
 BUS_INTERFACE XCL0_B = microblaze_0_DXCL
 BUS_INTERFACE SDMA_CTRL1 = mb_plb
 BUS_INTERFACE SDMA_LL1 = Soft_TEMAC_LLINK0
 PORT MPMC_Clk0 = clk_75_0000MHzPLL0
 PORT MPMC_Rst = sys_periph_reset
 PORT MPMC_Clk_Mem_2x = clk_600_0000MHzPLL0_nobuf
 PORT MPMC_Clk_Mem_2x_180 = clk_600_0000MHz180PLL0_nobuf
 PORT mcbx_dram_addr = DDR3_A
 PORT mcbx_dram_ba = DDR3_BA
 PORT mcbx_dram_ras_n = DDR3_RAS_B
 PORT mcbx_dram_cas_n = DDR3_CAS_B
 PORT mcbx_dram_we_n = DDR3_WE_B
 PORT mcbx_dram_cke = DDR3_CKE
 PORT mcbx_dram_clk = DDR3_CLK
 PORT mcbx_dram_clk_n = DDR3_CLK_B
 PORT mcbx_dram_dq = DDR3_DQ
 PORT mcbx_dram_dqs = DDR3_LDQS_P
 PORT mcbx_dram_dqs_n = DDR3_LDQS_N
 PORT mcbx_dram_udqs = DDR3_UDQS_P
 PORT mcbx_dram_udqs_n = DDR3_UDQS_N
 PORT mcbx_dram_udm = DDR3_UDM
 PORT mcbx_dram_ldm = DDR3_LDM
 PORT mcbx_dram_odt = DDR3_ODT
 PORT rzq = DDR3_RZQ
 PORT zio = DDR3_ZIO
 PORT SDMA1_Clk = clk_75_0000MHzPLL0
 PORT mcbx_dram_ddr3_rst = DDR3_RST_B
 PORT SDMA1_Rx_IntOut = MCB_DDR3_SDMA1_Rx_IntOut
 PORT SDMA1_Tx_IntOut = MCB_DDR3_SDMA1_Tx_IntOut
 PORT MPMC_PLL_Lock = clock_generator_0_LOCKED
END

BEGIN xps_spi
 PARAMETER INSTANCE = Generic_SPI
 PARAMETER C_FIFO_EXIST = 1
 PARAMETER C_SCK_RATIO = 4
 PARAMETER C_NUM_SS_BITS = 1
 PARAMETER C_NUM_TRANSFER_BITS = 8
 PARAMETER HW_VER = 2.02.a
 PARAMETER C_BASEADDR = 0x83400000
 PARAMETER C_HIGHADDR = 0x8340ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT SCK_O = II_SPI_SCK
 PORT MISO_I = II_SPI_MISO
 PORT MOSI_O = II_SPI_MOSI
 PORT SS_O = II_SPI_CS_B
 PORT IP2INTC_Irpt = SPI_INT
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 600000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 600000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 125000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = NONE
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 200000000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = NONE
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_CLKOUT4_FREQ = 75000000
 PARAMETER C_CLKOUT4_PHASE = 0
 PARAMETER C_CLKOUT4_GROUP = PLL0
 PARAMETER C_CLKOUT4_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKOUT5_FREQ = 120000000
 PARAMETER C_CLKOUT5_PHASE = 0
 PARAMETER C_CLKOUT5_GROUP = NONE
 PARAMETER C_CLKOUT5_BUF = TRUE
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_600_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_600_0000MHz180PLL0_nobuf
 PORT CLKOUT2 = clk_125_0000MHz
 PORT CLKOUT3 = clk_200_0000MHz
 PORT CLKOUT4 = clk_75_0000MHzPLL0
 PORT RST = sys_rst_s
 PORT LOCKED = clock_generator_0_LOCKED
 PORT CLKOUT5 = clk_120_0000MHz
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_75_0000MHzPLL0
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
 PORT Dcm_locked = clock_generator_0_LOCKED
END

BEGIN xps_timer
 PARAMETER INSTANCE = xps_timer_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_ONE_TIMER_ONLY = 1
 PARAMETER C_BASEADDR = 0x81440000
 PARAMETER C_HIGHADDR = 0x8144FFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT Interrupt = xps_timer_0_Interrupt
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x84800000
 PARAMETER C_HIGHADDR = 0x8480FFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT Intr = Soft_TEMAC_TemacIntc0_Irpt & MCB_DDR3_SDMA1_Rx_IntOut & MCB_DDR3_SDMA1_Tx_IntOut & xps_timer_0_Interrupt & SPI_INT & IIC_INT
 PORT Irq = INTC_INT
END

BEGIN xps_iic
 PARAMETER INSTANCE = xps_iic_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x84A00000
 PARAMETER C_HIGHADDR = 0x84A0FFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT Sda = IIC_SDA
 PORT Scl = IIC_SCL
 PORT IIC2INTC_Irpt = IIC_INT
END

BEGIN mb_eth_ifc
 PARAMETER INSTANCE = mb_eth_ifc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x88000000
 PARAMETER C_HIGHADDR = 0x8800FFFF
 PARAMETER C_MEM0_BASEADDR = 0x88800000
 PARAMETER C_MEM0_HIGHADDR = 0x8880FFFF
 PARAMETER C_MEM1_BASEADDR = 0x88810000
 PARAMETER C_MEM1_HIGHADDR = 0x8881FFFF
 PARAMETER C_MEM2_BASEADDR = 0x88820000
 PARAMETER C_MEM2_HIGHADDR = 0x8882FFFF
 PARAMETER C_MEM3_BASEADDR = 0x88830000
 PARAMETER C_MEM3_HIGHADDR = 0x8883FFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT mem_addr = mb_eth_ifc_0_mem_addr
 PORT mem_wdata = mb_eth_ifc_0_mem_wdata
 PORT mem_rdata = mb_eth_ifc_0_mem_rdata
 PORT mem_we = mb_eth_ifc_0_mem_we
 PORT reg_we = mb_eth_ifc_0_reg_we
 PORT reg_num = mb_eth_ifc_0_reg_num
 PORT reg_wdata = mb_eth_ifc_0_reg_wdata
 PORT reg_rdata = mb_eth_ifc_0_reg_rdata
 PORT clock = mb_eth_ifc_0_clock
END

BEGIN xps_spi
 PARAMETER INSTANCE = FADC_SPI
 PARAMETER HW_VER = 2.02.a
 PARAMETER C_BASEADDR = 0x88840000
 PARAMETER C_HIGHADDR = 0x8884FFFF
 PARAMETER C_FIFO_EXIST = 0
 PARAMETER C_SCK_RATIO = 2
 PARAMETER C_NUM_SS_BITS = 4
 BUS_INTERFACE SPLB = mb_plb
 PORT SCK_O = FADC_SPI_SCK_O
 PORT MOSI_O = FADC_SPI_MOSI_O
 PORT SS_O = FADC_SPI_SS_O
END

