# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../" --include "../../../../../../ipcore_dir/riffa" --include "../../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../../project_1.ip_user_files/ipstatic/hdl/verilog" --include "../../../../../project_1.srcs/sim_1/imports/imports" --include "../../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"tb_softMC_top_func_synth.v" \
"../../../../../../ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" \

sv xil_defaultlib  --include "../../../../../../" --include "../../../../../../ipcore_dir/riffa" --include "../../../../../../ipcore_dir/xilinx_mig/user_design/sim" --include "../../../../../project_1.ip_user_files/ipstatic/hdl/verilog" --include "../../../../../project_1.srcs/sim_1/imports/imports" --include "../../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map" --include "../../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top" --include "../../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../../../tb_softMC_top.v" \
"../../../../../project_1.srcs/sim_1/imports/imports/arch_package.sv" \
"../../../../../project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" \
"../../../../../project_1.srcs/sim_1/imports/imports/proj_package.sv" \
"../../../../../project_1.srcs/sim_1/imports/imports/ddr4_model.sv" \
"../../../../../project_1.srcs/sim_1/imports/imports/interface.sv" \

# Do not sort compile order
nosort
