begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/  * Copyright (c) 2012 Damjan Marion<dmarion@Freebsd.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. Neither the name of authors nor the names of its contributors may be  *    used to endorse or promote products derived from this software without  *    specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/endian.h>
end_include

begin_include
include|#
directive|include
file|<sys/mbuf.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/socket.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<sys/sockio.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<machine/resource.h>
end_include

begin_include
include|#
directive|include
file|<dev/fdt/fdt_common.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_scm.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_prcm.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_edma3.h>
end_include

begin_define
define|#
directive|define
name|TI_EDMA3_NUM_TCS
value|3
end_define

begin_define
define|#
directive|define
name|TI_EDMA3_NUM_IRQS
value|3
end_define

begin_define
define|#
directive|define
name|TI_EDMA3_NUM_DMA_CHS
value|64
end_define

begin_define
define|#
directive|define
name|TI_EDMA3_NUM_QDMA_CHS
value|8
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_PID
value|0x000
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_DCHMAP
parameter_list|(
name|p
parameter_list|)
value|(0x100 + ((p)*4))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_DMAQNUM
parameter_list|(
name|n
parameter_list|)
value|(0x240 + ((n)*4))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_QDMAQNUM
value|0x260
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_EMCR
value|0x308
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_EMCRH
value|0x30C
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_QEMCR
value|0x314
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_CCERR
value|0x318
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_CCERRCLR
value|0x31C
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_DRAE
parameter_list|(
name|p
parameter_list|)
value|(0x340 + ((p)*8))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_DRAEH
parameter_list|(
name|p
parameter_list|)
value|(0x344 + ((p)*8))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_QRAE
parameter_list|(
name|p
parameter_list|)
value|(0x380 + ((p)*4))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_S_ESR
parameter_list|(
name|p
parameter_list|)
value|(0x2010 + ((p)*0x200))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_S_ESRH
parameter_list|(
name|p
parameter_list|)
value|(0x2014 + ((p)*0x200))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_S_SECR
parameter_list|(
name|p
parameter_list|)
value|(0x2040 + ((p)*0x200))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_S_SECRH
parameter_list|(
name|p
parameter_list|)
value|(0x2044 + ((p)*0x200))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_S_EESR
parameter_list|(
name|p
parameter_list|)
value|(0x2030 + ((p)*0x200))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_S_EESRH
parameter_list|(
name|p
parameter_list|)
value|(0x2034 + ((p)*0x200))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_S_IESR
parameter_list|(
name|p
parameter_list|)
value|(0x2060 + ((p)*0x200))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_S_IESRH
parameter_list|(
name|p
parameter_list|)
value|(0x2064 + ((p)*0x200))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_S_IPR
parameter_list|(
name|p
parameter_list|)
value|(0x2068 + ((p)*0x200))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_S_IPRH
parameter_list|(
name|p
parameter_list|)
value|(0x206C + ((p)*0x200))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_S_QEESR
parameter_list|(
name|p
parameter_list|)
value|(0x208C + ((p)*0x200))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_PARAM_OFFSET
value|0x4000
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_OPT
parameter_list|(
name|p
parameter_list|)
value|(TI_EDMA3CC_PARAM_OFFSET + 0x0 + ((p)*0x20))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_DMAQNUM_SET
parameter_list|(
name|c
parameter_list|,
name|q
parameter_list|)
value|((0x7& (q))<< (((c) % 8) * 4))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_DMAQNUM_CLR
parameter_list|(
name|c
parameter_list|)
value|(~(0x7<< (((c) % 8) * 4)))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_QDMAQNUM_SET
parameter_list|(
name|c
parameter_list|,
name|q
parameter_list|)
value|((0x7& (q))<< ((c) * 4))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_QDMAQNUM_CLR
parameter_list|(
name|c
parameter_list|)
value|(~(0x7<< ((c) * 4)))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_OPT_TCC_CLR
value|(~(0x3F000))
end_define

begin_define
define|#
directive|define
name|TI_EDMA3CC_OPT_TCC_SET
parameter_list|(
name|p
parameter_list|)
value|(((0x3F000>> 12)& (p))<< 12)
end_define

begin_struct
struct|struct
name|ti_edma3_softc
block|{
name|device_t
name|sc_dev
decl_stmt|;
name|struct
name|resource
modifier|*
name|mem_res
index|[
name|TI_EDMA3_NUM_TCS
operator|+
literal|1
index|]
decl_stmt|;
name|struct
name|resource
modifier|*
name|irq_res
index|[
name|TI_EDMA3_NUM_IRQS
index|]
decl_stmt|;
name|void
modifier|*
name|ih_cookie
index|[
name|TI_EDMA3_NUM_IRQS
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|ti_edma3_softc
modifier|*
name|ti_edma3_sc
init|=
name|NULL
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|resource_spec
name|ti_edma3_mem_spec
index|[]
init|=
block|{
block|{
name|SYS_RES_MEMORY
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_MEMORY
block|,
literal|1
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_MEMORY
block|,
literal|2
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_MEMORY
block|,
literal|3
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|resource_spec
name|ti_edma3_irq_spec
index|[]
init|=
block|{
block|{
name|SYS_RES_IRQ
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|1
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|2
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Read/Write macros */
end_comment

begin_define
define|#
directive|define
name|ti_edma3_cc_rd_4
parameter_list|(
name|reg
parameter_list|)
value|bus_read_4(ti_edma3_sc->mem_res[0], reg)
end_define

begin_define
define|#
directive|define
name|ti_edma3_cc_wr_4
parameter_list|(
name|reg
parameter_list|,
name|val
parameter_list|)
value|bus_write_4(ti_edma3_sc->mem_res[0], reg, val)
end_define

begin_define
define|#
directive|define
name|ti_edma3_tc_rd_4
parameter_list|(
name|c
parameter_list|,
name|reg
parameter_list|)
value|bus_read_4(ti_edma3_sc->mem_res[c+1], reg)
end_define

begin_define
define|#
directive|define
name|ti_edma3_tc_wr_4
parameter_list|(
name|c
parameter_list|,
name|reg
parameter_list|,
name|val
parameter_list|)
value|bus_write_4(ti_edma3_sc->mem_res[c+1], reg, val)
end_define

begin_function_decl
specifier|static
name|void
name|ti_edma3_intr_comp
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|ti_edma3_intr_mperr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|ti_edma3_intr_err
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
function_decl|;
end_function_decl

begin_struct
specifier|static
struct|struct
block|{
name|driver_intr_t
modifier|*
name|handler
decl_stmt|;
name|char
modifier|*
name|description
decl_stmt|;
block|}
name|ti_edma3_intrs
index|[
name|TI_EDMA3_NUM_IRQS
index|]
init|=
block|{
block|{
name|ti_edma3_intr_comp
block|,
literal|"EDMA Completion Interrupt"
block|}
block|,
block|{
name|ti_edma3_intr_mperr
block|,
literal|"EDMA Memory Protection Error Interrupt"
block|}
block|,
block|{
name|ti_edma3_intr_err
block|,
literal|"EDMA Error Interrupt"
block|}
block|, }
struct|;
end_struct

begin_function
specifier|static
name|int
name|ti_edma3_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"ti,edma3"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"TI EDMA Controller"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_edma3_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ti_edma3_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|int
name|err
decl_stmt|;
name|int
name|i
decl_stmt|;
if|if
condition|(
name|ti_edma3_sc
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|ti_edma3_sc
operator|=
name|sc
expr_stmt|;
name|sc
operator|->
name|sc_dev
operator|=
name|dev
expr_stmt|;
comment|/* Request the memory resources */
name|err
operator|=
name|bus_alloc_resources
argument_list|(
name|dev
argument_list|,
name|ti_edma3_mem_spec
argument_list|,
name|sc
operator|->
name|mem_res
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Error: could not allocate mem resources\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Request the IRQ resources */
name|err
operator|=
name|bus_alloc_resources
argument_list|(
name|dev
argument_list|,
name|ti_edma3_irq_spec
argument_list|,
name|sc
operator|->
name|irq_res
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Error: could not allocate irq resources\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Enable Channel Controller */
name|ti_prcm_clk_enable
argument_list|(
name|EDMA_TPCC_CLK
argument_list|)
expr_stmt|;
name|reg
operator|=
name|ti_edma3_cc_rd_4
argument_list|(
name|TI_EDMA3CC_PID
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"EDMA revision %08x\n"
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Attach interrupt handlers */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|TI_EDMA3_NUM_IRQS
condition|;
operator|++
name|i
control|)
block|{
name|err
operator|=
name|bus_setup_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|irq_res
index|[
name|i
index|]
argument_list|,
name|INTR_TYPE_MISC
operator||
name|INTR_MPSAFE
argument_list|,
name|NULL
argument_list|,
operator|*
name|ti_edma3_intrs
index|[
name|i
index|]
operator|.
name|handler
argument_list|,
name|sc
argument_list|,
operator|&
name|sc
operator|->
name|ih_cookie
index|[
name|i
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"could not setup %s\n"
argument_list|,
name|ti_edma3_intrs
index|[
name|i
index|]
operator|.
name|description
argument_list|)
expr_stmt|;
return|return
operator|(
name|err
operator|)
return|;
block|}
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|ti_edma3_methods
index|[]
init|=
block|{
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|ti_edma3_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|ti_edma3_attach
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|ti_edma3_driver
init|=
block|{
literal|"ti_edma3"
block|,
name|ti_edma3_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|ti_edma3_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|ti_edma3_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|ti_edma3
argument_list|,
name|simplebus
argument_list|,
name|ti_edma3_driver
argument_list|,
name|ti_edma3_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|MODULE_DEPEND
argument_list|(
name|ti_edma3
argument_list|,
name|ti_prcm
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
specifier|static
name|void
name|ti_edma3_intr_comp
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|printf
argument_list|(
literal|"%s: unimplemented\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ti_edma3_intr_mperr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|printf
argument_list|(
literal|"%s: unimplemented\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ti_edma3_intr_err
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|printf
argument_list|(
literal|"%s: unimplemented\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|ti_edma3_init
parameter_list|(
name|unsigned
name|int
name|eqn
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|int
name|i
decl_stmt|;
comment|/* on AM335x Event queue 0 is always mapped to Transfer Controller 0, 	 * event queue 1 to TC2, etc. So we are asking PRCM to power on specific 	 * TC based on what event queue we need to initialize */
name|ti_prcm_clk_enable
argument_list|(
name|EDMA_TPTC0_CLK
operator|+
name|eqn
argument_list|)
expr_stmt|;
comment|/* Clear Event Missed Regs */
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_EMCR
argument_list|,
literal|0xFFFFFFFF
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_EMCRH
argument_list|,
literal|0xFFFFFFFF
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_QEMCR
argument_list|,
literal|0xFFFFFFFF
argument_list|)
expr_stmt|;
comment|/* Clear Error Reg */
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_CCERRCLR
argument_list|,
literal|0xFFFFFFFF
argument_list|)
expr_stmt|;
comment|/* Enable DMA channels 0-63 */
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_DRAE
argument_list|(
literal|0
argument_list|)
argument_list|,
literal|0xFFFFFFFF
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_DRAEH
argument_list|(
literal|0
argument_list|)
argument_list|,
literal|0xFFFFFFFF
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|64
condition|;
name|i
operator|++
control|)
block|{
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_DCHMAP
argument_list|(
name|i
argument_list|)
argument_list|,
name|i
operator|<<
literal|5
argument_list|)
expr_stmt|;
block|}
comment|/* Initialize the DMA Queue Number Registers */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|TI_EDMA3_NUM_DMA_CHS
condition|;
name|i
operator|++
control|)
block|{
name|reg
operator|=
name|ti_edma3_cc_rd_4
argument_list|(
name|TI_EDMA3CC_DMAQNUM
argument_list|(
name|i
operator|>>
literal|3
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
name|TI_EDMA3CC_DMAQNUM_CLR
argument_list|(
name|i
argument_list|)
expr_stmt|;
name|reg
operator||=
name|TI_EDMA3CC_DMAQNUM_SET
argument_list|(
name|i
argument_list|,
name|eqn
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_DMAQNUM
argument_list|(
name|i
operator|>>
literal|3
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
comment|/* Enable the QDMA Region access for all channels */
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_QRAE
argument_list|(
literal|0
argument_list|)
argument_list|,
operator|(
literal|1
operator|<<
name|TI_EDMA3_NUM_QDMA_CHS
operator|)
operator|-
literal|1
argument_list|)
expr_stmt|;
comment|/*Initialize QDMA Queue Number Registers */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|TI_EDMA3_NUM_QDMA_CHS
condition|;
name|i
operator|++
control|)
block|{
name|reg
operator|=
name|ti_edma3_cc_rd_4
argument_list|(
name|TI_EDMA3CC_QDMAQNUM
argument_list|)
expr_stmt|;
name|reg
operator|&=
name|TI_EDMA3CC_QDMAQNUM_CLR
argument_list|(
name|i
argument_list|)
expr_stmt|;
name|reg
operator||=
name|TI_EDMA3CC_QDMAQNUM_SET
argument_list|(
name|i
argument_list|,
name|eqn
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_QDMAQNUM
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|notyet
end_ifdef

begin_function
name|int
name|ti_edma3_enable_event_intr
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
if|if
condition|(
name|ch
operator|>=
name|TI_EDMA3_NUM_DMA_CHS
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
if|if
condition|(
name|ch
operator|<
literal|32
condition|)
block|{
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_S_IESR
argument_list|(
literal|0
argument_list|)
argument_list|,
literal|1
operator|<<
name|ch
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_S_IESRH
argument_list|(
literal|0
argument_list|)
argument_list|,
literal|1
operator|<<
operator|(
name|ch
operator|-
literal|32
operator|)
argument_list|)
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_function
name|int
name|ti_edma3_request_dma_ch
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|unsigned
name|int
name|tccn
parameter_list|,
name|unsigned
name|int
name|eqn
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
if|if
condition|(
name|ch
operator|>=
name|TI_EDMA3_NUM_DMA_CHS
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
comment|/* Enable the DMA channel in the DRAE/DRAEH registers */
if|if
condition|(
name|ch
operator|<
literal|32
condition|)
block|{
name|reg
operator|=
name|ti_edma3_cc_rd_4
argument_list|(
name|TI_EDMA3CC_DRAE
argument_list|(
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator||=
operator|(
literal|0x01
operator|<<
name|ch
operator|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_DRAE
argument_list|(
literal|0
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|reg
operator|=
name|ti_edma3_cc_rd_4
argument_list|(
name|TI_EDMA3CC_DRAEH
argument_list|(
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator||=
operator|(
literal|0x01
operator|<<
operator|(
name|ch
operator|-
literal|32
operator|)
operator|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_DRAEH
argument_list|(
literal|0
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
comment|/* Associate DMA Channel to Event Queue */
name|reg
operator|=
name|ti_edma3_cc_rd_4
argument_list|(
name|TI_EDMA3CC_DMAQNUM
argument_list|(
name|ch
operator|>>
literal|3
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
name|TI_EDMA3CC_DMAQNUM_CLR
argument_list|(
name|ch
argument_list|)
expr_stmt|;
name|reg
operator||=
name|TI_EDMA3CC_DMAQNUM_SET
argument_list|(
operator|(
name|ch
operator|)
argument_list|,
name|eqn
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_DMAQNUM
argument_list|(
name|ch
operator|>>
literal|3
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Set TCC in corresponding PaRAM Entry */
name|reg
operator|=
name|ti_edma3_cc_rd_4
argument_list|(
name|TI_EDMA3CC_OPT
argument_list|(
name|ch
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
name|TI_EDMA3CC_OPT_TCC_CLR
expr_stmt|;
name|reg
operator||=
name|TI_EDMA3CC_OPT_TCC_SET
argument_list|(
name|ch
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_OPT
argument_list|(
name|ch
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|ti_edma3_request_qdma_ch
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|unsigned
name|int
name|tccn
parameter_list|,
name|unsigned
name|int
name|eqn
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
if|if
condition|(
name|ch
operator|>=
name|TI_EDMA3_NUM_DMA_CHS
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
comment|/* Enable the QDMA channel in the QRAE registers */
name|reg
operator|=
name|ti_edma3_cc_rd_4
argument_list|(
name|TI_EDMA3CC_QRAE
argument_list|(
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator||=
operator|(
literal|0x01
operator|<<
name|ch
operator|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_QRAE
argument_list|(
literal|0
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Associate QDMA Channel to Event Queue */
name|reg
operator|=
name|ti_edma3_cc_rd_4
argument_list|(
name|TI_EDMA3CC_QDMAQNUM
argument_list|)
expr_stmt|;
name|reg
operator||=
name|TI_EDMA3CC_QDMAQNUM_SET
argument_list|(
name|ch
argument_list|,
name|eqn
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_QDMAQNUM
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Set TCC in corresponding PaRAM Entry */
name|reg
operator|=
name|ti_edma3_cc_rd_4
argument_list|(
name|TI_EDMA3CC_OPT
argument_list|(
name|ch
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
name|TI_EDMA3CC_OPT_TCC_CLR
expr_stmt|;
name|reg
operator||=
name|TI_EDMA3CC_OPT_TCC_SET
argument_list|(
name|ch
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_OPT
argument_list|(
name|ch
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|ti_edma3_enable_transfer_manual
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|)
block|{
if|if
condition|(
name|ch
operator|>=
name|TI_EDMA3_NUM_DMA_CHS
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
comment|/* set corresponding bit in ESR/ESRH to set a event */
if|if
condition|(
name|ch
operator|<
literal|32
condition|)
block|{
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_S_ESR
argument_list|(
literal|0
argument_list|)
argument_list|,
literal|1
operator|<<
name|ch
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_S_ESRH
argument_list|(
literal|0
argument_list|)
argument_list|,
literal|1
operator|<<
operator|(
name|ch
operator|-
literal|32
operator|)
argument_list|)
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|ti_edma3_enable_transfer_qdma
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|)
block|{
if|if
condition|(
name|ch
operator|>=
name|TI_EDMA3_NUM_QDMA_CHS
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
comment|/* set corresponding bit in QEESR to enable QDMA event */
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_S_QEESR
argument_list|(
literal|0
argument_list|)
argument_list|,
operator|(
literal|1
operator|<<
name|ch
operator|)
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|ti_edma3_enable_transfer_event
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|)
block|{
if|if
condition|(
name|ch
operator|>=
name|TI_EDMA3_NUM_DMA_CHS
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
comment|/* Clear SECR(H)& EMCR(H) to clean any previous NULL request 	 * and set corresponding bit in EESR to enable DMA event */
if|if
condition|(
name|ch
operator|<
literal|32
condition|)
block|{
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_S_SECR
argument_list|(
literal|0
argument_list|)
argument_list|,
operator|(
literal|1
operator|<<
name|ch
operator|)
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_EMCR
argument_list|,
operator|(
literal|1
operator|<<
name|ch
operator|)
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_S_EESR
argument_list|(
literal|0
argument_list|)
argument_list|,
operator|(
literal|1
operator|<<
name|ch
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_S_SECRH
argument_list|(
literal|0
argument_list|)
argument_list|,
literal|1
operator|<<
operator|(
name|ch
operator|-
literal|32
operator|)
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_EMCRH
argument_list|,
literal|1
operator|<<
operator|(
name|ch
operator|-
literal|32
operator|)
argument_list|)
expr_stmt|;
name|ti_edma3_cc_wr_4
argument_list|(
name|TI_EDMA3CC_S_EESRH
argument_list|(
literal|0
argument_list|)
argument_list|,
literal|1
operator|<<
operator|(
name|ch
operator|-
literal|32
operator|)
argument_list|)
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
name|void
name|ti_edma3_param_write
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|struct
name|ti_edma3cc_param_set
modifier|*
name|prs
parameter_list|)
block|{
name|bus_write_region_4
argument_list|(
name|ti_edma3_sc
operator|->
name|mem_res
index|[
literal|0
index|]
argument_list|,
name|TI_EDMA3CC_OPT
argument_list|(
name|ch
argument_list|)
argument_list|,
operator|(
name|uint32_t
operator|*
operator|)
name|prs
argument_list|,
literal|8
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|ti_edma3_param_read
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|struct
name|ti_edma3cc_param_set
modifier|*
name|prs
parameter_list|)
block|{
name|bus_read_region_4
argument_list|(
name|ti_edma3_sc
operator|->
name|mem_res
index|[
literal|0
index|]
argument_list|,
name|TI_EDMA3CC_OPT
argument_list|(
name|ch
argument_list|)
argument_list|,
operator|(
name|uint32_t
operator|*
operator|)
name|prs
argument_list|,
literal|8
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

