<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1176" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1176{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1176{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1176{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1176{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_1176{left:154px;bottom:1084px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t6_1176{left:69px;bottom:1062px;letter-spacing:-0.24px;word-spacing:-0.36px;}
#t7_1176{left:178px;bottom:1062px;letter-spacing:-0.17px;}
#t8_1176{left:253px;bottom:1062px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_1176{left:69px;bottom:1045px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ta_1176{left:69px;bottom:1019px;}
#tb_1176{left:95px;bottom:1022px;letter-spacing:-0.2px;word-spacing:-0.37px;}
#tc_1176{left:69px;bottom:996px;}
#td_1176{left:95px;bottom:999px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#te_1176{left:69px;bottom:973px;}
#tf_1176{left:95px;bottom:976px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tg_1176{left:69px;bottom:953px;letter-spacing:-0.22px;word-spacing:-0.41px;}
#th_1176{left:69px;bottom:936px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ti_1176{left:69px;bottom:886px;letter-spacing:-0.09px;}
#tj_1176{left:154px;bottom:886px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tk_1176{left:69px;bottom:864px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tl_1176{left:184px;bottom:864px;letter-spacing:-0.17px;}
#tm_1176{left:263px;bottom:864px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_1176{left:69px;bottom:847px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#to_1176{left:69px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_1176{left:69px;bottom:807px;letter-spacing:-0.17px;word-spacing:-0.95px;}
#tq_1176{left:69px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_1176{left:95px;bottom:766px;letter-spacing:-0.16px;word-spacing:0.01px;}
#ts_1176{left:95px;bottom:749px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tt_1176{left:647px;bottom:756px;}
#tu_1176{left:653px;bottom:749px;letter-spacing:-0.15px;}
#tv_1176{left:95px;bottom:732px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tw_1176{left:69px;bottom:710px;letter-spacing:-0.17px;word-spacing:-0.74px;}
#tx_1176{left:69px;bottom:693px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_1176{left:69px;bottom:676px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#tz_1176{left:69px;bottom:653px;letter-spacing:-0.2px;word-spacing:-0.63px;}
#t10_1176{left:69px;bottom:636px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t11_1176{left:69px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_1176{left:69px;bottom:603px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t13_1176{left:69px;bottom:580px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t14_1176{left:69px;bottom:557px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t15_1176{left:69px;bottom:507px;letter-spacing:-0.09px;}
#t16_1176{left:154px;bottom:507px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t17_1176{left:69px;bottom:484px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t18_1176{left:541px;bottom:484px;letter-spacing:-0.17px;}
#t19_1176{left:619px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_1176{left:69px;bottom:467px;letter-spacing:-0.19px;word-spacing:-0.56px;}
#t1b_1176{left:69px;bottom:451px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1c_1176{left:69px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_1176{left:69px;bottom:384px;letter-spacing:-0.09px;}
#t1e_1176{left:154px;bottom:384px;letter-spacing:-0.09px;}
#t1f_1176{left:69px;bottom:361px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t1g_1176{left:69px;bottom:344px;letter-spacing:-0.17px;word-spacing:-0.98px;}
#t1h_1176{left:69px;bottom:328px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t1i_1176{left:69px;bottom:305px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1j_1176{left:69px;bottom:288px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#t1k_1176{left:69px;bottom:271px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1l_1176{left:69px;bottom:254px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1m_1176{left:69px;bottom:237px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1n_1176{left:69px;bottom:215px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t1o_1176{left:69px;bottom:198px;letter-spacing:-0.17px;word-spacing:-1.18px;}
#t1p_1176{left:69px;bottom:181px;letter-spacing:-0.14px;}
#t1q_1176{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1r_1176{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t1s_1176{left:644px;bottom:139px;}
#t1t_1176{left:658px;bottom:133px;letter-spacing:-0.12px;}
#t1u_1176{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_1176{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1176{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1176{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1176{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1176{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_1176{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_1176{font-size:14px;font-family:CourierNew_3el;color:#000;}
.s8_1176{font-size:11px;font-family:CourierNew_3el;color:#000;}
.s9_1176{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_1176{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1176" type="text/css" >

@font-face {
	font-family: CourierNew_3el;
	src: url("fonts/CourierNew_3el.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1176Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1176" style="-webkit-user-select: none;"><object width="935" height="1210" data="1176/1176.svg" type="image/svg+xml" id="pdf1176" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1176" class="t s1_1176">33-8 </span><span id="t2_1176" class="t s1_1176">Vol. 3C </span>
<span id="t3_1176" class="t s2_1176">INTEL® PROCESSOR TRACE </span>
<span id="t4_1176" class="t s3_1176">33.2.6.2 </span><span id="t5_1176" class="t s3_1176">Trigger Enable (TriggerEn) </span>
<span id="t6_1176" class="t s4_1176">Trigger Enable (</span><span id="t7_1176" class="t s5_1176">TriggerEn</span><span id="t8_1176" class="t s4_1176">) is the primary indicator that trace packet generation is active. TriggerEn is set when </span>
<span id="t9_1176" class="t s4_1176">IA32_RTIT_CTL.TraceEn is set, and cleared by any of the following conditions: </span>
<span id="ta_1176" class="t s6_1176">• </span><span id="tb_1176" class="t s4_1176">TraceEn is cleared by software. </span>
<span id="tc_1176" class="t s6_1176">• </span><span id="td_1176" class="t s4_1176">A TraceStop condition is encountered and IA32_RTIT_STATUS.Stopped is set. </span>
<span id="te_1176" class="t s6_1176">• </span><span id="tf_1176" class="t s4_1176">IA32_RTIT_STATUS.Error is set due to an operational error (see Section 33.3.10). </span>
<span id="tg_1176" class="t s4_1176">Software can discover the current TriggerEn value by reading the IA32_RTIT_STATUS.TriggerEn bit. When Trig- </span>
<span id="th_1176" class="t s4_1176">gerEn is clear, tracing is inactive and no packets are generated. </span>
<span id="ti_1176" class="t s3_1176">33.2.6.3 </span><span id="tj_1176" class="t s3_1176">Context Enable (ContextEn) </span>
<span id="tk_1176" class="t s4_1176">Context Enable (</span><span id="tl_1176" class="t s5_1176">ContextEn</span><span id="tm_1176" class="t s4_1176">) indicates whether the processor is in the state or mode that software configured </span>
<span id="tn_1176" class="t s4_1176">hardware to trace. For example, if execution with CPL = 0 code is not being traced (IA32_RTIT_CTL.OS = 0), then </span>
<span id="to_1176" class="t s4_1176">ContextEn will be 0 when the processor is in CPL0. </span>
<span id="tp_1176" class="t s4_1176">Software can discover the current ContextEn value by reading the IA32_RTIT_STATUS.ContextEn bit. ContextEn is </span>
<span id="tq_1176" class="t s4_1176">defined as follows: </span>
<span id="tr_1176" class="t s7_1176">ContextEn = !((IA32_RTIT_CTL.OS = 0 AND CPL = 0) OR </span>
<span id="ts_1176" class="t s7_1176">(IA32_RTIT_CTL.USER = 0 AND CPL &gt; 0) OR (IS_IN_A_PRODUCTION_ENCLAVE </span>
<span id="tt_1176" class="t s8_1176">1 </span>
<span id="tu_1176" class="t s7_1176">) OR </span>
<span id="tv_1176" class="t s7_1176">(IA32_RTIT_CTL.CR3Filter = 1 AND IA32_RTIT_CR3_MATCH does not match CR3) </span>
<span id="tw_1176" class="t s4_1176">If the clearing of ContextEn causes PacketEn to be cleared, a Packet Generation Disable (TIP.PGD) packet is gener- </span>
<span id="tx_1176" class="t s4_1176">ated, but its IP payload is suppressed. If the setting of ContextEn causes PacketEn to be set, a Packet Generation </span>
<span id="ty_1176" class="t s4_1176">Enable (TIP.PGE) packet is generated. </span>
<span id="tz_1176" class="t s4_1176">When ContextEn is 0, control flow packets (TNT, FUP, TIP.*, MODE.*) are not generated, and no Linear Instruction </span>
<span id="t10_1176" class="t s4_1176">Pointers (LIPs) are exposed. However, some packets, such as MTC and PSB (see Section 33.4.2.16 and Section </span>
<span id="t11_1176" class="t s4_1176">33.4.2.17), may still be generated while ContextEn is 0. For details of which packets are generated only when </span>
<span id="t12_1176" class="t s4_1176">ContextEn is set, see Section 33.4.1. </span>
<span id="t13_1176" class="t s4_1176">The processor does not update ContextEn when TriggerEn = 0. </span>
<span id="t14_1176" class="t s4_1176">The value of ContextEn will toggle only when TriggerEn = 1. </span>
<span id="t15_1176" class="t s3_1176">33.2.6.4 </span><span id="t16_1176" class="t s3_1176">Branch Enable (BranchEn) </span>
<span id="t17_1176" class="t s4_1176">This value is based purely on the IA32_RTIT_CTL.BranchEn value. If </span><span id="t18_1176" class="t s5_1176">BranchEn </span><span id="t19_1176" class="t s4_1176">is not set, then relevant COFI </span>
<span id="t1a_1176" class="t s4_1176">packets (TNT, TIP*, FUP, MODE.*) are suppressed. Other packets related to timing (TSC, TMA, MTC, CYC), as well </span>
<span id="t1b_1176" class="t s4_1176">as PSB, will be generated normally regardless. Further, PIP and VMCS continue to be generated, as indicators of </span>
<span id="t1c_1176" class="t s4_1176">what software is running. </span>
<span id="t1d_1176" class="t s3_1176">33.2.6.5 </span><span id="t1e_1176" class="t s3_1176">Filter Enable (FilterEn) </span>
<span id="t1f_1176" class="t s4_1176">Filter Enable indicates that the Instruction Pointer (IP) is within the range of IPs that Intel PT is configured to watch. </span>
<span id="t1g_1176" class="t s4_1176">Software can get the state of Filter Enable by a RDMSR of IA32_RTIT_STATUS.FilterEn. For details on configuration </span>
<span id="t1h_1176" class="t s4_1176">and use of IP filtering, see Section 33.2.5.3. </span>
<span id="t1i_1176" class="t s4_1176">On clearing of FilterEn that also clears PacketEn, a Packet Generation Disable (TIP.PGD) will be generated, but </span>
<span id="t1j_1176" class="t s4_1176">unlike the ContextEn case, the IP payload may not be suppressed. For direct, unconditional branches, as well as for </span>
<span id="t1k_1176" class="t s4_1176">indirect branches (including RETs), the PGD generated by leaving the tracing region and clearing FilterEn will </span>
<span id="t1l_1176" class="t s4_1176">contain the target IP. This means that IPs from outside the configured range can be exposed in the trace, as long </span>
<span id="t1m_1176" class="t s4_1176">as they are within context. </span>
<span id="t1n_1176" class="t s4_1176">When FilterEn is 0, control flow packets are not generated (e.g., TNT, TIP). However, some packets, such as PIP, </span>
<span id="t1o_1176" class="t s4_1176">MTC, and PSB, may still be generated while FilterEn is clear. For details on packet enable dependencies, see Section </span>
<span id="t1p_1176" class="t s4_1176">33.4.1. </span>
<span id="t1q_1176" class="t s9_1176">1. </span><span id="t1r_1176" class="t s9_1176">Trace packets generation is disabled in a production enclave, see Section 33.2.9.5. See the Intel </span>
<span id="t1s_1176" class="t sa_1176">® </span>
<span id="t1t_1176" class="t s9_1176">64 and IA-32 Architectures Soft- </span>
<span id="t1u_1176" class="t s9_1176">ware Developer’s Manual, Volume 3D, about differences between a production enclave and a debug enclave. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
