
SBIO3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000a6  00800100  00001c4e  00001ce2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c4e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000012f  008001a6  008001a6  00001d88  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001d88  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001de4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000190  00000000  00000000  00001e20  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002275  00000000  00000000  00001fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000012c4  00000000  00000000  00004225  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001342  00000000  00000000  000054e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000041c  00000000  00000000  0000682c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007f0  00000000  00000000  00006c48  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000109c  00000000  00000000  00007438  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000180  00000000  00000000  000084d4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__ctors_end>
       4:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
       8:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
       c:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      10:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      14:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      18:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      1c:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      20:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      24:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      28:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      2c:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      30:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      34:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      38:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      3c:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      40:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      44:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      48:	0c 94 b4 05 	jmp	0xb68	; 0xb68 <__vector_18>
      4c:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      50:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      54:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      58:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      5c:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      60:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      64:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      68:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      6c:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      70:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      74:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      78:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      7c:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      80:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      84:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>
      88:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__bad_interrupt>

0000008c <__trampolines_end>:
      8c:	6e 61       	ori	r22, 0x1E	; 30
      8e:	6e 00       	.word	0x006e	; ????

00000090 <__c.2332>:
      90:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      a0:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      b0:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      c0:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      d0:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      e0:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      f0:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     100:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     110:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     120:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     130:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     140:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     150:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     160:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     170:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     180:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000018e <__ctors_end>:
     18e:	11 24       	eor	r1, r1
     190:	1f be       	out	0x3f, r1	; 63
     192:	cf ef       	ldi	r28, 0xFF	; 255
     194:	d0 e1       	ldi	r29, 0x10	; 16
     196:	de bf       	out	0x3e, r29	; 62
     198:	cd bf       	out	0x3d, r28	; 61

0000019a <__do_copy_data>:
     19a:	11 e0       	ldi	r17, 0x01	; 1
     19c:	a0 e0       	ldi	r26, 0x00	; 0
     19e:	b1 e0       	ldi	r27, 0x01	; 1
     1a0:	ee e4       	ldi	r30, 0x4E	; 78
     1a2:	fc e1       	ldi	r31, 0x1C	; 28
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x10>
     1a6:	05 90       	lpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 3a       	cpi	r26, 0xA6	; 166
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0xc>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 ea       	ldi	r26, 0xA6	; 166
     1b4:	b1 e0       	ldi	r27, 0x01	; 1
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a5 3d       	cpi	r26, 0xD5	; 213
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	0e 94 ff 03 	call	0x7fe	; 0x7fe <main>
     1c4:	0c 94 25 0e 	jmp	0x1c4a	; 0x1c4a <_exit>

000001c8 <__bad_interrupt>:
     1c8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001cc <Init_ADC>:

#include "ADC_Routine.h"
#include "UART_Routine.h"

void Init_ADC (ADW *ADW0)
{
     1cc:	ef 92       	push	r14
     1ce:	ff 92       	push	r15
     1d0:	0f 93       	push	r16
     1d2:	1f 93       	push	r17
     1d4:	cf 93       	push	r28
     1d6:	8c 01       	movw	r16, r24
	ADW0->ADC_Channellist[0] = ON;
     1d8:	81 e0       	ldi	r24, 0x01	; 1
     1da:	f8 01       	movw	r30, r16
     1dc:	80 83       	st	Z, r24
	ADW0->ADC_Channellist[1] = ON;
     1de:	81 83       	std	Z+1, r24	; 0x01
	ADW0->ADC_Channellist[2] = ON;
     1e0:	82 83       	std	Z+2, r24	; 0x02
	ADW0->ADC_Channellist[3] = ON;
     1e2:	83 83       	std	Z+3, r24	; 0x03
	ADW0->ADC_Channellist[4] = OFF;
     1e4:	14 82       	std	Z+4, r1	; 0x04
	ADW0->ADC_Channellist[5] = OFF;
     1e6:	15 82       	std	Z+5, r1	; 0x05
	ADW0->ADC_Channellist[6] = OFF;
     1e8:	16 82       	std	Z+6, r1	; 0x06
	ADW0->ADC_Channellist[7] = OFF;
     1ea:	17 82       	std	Z+7, r1	; 0x07
	
	//Speicherplatz reservieren
	ADW0->ADC_Val = malloc(8 * sizeof(uint16_t *));
     1ec:	80 e1       	ldi	r24, 0x10	; 16
     1ee:	90 e0       	ldi	r25, 0x00	; 0
     1f0:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <malloc>
     1f4:	f8 01       	movw	r30, r16
     1f6:	91 87       	std	Z+9, r25	; 0x09
     1f8:	80 87       	std	Z+8, r24	; 0x08
	if (ADW0->ADC_Val == NULL) printf("ADC Zeile NULL \n");
     1fa:	89 2b       	or	r24, r25
     1fc:	21 f4       	brne	.+8      	; 0x206 <Init_ADC+0x3a>
     1fe:	84 e1       	ldi	r24, 0x14	; 20
     200:	91 e0       	ldi	r25, 0x01	; 1
     202:	0e 94 97 0d 	call	0x1b2e	; 0x1b2e <puts>

#include "ADC_Routine.h"
#include "UART_Routine.h"

void Init_ADC (ADW *ADW0)
{
     206:	c0 e0       	ldi	r28, 0x00	; 0
     208:	28 c0       	rjmp	.+80     	; 0x25a <Init_ADC+0x8e>
	ADW0->ADC_Val = malloc(8 * sizeof(uint16_t *));
	if (ADW0->ADC_Val == NULL) printf("ADC Zeile NULL \n");
	
	for (uint8_t i = 0; i <= (ADC_square - 1); i++)
	{
		 if (ADW0->ADC_Channellist[i]) ADW0->ADC_Val[i] = malloc(ADC_square * sizeof(uint16_t));
     20a:	f8 01       	movw	r30, r16
     20c:	ec 0f       	add	r30, r28
     20e:	f1 1d       	adc	r31, r1
     210:	80 81       	ld	r24, Z
     212:	88 23       	and	r24, r24
     214:	81 f0       	breq	.+32     	; 0x236 <Init_ADC+0x6a>
     216:	f8 01       	movw	r30, r16
     218:	80 85       	ldd	r24, Z+8	; 0x08
     21a:	91 85       	ldd	r25, Z+9	; 0x09
     21c:	ec 2e       	mov	r14, r28
     21e:	f1 2c       	mov	r15, r1
     220:	ee 0c       	add	r14, r14
     222:	ff 1c       	adc	r15, r15
     224:	e8 0e       	add	r14, r24
     226:	f9 1e       	adc	r15, r25
     228:	84 e1       	ldi	r24, 0x14	; 20
     22a:	90 e0       	ldi	r25, 0x00	; 0
     22c:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <malloc>
     230:	f7 01       	movw	r30, r14
     232:	91 83       	std	Z+1, r25	; 0x01
     234:	80 83       	st	Z, r24
		 if (ADW0->ADC_Val[i] == NULL) printf("ADC Spalte NULL \n");
     236:	f8 01       	movw	r30, r16
     238:	80 85       	ldd	r24, Z+8	; 0x08
     23a:	91 85       	ldd	r25, Z+9	; 0x09
     23c:	ec 2f       	mov	r30, r28
     23e:	f0 e0       	ldi	r31, 0x00	; 0
     240:	ee 0f       	add	r30, r30
     242:	ff 1f       	adc	r31, r31
     244:	e8 0f       	add	r30, r24
     246:	f9 1f       	adc	r31, r25
     248:	80 81       	ld	r24, Z
     24a:	91 81       	ldd	r25, Z+1	; 0x01
     24c:	89 2b       	or	r24, r25
     24e:	21 f4       	brne	.+8      	; 0x258 <Init_ADC+0x8c>
     250:	84 e2       	ldi	r24, 0x24	; 36
     252:	91 e0       	ldi	r25, 0x01	; 1
     254:	0e 94 97 0d 	call	0x1b2e	; 0x1b2e <puts>
	
	//Speicherplatz reservieren
	ADW0->ADC_Val = malloc(8 * sizeof(uint16_t *));
	if (ADW0->ADC_Val == NULL) printf("ADC Zeile NULL \n");
	
	for (uint8_t i = 0; i <= (ADC_square - 1); i++)
     258:	cf 5f       	subi	r28, 0xFF	; 255
     25a:	ca 30       	cpi	r28, 0x0A	; 10
     25c:	b0 f2       	brcs	.-84     	; 0x20a <Init_ADC+0x3e>
	{
		 if (ADW0->ADC_Channellist[i]) ADW0->ADC_Val[i] = malloc(ADC_square * sizeof(uint16_t));
		 if (ADW0->ADC_Val[i] == NULL) printf("ADC Spalte NULL \n");
	}
	
	ADMUX = (1<<REFS0);
     25e:	80 e4       	ldi	r24, 0x40	; 64
     260:	87 b9       	out	0x07, r24	; 7
	ADCSRA = (1<<ADEN) | (1<<ADSC) | (1<<ADPS2);
     262:	84 ec       	ldi	r24, 0xC4	; 196
     264:	86 b9       	out	0x06, r24	; 6
}
     266:	cf 91       	pop	r28
     268:	1f 91       	pop	r17
     26a:	0f 91       	pop	r16
     26c:	ff 90       	pop	r15
     26e:	ef 90       	pop	r14
     270:	08 95       	ret

00000272 <Start_ADC>:

void Start_ADC (ADW *ADW0)
{
     272:	dc 01       	movw	r26, r24
	static uint8_t counter = 0;
	
	for (uint8_t i = 0; i <= 7; i++)
     274:	90 e0       	ldi	r25, 0x00	; 0
     276:	2d c0       	rjmp	.+90     	; 0x2d2 <Start_ADC+0x60>
	{
		if (ADW0->ADC_Channellist[i])
     278:	fd 01       	movw	r30, r26
     27a:	e9 0f       	add	r30, r25
     27c:	f1 1d       	adc	r31, r1
     27e:	80 81       	ld	r24, Z
     280:	88 23       	and	r24, r24
     282:	31 f1       	breq	.+76     	; 0x2d0 <Start_ADC+0x5e>
		{
			ADMUX = (ADMUX & ~(0x0F) | (i & 0x0F));
     284:	87 b1       	in	r24, 0x07	; 7
     286:	80 7f       	andi	r24, 0xF0	; 240
     288:	29 2f       	mov	r18, r25
     28a:	2f 70       	andi	r18, 0x0F	; 15
     28c:	82 2b       	or	r24, r18
     28e:	87 b9       	out	0x07, r24	; 7
			ADCSRA |= (1<<ADSC);
     290:	26 b1       	in	r18, 0x06	; 6
     292:	20 64       	ori	r18, 0x40	; 64
     294:	26 b9       	out	0x06, r18	; 6
			while (ADCSRA & (1<<ADSC));
     296:	36 99       	sbic	0x06, 6	; 6
     298:	fe cf       	rjmp	.-4      	; 0x296 <Start_ADC+0x24>
			ADW0->ADC_Val[i][counter] = ADCW;
     29a:	18 96       	adiw	r26, 0x08	; 8
     29c:	2d 91       	ld	r18, X+
     29e:	3c 91       	ld	r19, X
     2a0:	19 97       	sbiw	r26, 0x09	; 9
     2a2:	e9 2f       	mov	r30, r25
     2a4:	f0 e0       	ldi	r31, 0x00	; 0
     2a6:	ee 0f       	add	r30, r30
     2a8:	ff 1f       	adc	r31, r31
     2aa:	e2 0f       	add	r30, r18
     2ac:	f3 1f       	adc	r31, r19
     2ae:	40 81       	ld	r20, Z
     2b0:	51 81       	ldd	r21, Z+1	; 0x01
     2b2:	20 91 a8 01 	lds	r18, 0x01A8	; 0x8001a8 <counter.2135>
     2b6:	e2 2f       	mov	r30, r18
     2b8:	f0 e0       	ldi	r31, 0x00	; 0
     2ba:	ee 0f       	add	r30, r30
     2bc:	ff 1f       	adc	r31, r31
     2be:	e4 0f       	add	r30, r20
     2c0:	f5 1f       	adc	r31, r21
     2c2:	24 b1       	in	r18, 0x04	; 4
     2c4:	35 b1       	in	r19, 0x05	; 5
     2c6:	31 83       	std	Z+1, r19	; 0x01
     2c8:	20 83       	st	Z, r18
			ADMUX &= ~(0x0F);
     2ca:	27 b1       	in	r18, 0x07	; 7
     2cc:	20 7f       	andi	r18, 0xF0	; 240
     2ce:	27 b9       	out	0x07, r18	; 7

void Start_ADC (ADW *ADW0)
{
	static uint8_t counter = 0;
	
	for (uint8_t i = 0; i <= 7; i++)
     2d0:	9f 5f       	subi	r25, 0xFF	; 255
     2d2:	98 30       	cpi	r25, 0x08	; 8
     2d4:	88 f2       	brcs	.-94     	; 0x278 <Start_ADC+0x6>
			ADW0->ADC_Val[i][counter] = ADCW;
			ADMUX &= ~(0x0F);
		}
	}
	
	if (counter < ADC_square) counter++;
     2d6:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <counter.2135>
     2da:	8a 30       	cpi	r24, 0x0A	; 10
     2dc:	18 f4       	brcc	.+6      	; 0x2e4 <Start_ADC+0x72>
     2de:	8f 5f       	subi	r24, 0xFF	; 255
     2e0:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <counter.2135>
	if (counter == ADC_square) counter = 0;
     2e4:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <counter.2135>
     2e8:	8a 30       	cpi	r24, 0x0A	; 10
     2ea:	11 f4       	brne	.+4      	; 0x2f0 <Start_ADC+0x7e>
     2ec:	10 92 a8 01 	sts	0x01A8, r1	; 0x8001a8 <counter.2135>
     2f0:	08 95       	ret

000002f2 <Calculate_ADC>:
}

void Calculate_ADC(ADW *ADW0)
{
     2f2:	2f 92       	push	r2
     2f4:	3f 92       	push	r3
     2f6:	4f 92       	push	r4
     2f8:	5f 92       	push	r5
     2fa:	6f 92       	push	r6
     2fc:	7f 92       	push	r7
     2fe:	8f 92       	push	r8
     300:	9f 92       	push	r9
     302:	af 92       	push	r10
     304:	bf 92       	push	r11
     306:	cf 92       	push	r12
     308:	df 92       	push	r13
     30a:	ef 92       	push	r14
     30c:	ff 92       	push	r15
     30e:	0f 93       	push	r16
     310:	1f 93       	push	r17
     312:	cf 93       	push	r28
     314:	df 93       	push	r29
     316:	00 d0       	rcall	.+0      	; 0x318 <Calculate_ADC+0x26>
     318:	00 d0       	rcall	.+0      	; 0x31a <Calculate_ADC+0x28>
     31a:	00 d0       	rcall	.+0      	; 0x31c <Calculate_ADC+0x2a>
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	9c 83       	std	Y+4, r25	; 0x04
     322:	8b 83       	std	Y+3, r24	; 0x03
	uint64_t ADC_Sum = 0;
	
	for (uint8_t i = 0; i <= 7; i++)
     324:	61 2c       	mov	r6, r1
     326:	7b c0       	rjmp	.+246    	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
	{
		if (ADW0->ADC_Channellist[i]) for (uint8_t k = 0; k <= (ADC_square-1); k++) ADC_Sum += ADW0->ADC_Val[i][k];
     328:	86 2d       	mov	r24, r6
     32a:	90 e0       	ldi	r25, 0x00	; 0
     32c:	9a 83       	std	Y+2, r25	; 0x02
     32e:	89 83       	std	Y+1, r24	; 0x01
     330:	fc 01       	movw	r30, r24
     332:	8b 81       	ldd	r24, Y+3	; 0x03
     334:	9c 81       	ldd	r25, Y+4	; 0x04
     336:	e8 0f       	add	r30, r24
     338:	f9 1f       	adc	r31, r25
     33a:	80 81       	ld	r24, Z
     33c:	81 11       	cpse	r24, r1
     33e:	3c c0       	rjmp	.+120    	; 0x3b8 <Calculate_ADC+0xc6>
     340:	51 2c       	mov	r5, r1
     342:	71 2c       	mov	r7, r1
     344:	b0 e0       	ldi	r27, 0x00	; 0
     346:	a0 e0       	ldi	r26, 0x00	; 0
     348:	1d 82       	std	Y+5, r1	; 0x05
     34a:	1e 82       	std	Y+6, r1	; 0x06
     34c:	21 2c       	mov	r2, r1
     34e:	31 2c       	mov	r3, r1
     350:	3f c0       	rjmp	.+126    	; 0x3d0 <Calculate_ADC+0xde>
     352:	eb 81       	ldd	r30, Y+3	; 0x03
     354:	fc 81       	ldd	r31, Y+4	; 0x04
     356:	20 85       	ldd	r18, Z+8	; 0x08
     358:	31 85       	ldd	r19, Z+9	; 0x09
     35a:	86 2d       	mov	r24, r6
     35c:	90 e0       	ldi	r25, 0x00	; 0
     35e:	88 0f       	add	r24, r24
     360:	99 1f       	adc	r25, r25
     362:	82 0f       	add	r24, r18
     364:	93 1f       	adc	r25, r19
     366:	fc 01       	movw	r30, r24
     368:	20 81       	ld	r18, Z
     36a:	31 81       	ldd	r19, Z+1	; 0x01
     36c:	84 2d       	mov	r24, r4
     36e:	90 e0       	ldi	r25, 0x00	; 0
     370:	88 0f       	add	r24, r24
     372:	99 1f       	adc	r25, r25
     374:	82 0f       	add	r24, r18
     376:	93 1f       	adc	r25, r19
     378:	fc 01       	movw	r30, r24
     37a:	a0 80       	ld	r10, Z
     37c:	b1 80       	ldd	r11, Z+1	; 0x01
     37e:	45 01       	movw	r8, r10
     380:	28 2d       	mov	r18, r8
     382:	39 2d       	mov	r19, r9
     384:	40 e0       	ldi	r20, 0x00	; 0
     386:	50 e0       	ldi	r21, 0x00	; 0
     388:	60 e0       	ldi	r22, 0x00	; 0
     38a:	70 e0       	ldi	r23, 0x00	; 0
     38c:	80 e0       	ldi	r24, 0x00	; 0
     38e:	90 e0       	ldi	r25, 0x00	; 0
     390:	a5 2c       	mov	r10, r5
     392:	b7 2c       	mov	r11, r7
     394:	cb 2e       	mov	r12, r27
     396:	da 2e       	mov	r13, r26
     398:	ed 80       	ldd	r14, Y+5	; 0x05
     39a:	fe 80       	ldd	r15, Y+6	; 0x06
     39c:	02 2d       	mov	r16, r2
     39e:	13 2d       	mov	r17, r3
     3a0:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__adddi3>
     3a4:	52 2e       	mov	r5, r18
     3a6:	73 2e       	mov	r7, r19
     3a8:	b4 2f       	mov	r27, r20
     3aa:	a5 2f       	mov	r26, r21
     3ac:	6d 83       	std	Y+5, r22	; 0x05
     3ae:	7e 83       	std	Y+6, r23	; 0x06
     3b0:	28 2e       	mov	r2, r24
     3b2:	39 2e       	mov	r3, r25
     3b4:	43 94       	inc	r4
     3b6:	09 c0       	rjmp	.+18     	; 0x3ca <Calculate_ADC+0xd8>
     3b8:	41 2c       	mov	r4, r1
     3ba:	51 2c       	mov	r5, r1
     3bc:	71 2c       	mov	r7, r1
     3be:	b0 e0       	ldi	r27, 0x00	; 0
     3c0:	a0 e0       	ldi	r26, 0x00	; 0
     3c2:	1d 82       	std	Y+5, r1	; 0x05
     3c4:	1e 82       	std	Y+6, r1	; 0x06
     3c6:	21 2c       	mov	r2, r1
     3c8:	31 2c       	mov	r3, r1
     3ca:	f9 e0       	ldi	r31, 0x09	; 9
     3cc:	f4 15       	cp	r31, r4
     3ce:	08 f6       	brcc	.-126    	; 0x352 <Calculate_ADC+0x60>
		ADW0->ADC_Average[i] = ADC_Sum / ADC_square;
     3d0:	0f 2e       	mov	r0, r31
     3d2:	fa e0       	ldi	r31, 0x0A	; 10
     3d4:	af 2e       	mov	r10, r31
     3d6:	f0 2d       	mov	r31, r0
     3d8:	b1 2c       	mov	r11, r1
     3da:	c1 2c       	mov	r12, r1
     3dc:	d1 2c       	mov	r13, r1
     3de:	e1 2c       	mov	r14, r1
     3e0:	f1 2c       	mov	r15, r1
     3e2:	00 e0       	ldi	r16, 0x00	; 0
     3e4:	10 e0       	ldi	r17, 0x00	; 0
     3e6:	25 2d       	mov	r18, r5
     3e8:	37 2d       	mov	r19, r7
     3ea:	4b 2f       	mov	r20, r27
     3ec:	5a 2f       	mov	r21, r26
     3ee:	6d 81       	ldd	r22, Y+5	; 0x05
     3f0:	7e 81       	ldd	r23, Y+6	; 0x06
     3f2:	82 2d       	mov	r24, r2
     3f4:	93 2d       	mov	r25, r3
     3f6:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <__udivdi3>
     3fa:	89 80       	ldd	r8, Y+1	; 0x01
     3fc:	9a 80       	ldd	r9, Y+2	; 0x02
     3fe:	88 0c       	add	r8, r8
     400:	99 1c       	adc	r9, r9
     402:	88 0c       	add	r8, r8
     404:	99 1c       	adc	r9, r9
     406:	eb 81       	ldd	r30, Y+3	; 0x03
     408:	fc 81       	ldd	r31, Y+4	; 0x04
     40a:	8e 0e       	add	r8, r30
     40c:	9f 1e       	adc	r9, r31
     40e:	0e 94 9b 06 	call	0xd36	; 0xd36 <__floatundisf>
     412:	f4 01       	movw	r30, r8
     414:	63 87       	std	Z+11, r22	; 0x0b
     416:	74 87       	std	Z+12, r23	; 0x0c
     418:	85 87       	std	Z+13, r24	; 0x0d
     41a:	96 87       	std	Z+14, r25	; 0x0e

void Calculate_ADC(ADW *ADW0)
{
	uint64_t ADC_Sum = 0;
	
	for (uint8_t i = 0; i <= 7; i++)
     41c:	63 94       	inc	r6
     41e:	f7 e0       	ldi	r31, 0x07	; 7
     420:	f6 15       	cp	r31, r6
     422:	08 f0       	brcs	.+2      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
     424:	81 cf       	rjmp	.-254    	; 0x328 <Calculate_ADC+0x36>
	{
		if (ADW0->ADC_Channellist[i]) for (uint8_t k = 0; k <= (ADC_square-1); k++) ADC_Sum += ADW0->ADC_Val[i][k];
		ADW0->ADC_Average[i] = ADC_Sum / ADC_square;
		ADC_Sum = 0;			
	}
}
     426:	26 96       	adiw	r28, 0x06	; 6
     428:	0f b6       	in	r0, 0x3f	; 63
     42a:	f8 94       	cli
     42c:	de bf       	out	0x3e, r29	; 62
     42e:	0f be       	out	0x3f, r0	; 63
     430:	cd bf       	out	0x3d, r28	; 61
     432:	df 91       	pop	r29
     434:	cf 91       	pop	r28
     436:	1f 91       	pop	r17
     438:	0f 91       	pop	r16
     43a:	ff 90       	pop	r15
     43c:	ef 90       	pop	r14
     43e:	df 90       	pop	r13
     440:	cf 90       	pop	r12
     442:	bf 90       	pop	r11
     444:	af 90       	pop	r10
     446:	9f 90       	pop	r9
     448:	8f 90       	pop	r8
     44a:	7f 90       	pop	r7
     44c:	6f 90       	pop	r6
     44e:	5f 90       	pop	r5
     450:	4f 90       	pop	r4
     452:	3f 90       	pop	r3
     454:	2f 90       	pop	r2
     456:	08 95       	ret

00000458 <Show_Frontpanel>:

#include "IO.h"
#include "Frontpanel.h"

void Show_Frontpanel(Show *Frontpanel)
{
     458:	ac 01       	movw	r20, r24
	_Latch(OFF)
     45a:	88 b3       	in	r24, 0x18	; 24
     45c:	8f 7e       	andi	r24, 0xEF	; 239
     45e:	88 bb       	out	0x18, r24	; 24
	
	for (uint8_t i = 0; i <= 15; i++)
     460:	90 e0       	ldi	r25, 0x00	; 0
     462:	17 c0       	rjmp	.+46     	; 0x492 <Show_Frontpanel+0x3a>
	{
		if (Frontpanel->Frontpanel[i])
     464:	fa 01       	movw	r30, r20
     466:	e9 0f       	add	r30, r25
     468:	f1 1d       	adc	r31, r1
     46a:	20 81       	ld	r18, Z
     46c:	22 23       	and	r18, r18
     46e:	21 f0       	breq	.+8      	; 0x478 <Show_Frontpanel+0x20>
		{
			_Daten(ON)
     470:	28 b3       	in	r18, 0x18	; 24
     472:	20 62       	ori	r18, 0x20	; 32
     474:	28 bb       	out	0x18, r18	; 24
     476:	03 c0       	rjmp	.+6      	; 0x47e <Show_Frontpanel+0x26>
		}else{
			_Daten(OFF)
     478:	28 b3       	in	r18, 0x18	; 24
     47a:	2f 7d       	andi	r18, 0xDF	; 223
     47c:	28 bb       	out	0x18, r18	; 24
		}
		_Takt(ON)
     47e:	28 b3       	in	r18, 0x18	; 24
     480:	20 64       	ori	r18, 0x40	; 64
     482:	28 bb       	out	0x18, r18	; 24
		_Takt(OFF)
     484:	28 b3       	in	r18, 0x18	; 24
     486:	2f 7b       	andi	r18, 0xBF	; 191
     488:	28 bb       	out	0x18, r18	; 24
		_Daten(OFF)
     48a:	28 b3       	in	r18, 0x18	; 24
     48c:	2f 7d       	andi	r18, 0xDF	; 223
     48e:	28 bb       	out	0x18, r18	; 24

void Show_Frontpanel(Show *Frontpanel)
{
	_Latch(OFF)
	
	for (uint8_t i = 0; i <= 15; i++)
     490:	9f 5f       	subi	r25, 0xFF	; 255
     492:	90 31       	cpi	r25, 0x10	; 16
     494:	38 f3       	brcs	.-50     	; 0x464 <Show_Frontpanel+0xc>
		_Takt(ON)
		_Takt(OFF)
		_Daten(OFF)
	}
	
	_Latch(ON)
     496:	88 b3       	in	r24, 0x18	; 24
     498:	80 61       	ori	r24, 0x10	; 16
     49a:	88 bb       	out	0x18, r24	; 24
     49c:	08 95       	ret

0000049e <Write_Frontpanel>:
}

void Write_Frontpanel (uint8_t LED, uint8_t Zustand)
{
	Frontpanel.Frontpanel[LED] = Zustand;
     49e:	e8 2f       	mov	r30, r24
     4a0:	f0 e0       	ldi	r31, 0x00	; 0
     4a2:	ec 59       	subi	r30, 0x9C	; 156
     4a4:	fd 4f       	sbci	r31, 0xFD	; 253
     4a6:	60 83       	st	Z, r22
     4a8:	08 95       	ret

000004aa <Update_Frontpanel>:
}

void Update_Frontpanel (Show *Frontpanel, PWM_Setting *PWM)
{
     4aa:	cf 93       	push	r28
     4ac:	df 93       	push	r29
     4ae:	eb 01       	movw	r28, r22
	if ( (PWM->PWM_Enabel[PWM_Pumpe] == 1) && (PWM->PWM_Wert[PWM_Pumpe] != 0) )
     4b0:	88 81       	ld	r24, Y
     4b2:	81 30       	cpi	r24, 0x01	; 1
     4b4:	41 f4       	brne	.+16     	; 0x4c6 <Update_Frontpanel+0x1c>
     4b6:	8a 85       	ldd	r24, Y+10	; 0x0a
     4b8:	88 23       	and	r24, r24
     4ba:	29 f0       	breq	.+10     	; 0x4c6 <Update_Frontpanel+0x1c>
	{
		Write_Frontpanel(F_PUMPE, ON);
     4bc:	61 e0       	ldi	r22, 0x01	; 1
     4be:	8a e0       	ldi	r24, 0x0A	; 10
     4c0:	0e 94 4f 02 	call	0x49e	; 0x49e <Write_Frontpanel>
     4c4:	04 c0       	rjmp	.+8      	; 0x4ce <Update_Frontpanel+0x24>
	}else{
		Write_Frontpanel(F_PUMPE, OFF);
     4c6:	60 e0       	ldi	r22, 0x00	; 0
     4c8:	8a e0       	ldi	r24, 0x0A	; 10
     4ca:	0e 94 4f 02 	call	0x49e	; 0x49e <Write_Frontpanel>
	}
	
	if ( (PWM->PWM_Enabel[PWM_Heizung] == 1) && (PWM->PWM_Wert[PWM_Heizung] != 0) )
     4ce:	89 81       	ldd	r24, Y+1	; 0x01
     4d0:	81 30       	cpi	r24, 0x01	; 1
     4d2:	41 f4       	brne	.+16     	; 0x4e4 <Update_Frontpanel+0x3a>
     4d4:	8b 85       	ldd	r24, Y+11	; 0x0b
     4d6:	88 23       	and	r24, r24
     4d8:	29 f0       	breq	.+10     	; 0x4e4 <Update_Frontpanel+0x3a>
	{
		Write_Frontpanel(F_HEIZUNG, ON);	
     4da:	61 e0       	ldi	r22, 0x01	; 1
     4dc:	8c e0       	ldi	r24, 0x0C	; 12
     4de:	0e 94 4f 02 	call	0x49e	; 0x49e <Write_Frontpanel>
     4e2:	04 c0       	rjmp	.+8      	; 0x4ec <Update_Frontpanel+0x42>
		}else{
		Write_Frontpanel( F_HEIZUNG, OFF);
     4e4:	60 e0       	ldi	r22, 0x00	; 0
     4e6:	8c e0       	ldi	r24, 0x0C	; 12
     4e8:	0e 94 4f 02 	call	0x49e	; 0x49e <Write_Frontpanel>
	}	
	
	if ( ( (PWM->PWM_Enabel[PWM_Lufter1] || PWM->PWM_Enabel[PWM_Lufter2]) == 1) && ( (PWM->PWM_Wert[PWM_Lufter1] || PWM->PWM_Wert[PWM_Lufter2]) != 0) )
     4ec:	8a 81       	ldd	r24, Y+2	; 0x02
     4ee:	81 11       	cpse	r24, r1
     4f0:	06 c0       	rjmp	.+12     	; 0x4fe <Update_Frontpanel+0x54>
     4f2:	8b 81       	ldd	r24, Y+3	; 0x03
     4f4:	88 23       	and	r24, r24
     4f6:	31 f0       	breq	.+12     	; 0x504 <Update_Frontpanel+0x5a>
     4f8:	81 e0       	ldi	r24, 0x01	; 1
     4fa:	90 e0       	ldi	r25, 0x00	; 0
     4fc:	05 c0       	rjmp	.+10     	; 0x508 <Update_Frontpanel+0x5e>
     4fe:	81 e0       	ldi	r24, 0x01	; 1
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	02 c0       	rjmp	.+4      	; 0x508 <Update_Frontpanel+0x5e>
     504:	80 e0       	ldi	r24, 0x00	; 0
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	81 30       	cpi	r24, 0x01	; 1
     50a:	91 05       	cpc	r25, r1
     50c:	79 f4       	brne	.+30     	; 0x52c <Update_Frontpanel+0x82>
     50e:	2c 85       	ldd	r18, Y+12	; 0x0c
     510:	21 11       	cpse	r18, r1
     512:	05 c0       	rjmp	.+10     	; 0x51e <Update_Frontpanel+0x74>
     514:	2d 85       	ldd	r18, Y+13	; 0x0d
     516:	21 11       	cpse	r18, r1
     518:	02 c0       	rjmp	.+4      	; 0x51e <Update_Frontpanel+0x74>
     51a:	80 e0       	ldi	r24, 0x00	; 0
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	89 2b       	or	r24, r25
     520:	29 f0       	breq	.+10     	; 0x52c <Update_Frontpanel+0x82>
	{
		Write_Frontpanel(F_LUFTER, ON);
     522:	61 e0       	ldi	r22, 0x01	; 1
     524:	8b e0       	ldi	r24, 0x0B	; 11
     526:	0e 94 4f 02 	call	0x49e	; 0x49e <Write_Frontpanel>
     52a:	04 c0       	rjmp	.+8      	; 0x534 <Update_Frontpanel+0x8a>
	}else{
		Write_Frontpanel(F_LUFTER, OFF);	
     52c:	60 e0       	ldi	r22, 0x00	; 0
     52e:	8b e0       	ldi	r24, 0x0B	; 11
     530:	0e 94 4f 02 	call	0x49e	; 0x49e <Write_Frontpanel>
	}
	
	if	( 
			( ( PWM->PWM_Enabel[PWM_Grun1] || PWM->PWM_Enabel[PWM_Rot1] || PWM->PWM_Enabel[PWM_Blau1] == 1 ||PWM->PWM_Enabel[PWM_Grun2] || PWM->PWM_Enabel[PWM_Rot2] || PWM->PWM_Enabel[PWM_Blau2]) == 1)	
     534:	8d 81       	ldd	r24, Y+5	; 0x05
     536:	81 11       	cpse	r24, r1
     538:	12 c0       	rjmp	.+36     	; 0x55e <Update_Frontpanel+0xb4>
     53a:	8c 81       	ldd	r24, Y+4	; 0x04
     53c:	81 11       	cpse	r24, r1
     53e:	12 c0       	rjmp	.+36     	; 0x564 <Update_Frontpanel+0xba>
     540:	8e 81       	ldd	r24, Y+6	; 0x06
     542:	81 30       	cpi	r24, 0x01	; 1
     544:	91 f0       	breq	.+36     	; 0x56a <Update_Frontpanel+0xc0>
     546:	88 85       	ldd	r24, Y+8	; 0x08
     548:	81 11       	cpse	r24, r1
     54a:	12 c0       	rjmp	.+36     	; 0x570 <Update_Frontpanel+0xc6>
     54c:	8f 81       	ldd	r24, Y+7	; 0x07
     54e:	81 11       	cpse	r24, r1
     550:	12 c0       	rjmp	.+36     	; 0x576 <Update_Frontpanel+0xcc>
     552:	89 85       	ldd	r24, Y+9	; 0x09
     554:	88 23       	and	r24, r24
     556:	91 f0       	breq	.+36     	; 0x57c <Update_Frontpanel+0xd2>
     558:	81 e0       	ldi	r24, 0x01	; 1
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	11 c0       	rjmp	.+34     	; 0x580 <Update_Frontpanel+0xd6>
     55e:	81 e0       	ldi	r24, 0x01	; 1
     560:	90 e0       	ldi	r25, 0x00	; 0
     562:	0e c0       	rjmp	.+28     	; 0x580 <Update_Frontpanel+0xd6>
     564:	81 e0       	ldi	r24, 0x01	; 1
     566:	90 e0       	ldi	r25, 0x00	; 0
     568:	0b c0       	rjmp	.+22     	; 0x580 <Update_Frontpanel+0xd6>
     56a:	81 e0       	ldi	r24, 0x01	; 1
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	08 c0       	rjmp	.+16     	; 0x580 <Update_Frontpanel+0xd6>
     570:	81 e0       	ldi	r24, 0x01	; 1
     572:	90 e0       	ldi	r25, 0x00	; 0
     574:	05 c0       	rjmp	.+10     	; 0x580 <Update_Frontpanel+0xd6>
     576:	81 e0       	ldi	r24, 0x01	; 1
     578:	90 e0       	ldi	r25, 0x00	; 0
     57a:	02 c0       	rjmp	.+4      	; 0x580 <Update_Frontpanel+0xd6>
     57c:	80 e0       	ldi	r24, 0x00	; 0
     57e:	90 e0       	ldi	r25, 0x00	; 0
		Write_Frontpanel(F_LUFTER, ON);
	}else{
		Write_Frontpanel(F_LUFTER, OFF);	
	}
	
	if	( 
     580:	81 30       	cpi	r24, 0x01	; 1
     582:	91 05       	cpc	r25, r1
     584:	d9 f4       	brne	.+54     	; 0x5bc <Update_Frontpanel+0x112>
			( ( PWM->PWM_Enabel[PWM_Grun1] || PWM->PWM_Enabel[PWM_Rot1] || PWM->PWM_Enabel[PWM_Blau1] == 1 ||PWM->PWM_Enabel[PWM_Grun2] || PWM->PWM_Enabel[PWM_Rot2] || PWM->PWM_Enabel[PWM_Blau2]) == 1)	
			&& 
			( ( PWM->PWM_Wert[PWM_Grun1] || PWM->PWM_Wert[PWM_Rot1] || PWM->PWM_Wert[PWM_Blau1] == 1 ||PWM->PWM_Wert[PWM_Grun2] || PWM->PWM_Wert[PWM_Rot2] || PWM->PWM_Wert[PWM_Blau2]) == 1)
     586:	2f 85       	ldd	r18, Y+15	; 0x0f
     588:	21 11       	cpse	r18, r1
     58a:	11 c0       	rjmp	.+34     	; 0x5ae <Update_Frontpanel+0x104>
     58c:	2e 85       	ldd	r18, Y+14	; 0x0e
     58e:	21 11       	cpse	r18, r1
     590:	0e c0       	rjmp	.+28     	; 0x5ae <Update_Frontpanel+0x104>
     592:	28 89       	ldd	r18, Y+16	; 0x10
     594:	21 30       	cpi	r18, 0x01	; 1
     596:	59 f0       	breq	.+22     	; 0x5ae <Update_Frontpanel+0x104>
     598:	2a 89       	ldd	r18, Y+18	; 0x12
     59a:	21 11       	cpse	r18, r1
     59c:	08 c0       	rjmp	.+16     	; 0x5ae <Update_Frontpanel+0x104>
     59e:	29 89       	ldd	r18, Y+17	; 0x11
     5a0:	21 11       	cpse	r18, r1
     5a2:	05 c0       	rjmp	.+10     	; 0x5ae <Update_Frontpanel+0x104>
     5a4:	2b 89       	ldd	r18, Y+19	; 0x13
     5a6:	21 11       	cpse	r18, r1
     5a8:	02 c0       	rjmp	.+4      	; 0x5ae <Update_Frontpanel+0x104>
     5aa:	80 e0       	ldi	r24, 0x00	; 0
     5ac:	90 e0       	ldi	r25, 0x00	; 0
		Write_Frontpanel(F_LUFTER, OFF);	
	}
	
	if	( 
			( ( PWM->PWM_Enabel[PWM_Grun1] || PWM->PWM_Enabel[PWM_Rot1] || PWM->PWM_Enabel[PWM_Blau1] == 1 ||PWM->PWM_Enabel[PWM_Grun2] || PWM->PWM_Enabel[PWM_Rot2] || PWM->PWM_Enabel[PWM_Blau2]) == 1)	
			&& 
     5ae:	01 97       	sbiw	r24, 0x01	; 1
     5b0:	29 f4       	brne	.+10     	; 0x5bc <Update_Frontpanel+0x112>
			( ( PWM->PWM_Wert[PWM_Grun1] || PWM->PWM_Wert[PWM_Rot1] || PWM->PWM_Wert[PWM_Blau1] == 1 ||PWM->PWM_Wert[PWM_Grun2] || PWM->PWM_Wert[PWM_Rot2] || PWM->PWM_Wert[PWM_Blau2]) == 1)
		)
	{
		Write_Frontpanel(F_RGB, ON);
     5b2:	61 e0       	ldi	r22, 0x01	; 1
     5b4:	89 e0       	ldi	r24, 0x09	; 9
     5b6:	0e 94 4f 02 	call	0x49e	; 0x49e <Write_Frontpanel>
     5ba:	04 c0       	rjmp	.+8      	; 0x5c4 <Update_Frontpanel+0x11a>
	}else{
		Write_Frontpanel(F_RGB, OFF);
     5bc:	60 e0       	ldi	r22, 0x00	; 0
     5be:	89 e0       	ldi	r24, 0x09	; 9
     5c0:	0e 94 4f 02 	call	0x49e	; 0x49e <Write_Frontpanel>
	}
	
	if (PWM->SM_Flag)
     5c4:	8c 89       	ldd	r24, Y+20	; 0x14
     5c6:	88 23       	and	r24, r24
     5c8:	29 f0       	breq	.+10     	; 0x5d4 <Update_Frontpanel+0x12a>
	{
		Write_Frontpanel(F_SM, ON);
     5ca:	61 e0       	ldi	r22, 0x01	; 1
     5cc:	88 e0       	ldi	r24, 0x08	; 8
     5ce:	0e 94 4f 02 	call	0x49e	; 0x49e <Write_Frontpanel>
     5d2:	04 c0       	rjmp	.+8      	; 0x5dc <Update_Frontpanel+0x132>
	}else{
		Write_Frontpanel(F_SM, OFF);
     5d4:	60 e0       	ldi	r22, 0x00	; 0
     5d6:	88 e0       	ldi	r24, 0x08	; 8
     5d8:	0e 94 4f 02 	call	0x49e	; 0x49e <Write_Frontpanel>
		
	}
     5dc:	df 91       	pop	r29
     5de:	cf 91       	pop	r28
     5e0:	08 95       	ret

000005e2 <Init_GPIO>:
	}
	else
	{
		return ON;
	}
}
     5e2:	dc 01       	movw	r26, r24
     5e4:	8a b3       	in	r24, 0x1a	; 26
     5e6:	88 60       	ori	r24, 0x08	; 8
     5e8:	8a bb       	out	0x1a, r24	; 26
     5ea:	8a b3       	in	r24, 0x1a	; 26
     5ec:	80 61       	ori	r24, 0x10	; 16
     5ee:	8a bb       	out	0x1a, r24	; 26
     5f0:	8a b3       	in	r24, 0x1a	; 26
     5f2:	80 62       	ori	r24, 0x20	; 32
     5f4:	8a bb       	out	0x1a, r24	; 26
     5f6:	8a b3       	in	r24, 0x1a	; 26
     5f8:	80 64       	ori	r24, 0x40	; 64
     5fa:	8a bb       	out	0x1a, r24	; 26
     5fc:	87 b3       	in	r24, 0x17	; 23
     5fe:	84 60       	ori	r24, 0x04	; 4
     600:	87 bb       	out	0x17, r24	; 23
     602:	82 b1       	in	r24, 0x02	; 2
     604:	84 60       	ori	r24, 0x04	; 4
     606:	82 b9       	out	0x02, r24	; 2
     608:	84 b3       	in	r24, 0x14	; 20
     60a:	80 64       	ori	r24, 0x40	; 64
     60c:	84 bb       	out	0x14, r24	; 20
     60e:	84 b3       	in	r24, 0x14	; 20
     610:	80 62       	ori	r24, 0x20	; 32
     612:	84 bb       	out	0x14, r24	; 20
     614:	84 b3       	in	r24, 0x14	; 20
     616:	80 61       	ori	r24, 0x10	; 16
     618:	84 bb       	out	0x14, r24	; 20
     61a:	8a b3       	in	r24, 0x1a	; 26
     61c:	80 68       	ori	r24, 0x80	; 128
     61e:	8a bb       	out	0x1a, r24	; 26
     620:	e4 e6       	ldi	r30, 0x64	; 100
     622:	f0 e0       	ldi	r31, 0x00	; 0
     624:	80 81       	ld	r24, Z
     626:	84 60       	ori	r24, 0x04	; 4
     628:	80 83       	st	Z, r24
     62a:	84 b3       	in	r24, 0x14	; 20
     62c:	80 68       	ori	r24, 0x80	; 128
     62e:	84 bb       	out	0x14, r24	; 20
     630:	87 b3       	in	r24, 0x17	; 23
     632:	80 61       	ori	r24, 0x10	; 16
     634:	87 bb       	out	0x17, r24	; 23
     636:	87 b3       	in	r24, 0x17	; 23
     638:	80 62       	ori	r24, 0x20	; 32
     63a:	87 bb       	out	0x17, r24	; 23
     63c:	87 b3       	in	r24, 0x17	; 23
     63e:	80 64       	ori	r24, 0x40	; 64
     640:	87 bb       	out	0x17, r24	; 23
     642:	81 b3       	in	r24, 0x11	; 17
     644:	80 64       	ori	r24, 0x40	; 64
     646:	81 bb       	out	0x11, r24	; 17
     648:	81 b3       	in	r24, 0x11	; 17
     64a:	80 68       	ori	r24, 0x80	; 128
     64c:	81 bb       	out	0x11, r24	; 17
     64e:	80 81       	ld	r24, Z
     650:	81 60       	ori	r24, 0x01	; 1
     652:	80 83       	st	Z, r24
     654:	80 81       	ld	r24, Z
     656:	82 60       	ori	r24, 0x02	; 2
     658:	80 83       	st	Z, r24
     65a:	84 b3       	in	r24, 0x14	; 20
     65c:	81 60       	ori	r24, 0x01	; 1
     65e:	84 bb       	out	0x14, r24	; 20
     660:	84 b3       	in	r24, 0x14	; 20
     662:	82 60       	ori	r24, 0x02	; 2
     664:	84 bb       	out	0x14, r24	; 20
     666:	84 b3       	in	r24, 0x14	; 20
     668:	84 60       	ori	r24, 0x04	; 4
     66a:	84 bb       	out	0x14, r24	; 20
     66c:	84 b3       	in	r24, 0x14	; 20
     66e:	88 60       	ori	r24, 0x08	; 8
     670:	84 bb       	out	0x14, r24	; 20
     672:	8a b3       	in	r24, 0x1a	; 26
     674:	81 60       	ori	r24, 0x01	; 1
     676:	8a bb       	out	0x1a, r24	; 26
     678:	8a b3       	in	r24, 0x1a	; 26
     67a:	82 60       	ori	r24, 0x02	; 2
     67c:	8a bb       	out	0x1a, r24	; 26
     67e:	87 b3       	in	r24, 0x17	; 23
     680:	81 60       	ori	r24, 0x01	; 1
     682:	87 bb       	out	0x17, r24	; 23
     684:	87 b3       	in	r24, 0x17	; 23
     686:	82 60       	ori	r24, 0x02	; 2
     688:	87 bb       	out	0x17, r24	; 23
     68a:	82 b1       	in	r24, 0x02	; 2
     68c:	80 68       	ori	r24, 0x80	; 128
     68e:	82 b9       	out	0x02, r24	; 2
     690:	87 b3       	in	r24, 0x17	; 23
     692:	88 60       	ori	r24, 0x08	; 8
     694:	87 bb       	out	0x17, r24	; 23
     696:	9b b3       	in	r25, 0x1b	; 27
     698:	91 60       	ori	r25, 0x01	; 1
     69a:	9b bb       	out	0x1b, r25	; 27
     69c:	9b b3       	in	r25, 0x1b	; 27
     69e:	92 60       	ori	r25, 0x02	; 2
     6a0:	9b bb       	out	0x1b, r25	; 27
     6a2:	98 b3       	in	r25, 0x18	; 24
     6a4:	91 60       	ori	r25, 0x01	; 1
     6a6:	98 bb       	out	0x18, r25	; 24
     6a8:	98 b3       	in	r25, 0x18	; 24
     6aa:	92 60       	ori	r25, 0x02	; 2
     6ac:	98 bb       	out	0x18, r25	; 24
     6ae:	93 b1       	in	r25, 0x03	; 3
     6b0:	90 68       	ori	r25, 0x80	; 128
     6b2:	93 b9       	out	0x03, r25	; 3
     6b4:	98 b3       	in	r25, 0x18	; 24
     6b6:	98 60       	ori	r25, 0x08	; 8
     6b8:	98 bb       	out	0x18, r25	; 24
     6ba:	54 96       	adiw	r26, 0x14	; 20
     6bc:	1c 92       	st	X, r1
     6be:	08 95       	ret

000006c0 <PWM_Generator>:

void PWM_Generator(PWM_Setting *PWM)
{
     6c0:	fc 01       	movw	r30, r24
	volatile static uint8_t Counter = 0;
	if (Counter == 255) Counter == 0;
     6c2:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     6c6:	8f 3f       	cpi	r24, 0xFF	; 255
     6c8:	11 f4       	brne	.+4      	; 0x6ce <PWM_Generator+0xe>
     6ca:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>


	if (PWM->PWM_Enabel[PWM_Pumpe]   == 1 && PWM->PWM_Wert[PWM_Pumpe] == Counter)   _Pumpe(ON)
     6ce:	80 81       	ld	r24, Z
     6d0:	81 30       	cpi	r24, 0x01	; 1
     6d2:	41 f4       	brne	.+16     	; 0x6e4 <PWM_Generator+0x24>
     6d4:	92 85       	ldd	r25, Z+10	; 0x0a
     6d6:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     6da:	98 13       	cpse	r25, r24
     6dc:	03 c0       	rjmp	.+6      	; 0x6e4 <PWM_Generator+0x24>
     6de:	8b b3       	in	r24, 0x1b	; 27
     6e0:	88 60       	ori	r24, 0x08	; 8
     6e2:	8b bb       	out	0x1b, r24	; 27
	if (PWM->PWM_Enabel[PWM_Heizung] == 1 && PWM->PWM_Wert[PWM_Heizung] == Counter) _Heizung(ON)
     6e4:	81 81       	ldd	r24, Z+1	; 0x01
     6e6:	81 30       	cpi	r24, 0x01	; 1
     6e8:	41 f4       	brne	.+16     	; 0x6fa <PWM_Generator+0x3a>
     6ea:	93 85       	ldd	r25, Z+11	; 0x0b
     6ec:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     6f0:	98 13       	cpse	r25, r24
     6f2:	03 c0       	rjmp	.+6      	; 0x6fa <PWM_Generator+0x3a>
     6f4:	8b b3       	in	r24, 0x1b	; 27
     6f6:	80 61       	ori	r24, 0x10	; 16
     6f8:	8b bb       	out	0x1b, r24	; 27
	if (PWM->PWM_Enabel[PWM_Lufter1] == 1 && PWM->PWM_Wert[PWM_Lufter1] == Counter) _Lufter1(ON)
     6fa:	82 81       	ldd	r24, Z+2	; 0x02
     6fc:	81 30       	cpi	r24, 0x01	; 1
     6fe:	41 f4       	brne	.+16     	; 0x710 <PWM_Generator+0x50>
     700:	94 85       	ldd	r25, Z+12	; 0x0c
     702:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     706:	98 13       	cpse	r25, r24
     708:	03 c0       	rjmp	.+6      	; 0x710 <PWM_Generator+0x50>
     70a:	8b b3       	in	r24, 0x1b	; 27
     70c:	80 62       	ori	r24, 0x20	; 32
     70e:	8b bb       	out	0x1b, r24	; 27
	if (PWM->PWM_Enabel[PWM_Lufter2] == 1 && PWM->PWM_Wert[PWM_Lufter2] == Counter) _Lufter2(ON)
     710:	83 81       	ldd	r24, Z+3	; 0x03
     712:	81 30       	cpi	r24, 0x01	; 1
     714:	41 f4       	brne	.+16     	; 0x726 <PWM_Generator+0x66>
     716:	95 85       	ldd	r25, Z+13	; 0x0d
     718:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     71c:	98 13       	cpse	r25, r24
     71e:	03 c0       	rjmp	.+6      	; 0x726 <PWM_Generator+0x66>
     720:	8b b3       	in	r24, 0x1b	; 27
     722:	80 64       	ori	r24, 0x40	; 64
     724:	8b bb       	out	0x1b, r24	; 27
	if (PWM->PWM_Enabel[PWM_Rot1]    == 1 && PWM->PWM_Wert[PWM_Rot1] == Counter)    _Rot1(ON)
     726:	84 81       	ldd	r24, Z+4	; 0x04
     728:	81 30       	cpi	r24, 0x01	; 1
     72a:	41 f4       	brne	.+16     	; 0x73c <PWM_Generator+0x7c>
     72c:	96 85       	ldd	r25, Z+14	; 0x0e
     72e:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     732:	98 13       	cpse	r25, r24
     734:	03 c0       	rjmp	.+6      	; 0x73c <PWM_Generator+0x7c>
     736:	85 b3       	in	r24, 0x15	; 21
     738:	80 64       	ori	r24, 0x40	; 64
     73a:	85 bb       	out	0x15, r24	; 21
	if (PWM->PWM_Enabel[PWM_Grun1]   == 1 && PWM->PWM_Wert[PWM_Grun1] == Counter)   _Grun1(ON)
     73c:	85 81       	ldd	r24, Z+5	; 0x05
     73e:	81 30       	cpi	r24, 0x01	; 1
     740:	41 f4       	brne	.+16     	; 0x752 <PWM_Generator+0x92>
     742:	97 85       	ldd	r25, Z+15	; 0x0f
     744:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     748:	98 13       	cpse	r25, r24
     74a:	03 c0       	rjmp	.+6      	; 0x752 <PWM_Generator+0x92>
     74c:	85 b3       	in	r24, 0x15	; 21
     74e:	80 62       	ori	r24, 0x20	; 32
     750:	85 bb       	out	0x15, r24	; 21
	if (PWM->PWM_Enabel[PWM_Blau1]   == 1 && PWM->PWM_Wert[PWM_Blau1] == Counter)   _Blau1(ON)
     752:	86 81       	ldd	r24, Z+6	; 0x06
     754:	81 30       	cpi	r24, 0x01	; 1
     756:	41 f4       	brne	.+16     	; 0x768 <PWM_Generator+0xa8>
     758:	90 89       	ldd	r25, Z+16	; 0x10
     75a:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     75e:	98 13       	cpse	r25, r24
     760:	03 c0       	rjmp	.+6      	; 0x768 <PWM_Generator+0xa8>
     762:	85 b3       	in	r24, 0x15	; 21
     764:	80 61       	ori	r24, 0x10	; 16
     766:	85 bb       	out	0x15, r24	; 21
	if (PWM->PWM_Enabel[PWM_Rot2]    == 1 && PWM->PWM_Wert[PWM_Rot2] == Counter)    _Rot2(ON)
     768:	87 81       	ldd	r24, Z+7	; 0x07
     76a:	81 30       	cpi	r24, 0x01	; 1
     76c:	41 f4       	brne	.+16     	; 0x77e <PWM_Generator+0xbe>
     76e:	91 89       	ldd	r25, Z+17	; 0x11
     770:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     774:	98 13       	cpse	r25, r24
     776:	03 c0       	rjmp	.+6      	; 0x77e <PWM_Generator+0xbe>
     778:	8b b3       	in	r24, 0x1b	; 27
     77a:	80 68       	ori	r24, 0x80	; 128
     77c:	8b bb       	out	0x1b, r24	; 27
	if (PWM->PWM_Enabel[PWM_Grun2]   == 1 && PWM->PWM_Wert[PWM_Grun2] == Counter)   _Grun2(ON)
     77e:	80 85       	ldd	r24, Z+8	; 0x08
     780:	81 30       	cpi	r24, 0x01	; 1
     782:	51 f4       	brne	.+20     	; 0x798 <PWM_Generator+0xd8>
     784:	92 89       	ldd	r25, Z+18	; 0x12
     786:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     78a:	98 13       	cpse	r25, r24
     78c:	05 c0       	rjmp	.+10     	; 0x798 <PWM_Generator+0xd8>
     78e:	a5 e6       	ldi	r26, 0x65	; 101
     790:	b0 e0       	ldi	r27, 0x00	; 0
     792:	8c 91       	ld	r24, X
     794:	84 60       	ori	r24, 0x04	; 4
     796:	8c 93       	st	X, r24
	if (PWM->PWM_Enabel[PWM_Blau2]   == 1 && PWM->PWM_Wert[PWM_Blau2] == Counter)   _Blau2(ON)
     798:	81 85       	ldd	r24, Z+9	; 0x09
     79a:	81 30       	cpi	r24, 0x01	; 1
     79c:	41 f4       	brne	.+16     	; 0x7ae <PWM_Generator+0xee>
     79e:	93 89       	ldd	r25, Z+19	; 0x13
     7a0:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     7a4:	98 13       	cpse	r25, r24
     7a6:	03 c0       	rjmp	.+6      	; 0x7ae <PWM_Generator+0xee>
     7a8:	85 b3       	in	r24, 0x15	; 21
     7aa:	80 68       	ori	r24, 0x80	; 128
     7ac:	85 bb       	out	0x15, r24	; 21

	if (Counter == 254)
     7ae:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     7b2:	8e 3f       	cpi	r24, 0xFE	; 254
     7b4:	f1 f4       	brne	.+60     	; 0x7f2 <PWM_Generator+0x132>
	{
		_Pumpe(OFF);
     7b6:	8b b3       	in	r24, 0x1b	; 27
     7b8:	87 7f       	andi	r24, 0xF7	; 247
     7ba:	8b bb       	out	0x1b, r24	; 27
		_Heizung(OFF);
     7bc:	8b b3       	in	r24, 0x1b	; 27
     7be:	8f 7e       	andi	r24, 0xEF	; 239
     7c0:	8b bb       	out	0x1b, r24	; 27
		_Lufter1(OFF);
     7c2:	8b b3       	in	r24, 0x1b	; 27
     7c4:	8f 7d       	andi	r24, 0xDF	; 223
     7c6:	8b bb       	out	0x1b, r24	; 27
		_Lufter2(OFF);
     7c8:	8b b3       	in	r24, 0x1b	; 27
     7ca:	8f 7b       	andi	r24, 0xBF	; 191
     7cc:	8b bb       	out	0x1b, r24	; 27
		_Rot1(OFF);
     7ce:	85 b3       	in	r24, 0x15	; 21
     7d0:	8f 7b       	andi	r24, 0xBF	; 191
     7d2:	85 bb       	out	0x15, r24	; 21
		_Grun1(OFF);
     7d4:	85 b3       	in	r24, 0x15	; 21
     7d6:	8f 7d       	andi	r24, 0xDF	; 223
     7d8:	85 bb       	out	0x15, r24	; 21
		_Blau1(OFF);
     7da:	85 b3       	in	r24, 0x15	; 21
     7dc:	8f 7e       	andi	r24, 0xEF	; 239
     7de:	85 bb       	out	0x15, r24	; 21
		_Rot2(OFF);
     7e0:	8b b3       	in	r24, 0x1b	; 27
     7e2:	8f 77       	andi	r24, 0x7F	; 127
     7e4:	8b bb       	out	0x1b, r24	; 27
		_Grun2(OFF);
     7e6:	8b b3       	in	r24, 0x1b	; 27
     7e8:	8b 7f       	andi	r24, 0xFB	; 251
     7ea:	8b bb       	out	0x1b, r24	; 27
		_Blau2(OFF);
     7ec:	8b b3       	in	r24, 0x1b	; 27
     7ee:	8f 77       	andi	r24, 0x7F	; 127
     7f0:	8b bb       	out	0x1b, r24	; 27

	}

	Counter++;
     7f2:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <Counter.2085>
     7f6:	8f 5f       	subi	r24, 0xFF	; 255
     7f8:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <Counter.2085>
     7fc:	08 95       	ret

000007fe <main>:
#include "Terminal.h"


int main (void)
{
	Init_GPIO(&PWM);
     7fe:	84 e7       	ldi	r24, 0x74	; 116
     800:	92 e0       	ldi	r25, 0x02	; 2
     802:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <Init_GPIO>
    UART_Init(&UART0);
     806:	87 ed       	ldi	r24, 0xD7	; 215
     808:	91 e0       	ldi	r25, 0x01	; 1
     80a:	0e 94 9f 05 	call	0xb3e	; 0xb3e <UART_Init>
	Init_ADC(&ADW0);
     80e:	8c ea       	ldi	r24, 0xAC	; 172
     810:	91 e0       	ldi	r25, 0x01	; 1
     812:	0e 94 e6 00 	call	0x1cc	; 0x1cc <Init_ADC>
	TWI_Init(&TWI);
     816:	89 e8       	ldi	r24, 0x89	; 137
     818:	92 e0       	ldi	r25, 0x02	; 2
     81a:	0e 94 7b 04 	call	0x8f6	; 0x8f6 <TWI_Init>
    while(1)
    {
		

		//Show_Terminal();
printf("Buffer: ");
     81e:	85 e3       	ldi	r24, 0x35	; 53
     820:	91 e0       	ldi	r25, 0x01	; 1
     822:	9f 93       	push	r25
     824:	8f 93       	push	r24
     826:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <printf>
//for (uint8_t i = 0; i <= 20; i++) printf("%c", UART0.RX_Buf[i]);
printf( "%d %d", strncmp( UART0.RX_Buf, "{SET TEMP L TO: }", 3 ), UART0.RX_Global_Counter);
     82a:	c0 91 58 02 	lds	r28, 0x0258	; 0x800258 <UART0+0x81>
     82e:	43 e0       	ldi	r20, 0x03	; 3
     830:	50 e0       	ldi	r21, 0x00	; 0
     832:	6e e3       	ldi	r22, 0x3E	; 62
     834:	71 e0       	ldi	r23, 0x01	; 1
     836:	87 ed       	ldi	r24, 0xD7	; 215
     838:	91 e0       	ldi	r25, 0x01	; 1
     83a:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <strncmp>
     83e:	1f 92       	push	r1
     840:	cf 93       	push	r28
     842:	9f 93       	push	r25
     844:	8f 93       	push	r24
     846:	80 e5       	ldi	r24, 0x50	; 80
     848:	91 e0       	ldi	r25, 0x01	; 1
     84a:	9f 93       	push	r25
     84c:	8f 93       	push	r24
     84e:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <printf>
printf("Wunsch: %s", "{SET TEMP L TO: }");
     852:	8e e3       	ldi	r24, 0x3E	; 62
     854:	91 e0       	ldi	r25, 0x01	; 1
     856:	9f 93       	push	r25
     858:	8f 93       	push	r24
     85a:	86 e5       	ldi	r24, 0x56	; 86
     85c:	91 e0       	ldi	r25, 0x01	; 1
     85e:	9f 93       	push	r25
     860:	8f 93       	push	r24
     862:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <printf>
printf("Len: %d Ende", strlen("{SET TEMP L TO: "));
     866:	1f 92       	push	r1
     868:	80 e1       	ldi	r24, 0x10	; 16
     86a:	8f 93       	push	r24
     86c:	81 e6       	ldi	r24, 0x61	; 97
     86e:	91 e0       	ldi	r25, 0x01	; 1
     870:	9f 93       	push	r25
     872:	8f 93       	push	r24
     874:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     878:	2f ef       	ldi	r18, 0xFF	; 255
     87a:	83 ed       	ldi	r24, 0xD3	; 211
     87c:	90 e3       	ldi	r25, 0x30	; 48
     87e:	21 50       	subi	r18, 0x01	; 1
     880:	80 40       	sbci	r24, 0x00	; 0
     882:	90 40       	sbci	r25, 0x00	; 0
     884:	e1 f7       	brne	.-8      	; 0x87e <__EEPROM_REGION_LENGTH__+0x7e>
     886:	00 c0       	rjmp	.+0      	; 0x888 <__EEPROM_REGION_LENGTH__+0x88>
     888:	00 00       	nop
		_delay_ms(1000);
		
		
		//for (uint8_t i = 0; i <= 15 ; i++) Write_Frontpanel(&Frontpanel, i, ON);
		
		_SET_PWM(PWM_Pumpe, 1);
     88a:	e4 e7       	ldi	r30, 0x74	; 116
     88c:	f2 e0       	ldi	r31, 0x02	; 2
     88e:	81 e0       	ldi	r24, 0x01	; 1
     890:	80 83       	st	Z, r24
     892:	82 87       	std	Z+10, r24	; 0x0a
		_SET_PWM(PWM_Heizung, 1);
     894:	81 83       	std	Z+1, r24	; 0x01
     896:	83 87       	std	Z+11, r24	; 0x0b
		_SET_PWM(PWM_Lufter1, 1);
     898:	82 83       	std	Z+2, r24	; 0x02
     89a:	84 87       	std	Z+12, r24	; 0x0c
		_SET_PWM(PWM_Rot1, 1);
     89c:	84 83       	std	Z+4, r24	; 0x04
     89e:	86 87       	std	Z+14, r24	; 0x0e
		PWM.SM_Flag = 1;
     8a0:	84 8b       	std	Z+20, r24	; 0x14
		
		PWM_Generator(&PWM);
     8a2:	cf 01       	movw	r24, r30
     8a4:	0e 94 60 03 	call	0x6c0	; 0x6c0 <PWM_Generator>
		
		Update_Frontpanel(&Frontpanel, &PWM);
     8a8:	64 e7       	ldi	r22, 0x74	; 116
     8aa:	72 e0       	ldi	r23, 0x02	; 2
     8ac:	84 e6       	ldi	r24, 0x64	; 100
     8ae:	92 e0       	ldi	r25, 0x02	; 2
     8b0:	0e 94 55 02 	call	0x4aa	; 0x4aa <Update_Frontpanel>
		Show_Frontpanel(&Frontpanel);
     8b4:	84 e6       	ldi	r24, 0x64	; 100
     8b6:	92 e0       	ldi	r25, 0x02	; 2
     8b8:	0e 94 2c 02 	call	0x458	; 0x458 <Show_Frontpanel>

		Start_ADC(&ADW0);
     8bc:	8c ea       	ldi	r24, 0xAC	; 172
     8be:	91 e0       	ldi	r25, 0x01	; 1
     8c0:	0e 94 39 01 	call	0x272	; 0x272 <Start_ADC>
		Calculate_ADC(&ADW0);
     8c4:	8c ea       	ldi	r24, 0xAC	; 172
     8c6:	91 e0       	ldi	r25, 0x01	; 1
     8c8:	0e 94 79 01 	call	0x2f2	; 0x2f2 <Calculate_ADC>
		Calculate_TWI(&TWI);
     8cc:	89 e8       	ldi	r24, 0x89	; 137
     8ce:	92 e0       	ldi	r25, 0x02	; 2
     8d0:	0e 94 7f 04 	call	0x8fe	; 0x8fe <Calculate_TWI>
		UART_RX_Handler(&UART0);
     8d4:	87 ed       	ldi	r24, 0xD7	; 215
     8d6:	91 e0       	ldi	r25, 0x01	; 1
     8d8:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <UART_RX_Handler>
		RX_Taskhandler(&UART0);
     8dc:	87 ed       	ldi	r24, 0xD7	; 215
     8de:	91 e0       	ldi	r25, 0x01	; 1
     8e0:	0e 94 28 06 	call	0xc50	; 0xc50 <RX_Taskhandler>
     8e4:	8d b7       	in	r24, 0x3d	; 61
     8e6:	9e b7       	in	r25, 0x3e	; 62
     8e8:	40 96       	adiw	r24, 0x10	; 16
     8ea:	0f b6       	in	r0, 0x3f	; 63
     8ec:	f8 94       	cli
     8ee:	9e bf       	out	0x3e, r25	; 62
     8f0:	0f be       	out	0x3f, r0	; 63
     8f2:	8d bf       	out	0x3d, r24	; 61
     8f4:	94 cf       	rjmp	.-216    	; 0x81e <__EEPROM_REGION_LENGTH__+0x1e>

000008f6 <TWI_Init>:
{	
	static uint8_t counter = 0;
	if (counter == Mittelwerte) counter = 0;
	TWI.LUMI_Val[counter] = i2c_doSensor_rd(i2C_Adr_Lo);
	counter++;
}
     8f6:	88 e4       	ldi	r24, 0x48	; 72
     8f8:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f0070>
     8fc:	08 95       	ret

000008fe <Calculate_TWI>:

void Calculate_TWI(TWI_Settings *TWI)
{
     8fe:	3f 92       	push	r3
     900:	4f 92       	push	r4
     902:	5f 92       	push	r5
     904:	6f 92       	push	r6
     906:	7f 92       	push	r7
     908:	8f 92       	push	r8
     90a:	9f 92       	push	r9
     90c:	af 92       	push	r10
     90e:	bf 92       	push	r11
     910:	cf 92       	push	r12
     912:	df 92       	push	r13
     914:	ef 92       	push	r14
     916:	ff 92       	push	r15
     918:	0f 93       	push	r16
     91a:	1f 93       	push	r17
     91c:	cf 93       	push	r28
     91e:	df 93       	push	r29
     920:	ec 01       	movw	r28, r24
	uint64_t TWI_Sum = 0;
	
	for (uint8_t i = 0; i <= (Mittelwerte-1); i++)
     922:	a0 e0       	ldi	r26, 0x00	; 0
	counter++;
}

void Calculate_TWI(TWI_Settings *TWI)
{
	uint64_t TWI_Sum = 0;
     924:	51 2c       	mov	r5, r1
     926:	61 2c       	mov	r6, r1
     928:	71 2c       	mov	r7, r1
     92a:	81 2c       	mov	r8, r1
     92c:	91 2c       	mov	r9, r1
     92e:	b0 e0       	ldi	r27, 0x00	; 0
     930:	31 2c       	mov	r3, r1
     932:	41 2c       	mov	r4, r1
	
	for (uint8_t i = 0; i <= (Mittelwerte-1); i++)
     934:	23 c0       	rjmp	.+70     	; 0x97c <Calculate_TWI+0x7e>
	{
		TWI_Sum += TWI->HUMI_Val[i];
     936:	ea 2f       	mov	r30, r26
     938:	f0 e0       	ldi	r31, 0x00	; 0
     93a:	ee 0f       	add	r30, r30
     93c:	ff 1f       	adc	r31, r31
     93e:	ec 0f       	add	r30, r28
     940:	fd 1f       	adc	r31, r29
     942:	a0 80       	ld	r10, Z
     944:	b1 80       	ldd	r11, Z+1	; 0x01
     946:	2a 2d       	mov	r18, r10
     948:	3b 2d       	mov	r19, r11
     94a:	40 e0       	ldi	r20, 0x00	; 0
     94c:	50 e0       	ldi	r21, 0x00	; 0
     94e:	60 e0       	ldi	r22, 0x00	; 0
     950:	70 e0       	ldi	r23, 0x00	; 0
     952:	80 e0       	ldi	r24, 0x00	; 0
     954:	90 e0       	ldi	r25, 0x00	; 0
     956:	a5 2c       	mov	r10, r5
     958:	b6 2c       	mov	r11, r6
     95a:	c7 2c       	mov	r12, r7
     95c:	d8 2c       	mov	r13, r8
     95e:	e9 2c       	mov	r14, r9
     960:	fb 2e       	mov	r15, r27
     962:	03 2d       	mov	r16, r3
     964:	14 2d       	mov	r17, r4
     966:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__adddi3>
     96a:	52 2e       	mov	r5, r18
     96c:	63 2e       	mov	r6, r19
     96e:	74 2e       	mov	r7, r20
     970:	85 2e       	mov	r8, r21
     972:	96 2e       	mov	r9, r22
     974:	b7 2f       	mov	r27, r23
     976:	38 2e       	mov	r3, r24
     978:	49 2e       	mov	r4, r25

void Calculate_TWI(TWI_Settings *TWI)
{
	uint64_t TWI_Sum = 0;
	
	for (uint8_t i = 0; i <= (Mittelwerte-1); i++)
     97a:	af 5f       	subi	r26, 0xFF	; 255
     97c:	aa 30       	cpi	r26, 0x0A	; 10
     97e:	d8 f2       	brcs	.-74     	; 0x936 <Calculate_TWI+0x38>
	{
		TWI_Sum += TWI->HUMI_Val[i];
	}
	TWI->HUMI_Average = TWI_Sum / Mittelwerte;
     980:	0f 2e       	mov	r0, r31
     982:	fa e0       	ldi	r31, 0x0A	; 10
     984:	af 2e       	mov	r10, r31
     986:	f0 2d       	mov	r31, r0
     988:	b1 2c       	mov	r11, r1
     98a:	c1 2c       	mov	r12, r1
     98c:	d1 2c       	mov	r13, r1
     98e:	e1 2c       	mov	r14, r1
     990:	f1 2c       	mov	r15, r1
     992:	00 e0       	ldi	r16, 0x00	; 0
     994:	10 e0       	ldi	r17, 0x00	; 0
     996:	25 2d       	mov	r18, r5
     998:	36 2d       	mov	r19, r6
     99a:	47 2d       	mov	r20, r7
     99c:	58 2d       	mov	r21, r8
     99e:	69 2d       	mov	r22, r9
     9a0:	7b 2f       	mov	r23, r27
     9a2:	83 2d       	mov	r24, r3
     9a4:	94 2d       	mov	r25, r4
     9a6:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <__udivdi3>
     9aa:	2c af       	std	Y+60, r18	; 0x3c
     9ac:	3d af       	std	Y+61, r19	; 0x3d
	TWI_Sum = 0;
	
	for (uint8_t i = 0; i <= (Mittelwerte-1); i++)
     9ae:	a0 e0       	ldi	r26, 0x00	; 0
	for (uint8_t i = 0; i <= (Mittelwerte-1); i++)
	{
		TWI_Sum += TWI->HUMI_Val[i];
	}
	TWI->HUMI_Average = TWI_Sum / Mittelwerte;
	TWI_Sum = 0;
     9b0:	51 2c       	mov	r5, r1
     9b2:	61 2c       	mov	r6, r1
     9b4:	71 2c       	mov	r7, r1
     9b6:	81 2c       	mov	r8, r1
     9b8:	91 2c       	mov	r9, r1
     9ba:	b0 e0       	ldi	r27, 0x00	; 0
     9bc:	31 2c       	mov	r3, r1
     9be:	41 2c       	mov	r4, r1
	
	for (uint8_t i = 0; i <= (Mittelwerte-1); i++)
     9c0:	24 c0       	rjmp	.+72     	; 0xa0a <Calculate_TWI+0x10c>
	{
		TWI_Sum += TWI->TEMP_Val[i];
     9c2:	ea 2f       	mov	r30, r26
     9c4:	f0 e0       	ldi	r31, 0x00	; 0
     9c6:	3a 96       	adiw	r30, 0x0a	; 10
     9c8:	ee 0f       	add	r30, r30
     9ca:	ff 1f       	adc	r31, r31
     9cc:	ec 0f       	add	r30, r28
     9ce:	fd 1f       	adc	r31, r29
     9d0:	a0 80       	ld	r10, Z
     9d2:	b1 80       	ldd	r11, Z+1	; 0x01
     9d4:	2a 2d       	mov	r18, r10
     9d6:	3b 2d       	mov	r19, r11
     9d8:	40 e0       	ldi	r20, 0x00	; 0
     9da:	50 e0       	ldi	r21, 0x00	; 0
     9dc:	60 e0       	ldi	r22, 0x00	; 0
     9de:	70 e0       	ldi	r23, 0x00	; 0
     9e0:	80 e0       	ldi	r24, 0x00	; 0
     9e2:	90 e0       	ldi	r25, 0x00	; 0
     9e4:	a5 2c       	mov	r10, r5
     9e6:	b6 2c       	mov	r11, r6
     9e8:	c7 2c       	mov	r12, r7
     9ea:	d8 2c       	mov	r13, r8
     9ec:	e9 2c       	mov	r14, r9
     9ee:	fb 2e       	mov	r15, r27
     9f0:	03 2d       	mov	r16, r3
     9f2:	14 2d       	mov	r17, r4
     9f4:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__adddi3>
     9f8:	52 2e       	mov	r5, r18
     9fa:	63 2e       	mov	r6, r19
     9fc:	74 2e       	mov	r7, r20
     9fe:	85 2e       	mov	r8, r21
     a00:	96 2e       	mov	r9, r22
     a02:	b7 2f       	mov	r27, r23
     a04:	38 2e       	mov	r3, r24
     a06:	49 2e       	mov	r4, r25
		TWI_Sum += TWI->HUMI_Val[i];
	}
	TWI->HUMI_Average = TWI_Sum / Mittelwerte;
	TWI_Sum = 0;
	
	for (uint8_t i = 0; i <= (Mittelwerte-1); i++)
     a08:	af 5f       	subi	r26, 0xFF	; 255
     a0a:	aa 30       	cpi	r26, 0x0A	; 10
     a0c:	d0 f2       	brcs	.-76     	; 0x9c2 <Calculate_TWI+0xc4>
	{
		TWI_Sum += TWI->TEMP_Val[i];
	}
	TWI->TEMP_Average = TWI_Sum / Mittelwerte;
     a0e:	0f 2e       	mov	r0, r31
     a10:	fa e0       	ldi	r31, 0x0A	; 10
     a12:	af 2e       	mov	r10, r31
     a14:	f0 2d       	mov	r31, r0
     a16:	b1 2c       	mov	r11, r1
     a18:	c1 2c       	mov	r12, r1
     a1a:	d1 2c       	mov	r13, r1
     a1c:	e1 2c       	mov	r14, r1
     a1e:	f1 2c       	mov	r15, r1
     a20:	00 e0       	ldi	r16, 0x00	; 0
     a22:	10 e0       	ldi	r17, 0x00	; 0
     a24:	25 2d       	mov	r18, r5
     a26:	36 2d       	mov	r19, r6
     a28:	47 2d       	mov	r20, r7
     a2a:	58 2d       	mov	r21, r8
     a2c:	69 2d       	mov	r22, r9
     a2e:	7b 2f       	mov	r23, r27
     a30:	83 2d       	mov	r24, r3
     a32:	94 2d       	mov	r25, r4
     a34:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <__udivdi3>
     a38:	2e af       	std	Y+62, r18	; 0x3e
     a3a:	3f af       	std	Y+63, r19	; 0x3f
	TWI_Sum = 0;
	
	for (uint8_t i = 0; i <= (Mittelwerte-1); i++)
     a3c:	a0 e0       	ldi	r26, 0x00	; 0
	for (uint8_t i = 0; i <= (Mittelwerte-1); i++)
	{
		TWI_Sum += TWI->TEMP_Val[i];
	}
	TWI->TEMP_Average = TWI_Sum / Mittelwerte;
	TWI_Sum = 0;
     a3e:	51 2c       	mov	r5, r1
     a40:	61 2c       	mov	r6, r1
     a42:	71 2c       	mov	r7, r1
     a44:	81 2c       	mov	r8, r1
     a46:	91 2c       	mov	r9, r1
     a48:	b0 e0       	ldi	r27, 0x00	; 0
     a4a:	31 2c       	mov	r3, r1
     a4c:	41 2c       	mov	r4, r1
	
	for (uint8_t i = 0; i <= (Mittelwerte-1); i++)
     a4e:	24 c0       	rjmp	.+72     	; 0xa98 <Calculate_TWI+0x19a>
	{
		TWI_Sum += TWI->LUMI_Val[i];
     a50:	ea 2f       	mov	r30, r26
     a52:	f0 e0       	ldi	r31, 0x00	; 0
     a54:	74 96       	adiw	r30, 0x14	; 20
     a56:	ee 0f       	add	r30, r30
     a58:	ff 1f       	adc	r31, r31
     a5a:	ec 0f       	add	r30, r28
     a5c:	fd 1f       	adc	r31, r29
     a5e:	a0 80       	ld	r10, Z
     a60:	b1 80       	ldd	r11, Z+1	; 0x01
     a62:	2a 2d       	mov	r18, r10
     a64:	3b 2d       	mov	r19, r11
     a66:	40 e0       	ldi	r20, 0x00	; 0
     a68:	50 e0       	ldi	r21, 0x00	; 0
     a6a:	60 e0       	ldi	r22, 0x00	; 0
     a6c:	70 e0       	ldi	r23, 0x00	; 0
     a6e:	80 e0       	ldi	r24, 0x00	; 0
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	a5 2c       	mov	r10, r5
     a74:	b6 2c       	mov	r11, r6
     a76:	c7 2c       	mov	r12, r7
     a78:	d8 2c       	mov	r13, r8
     a7a:	e9 2c       	mov	r14, r9
     a7c:	fb 2e       	mov	r15, r27
     a7e:	03 2d       	mov	r16, r3
     a80:	14 2d       	mov	r17, r4
     a82:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__adddi3>
     a86:	52 2e       	mov	r5, r18
     a88:	63 2e       	mov	r6, r19
     a8a:	74 2e       	mov	r7, r20
     a8c:	85 2e       	mov	r8, r21
     a8e:	96 2e       	mov	r9, r22
     a90:	b7 2f       	mov	r27, r23
     a92:	38 2e       	mov	r3, r24
     a94:	49 2e       	mov	r4, r25
		TWI_Sum += TWI->TEMP_Val[i];
	}
	TWI->TEMP_Average = TWI_Sum / Mittelwerte;
	TWI_Sum = 0;
	
	for (uint8_t i = 0; i <= (Mittelwerte-1); i++)
     a96:	af 5f       	subi	r26, 0xFF	; 255
     a98:	aa 30       	cpi	r26, 0x0A	; 10
     a9a:	d0 f2       	brcs	.-76     	; 0xa50 <Calculate_TWI+0x152>
	{
		TWI_Sum += TWI->LUMI_Val[i];
	}
	TWI->LUMI_Average = TWI_Sum / Mittelwerte;
     a9c:	0f 2e       	mov	r0, r31
     a9e:	fa e0       	ldi	r31, 0x0A	; 10
     aa0:	af 2e       	mov	r10, r31
     aa2:	f0 2d       	mov	r31, r0
     aa4:	b1 2c       	mov	r11, r1
     aa6:	c1 2c       	mov	r12, r1
     aa8:	d1 2c       	mov	r13, r1
     aaa:	e1 2c       	mov	r14, r1
     aac:	f1 2c       	mov	r15, r1
     aae:	00 e0       	ldi	r16, 0x00	; 0
     ab0:	10 e0       	ldi	r17, 0x00	; 0
     ab2:	25 2d       	mov	r18, r5
     ab4:	36 2d       	mov	r19, r6
     ab6:	47 2d       	mov	r20, r7
     ab8:	58 2d       	mov	r21, r8
     aba:	69 2d       	mov	r22, r9
     abc:	7b 2f       	mov	r23, r27
     abe:	83 2d       	mov	r24, r3
     ac0:	94 2d       	mov	r25, r4
     ac2:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <__udivdi3>
     ac6:	c0 5c       	subi	r28, 0xC0	; 192
     ac8:	df 4f       	sbci	r29, 0xFF	; 255
     aca:	28 83       	st	Y, r18
     acc:	39 83       	std	Y+1, r19	; 0x01
     ace:	df 91       	pop	r29
     ad0:	cf 91       	pop	r28
     ad2:	1f 91       	pop	r17
     ad4:	0f 91       	pop	r16
     ad6:	ff 90       	pop	r15
     ad8:	ef 90       	pop	r14
     ada:	df 90       	pop	r13
     adc:	cf 90       	pop	r12
     ade:	bf 90       	pop	r11
     ae0:	af 90       	pop	r10
     ae2:	9f 90       	pop	r9
     ae4:	8f 90       	pop	r8
     ae6:	7f 90       	pop	r7
     ae8:	6f 90       	pop	r6
     aea:	5f 90       	pop	r5
     aec:	4f 90       	pop	r4
     aee:	3f 90       	pop	r3
     af0:	08 95       	ret

00000af2 <UART_TX>:
	
	sei();
}

static int UART_TX(char c, FILE *stream)
{
     af2:	cf 93       	push	r28
     af4:	c8 2f       	mov	r28, r24
	UCSR0B &= ~(1<<RXCIE0);
     af6:	8a b1       	in	r24, 0x0a	; 10
     af8:	8f 77       	andi	r24, 0x7F	; 127
     afa:	8a b9       	out	0x0a, r24	; 10
	UCSR0B &= ~(1<<RXEN0);
     afc:	8a b1       	in	r24, 0x0a	; 10
     afe:	8f 7e       	andi	r24, 0xEF	; 239
     b00:	8a b9       	out	0x0a, r24	; 10

	if (c == '\n') UART_TX('\r', stream);
     b02:	ca 30       	cpi	r28, 0x0A	; 10
     b04:	19 f4       	brne	.+6      	; 0xb0c <UART_TX+0x1a>
     b06:	8d e0       	ldi	r24, 0x0D	; 13
     b08:	0e 94 79 05 	call	0xaf2	; 0xaf2 <UART_TX>
	
	_DIR(ON)
     b0c:	83 b1       	in	r24, 0x03	; 3
     b0e:	84 60       	ori	r24, 0x04	; 4
     b10:	83 b9       	out	0x03, r24	; 3
	
	while (!(UCSR0A & (1<<UDRE0)));
     b12:	5d 9b       	sbis	0x0b, 5	; 11
     b14:	fe cf       	rjmp	.-4      	; 0xb12 <UART_TX+0x20>
	
	UDR0 = c;
     b16:	cc b9       	out	0x0c, r28	; 12
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b18:	87 e5       	ldi	r24, 0x57	; 87
     b1a:	92 e0       	ldi	r25, 0x02	; 2
     b1c:	01 97       	sbiw	r24, 0x01	; 1
     b1e:	f1 f7       	brne	.-4      	; 0xb1c <UART_TX+0x2a>
     b20:	00 c0       	rjmp	.+0      	; 0xb22 <UART_TX+0x30>
     b22:	00 00       	nop
	
	_delay_us(150);
	
	_DIR(OFF)
     b24:	83 b1       	in	r24, 0x03	; 3
     b26:	8b 7f       	andi	r24, 0xFB	; 251
     b28:	83 b9       	out	0x03, r24	; 3

	UCSR0B |= (1<<RXCIE0);
     b2a:	8a b1       	in	r24, 0x0a	; 10
     b2c:	80 68       	ori	r24, 0x80	; 128
     b2e:	8a b9       	out	0x0a, r24	; 10
	UCSR0B |= (1<<RXEN0);
     b30:	8a b1       	in	r24, 0x0a	; 10
     b32:	80 61       	ori	r24, 0x10	; 16
     b34:	8a b9       	out	0x0a, r24	; 10
	

	return 0;
} 
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	cf 91       	pop	r28
     b3c:	08 95       	ret

00000b3e <UART_Init>:

	//RXD-PIN als Eingang
	//DDRD &= ~(1<<0);

	//USART Baud rate: 9600
	UBRR0H = (MYUBRR >> 8);
     b3e:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7f0090>
	UBRR0L = MYUBRR;
     b42:	23 e3       	ldi	r18, 0x33	; 51
     b44:	29 b9       	out	0x09, r18	; 9
	UCSR0C = (1 << UCSZ01) | (1 << UCSZ00);
     b46:	26 e0       	ldi	r18, 0x06	; 6
     b48:	20 93 95 00 	sts	0x0095, r18	; 0x800095 <__TEXT_REGION_LENGTH__+0x7f0095>
	UCSR0B = (1 << TXEN0) | ( 1<<RXEN0) | (1<<RXCIE0);
     b4c:	28 e9       	ldi	r18, 0x98	; 152
     b4e:	2a b9       	out	0x0a, r18	; 10
	
	//Wichtig fr printf
	stdout = &mystdout;
     b50:	26 e0       	ldi	r18, 0x06	; 6
     b52:	31 e0       	ldi	r19, 0x01	; 1
     b54:	30 93 d2 02 	sts	0x02D2, r19	; 0x8002d2 <__iob+0x3>
     b58:	20 93 d1 02 	sts	0x02D1, r18	; 0x8002d1 <__iob+0x2>
	
	UART->RX_Complete = 0;
     b5c:	80 58       	subi	r24, 0x80	; 128
     b5e:	9f 4f       	sbci	r25, 0xFF	; 255
     b60:	fc 01       	movw	r30, r24
     b62:	10 82       	st	Z, r1
	
	
	
	sei();
     b64:	78 94       	sei
     b66:	08 95       	ret

00000b68 <__vector_18>:
} 



ISR(USART0_RX_vect)
{
     b68:	1f 92       	push	r1
     b6a:	0f 92       	push	r0
     b6c:	0f b6       	in	r0, 0x3f	; 63
     b6e:	0f 92       	push	r0
     b70:	11 24       	eor	r1, r1
     b72:	8f 93       	push	r24
     b74:	9f 93       	push	r25
     b76:	ef 93       	push	r30
     b78:	ff 93       	push	r31
	static uint8_t RX_Counter = 0;
	
	if (!UART0.RX_Complete)
     b7a:	80 91 57 02 	lds	r24, 0x0257	; 0x800257 <UART0+0x80>
     b7e:	81 11       	cpse	r24, r1
     b80:	1a c0       	rjmp	.+52     	; 0xbb6 <__vector_18+0x4e>
	{
		char local_RX = UDR0;
     b82:	9c b1       	in	r25, 0x0c	; 12
		
		if (local_RX == '{') RX_Counter = 0;
     b84:	9b 37       	cpi	r25, 0x7B	; 123
     b86:	11 f4       	brne	.+4      	; 0xb8c <__vector_18+0x24>
     b88:	10 92 aa 01 	sts	0x01AA, r1	; 0x8001aa <RX_Counter.2108>
			
		if (local_RX == '}')
     b8c:	9d 37       	cpi	r25, 0x7D	; 125
     b8e:	39 f4       	brne	.+14     	; 0xb9e <__vector_18+0x36>
		{
			UART0.RX_Complete = 1;
     b90:	81 e0       	ldi	r24, 0x01	; 1
     b92:	80 93 57 02 	sts	0x0257, r24	; 0x800257 <UART0+0x80>
			UART0.RX_Global_Counter = RX_Counter;
     b96:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <RX_Counter.2108>
     b9a:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <UART0+0x81>
		}
		
		if (RX_Counter <= (RX_Buffer_size - 1))
     b9e:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <RX_Counter.2108>
     ba2:	88 23       	and	r24, r24
     ba4:	44 f0       	brlt	.+16     	; 0xbb6 <__vector_18+0x4e>
		{
			UART0.RX_Buf[RX_Counter] = local_RX;
     ba6:	e8 2f       	mov	r30, r24
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	e9 52       	subi	r30, 0x29	; 41
     bac:	fe 4f       	sbci	r31, 0xFE	; 254
     bae:	90 83       	st	Z, r25
			RX_Counter++;
     bb0:	8f 5f       	subi	r24, 0xFF	; 255
     bb2:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <RX_Counter.2108>
		}
	}
}
     bb6:	ff 91       	pop	r31
     bb8:	ef 91       	pop	r30
     bba:	9f 91       	pop	r25
     bbc:	8f 91       	pop	r24
     bbe:	0f 90       	pop	r0
     bc0:	0f be       	out	0x3f, r0	; 63
     bc2:	0f 90       	pop	r0
     bc4:	1f 90       	pop	r1
     bc6:	18 95       	reti

00000bc8 <UART_RX_Handler>:
#include "UART_Routine.h"
#include "IO.h"


void UART_RX_Handler(UART *UART0)
{
     bc8:	cf 93       	push	r28
     bca:	df 93       	push	r29
							
	
	if (UART0->RX_Complete)
     bcc:	fc 01       	movw	r30, r24
     bce:	e0 58       	subi	r30, 0x80	; 128
     bd0:	ff 4f       	sbci	r31, 0xFF	; 255
     bd2:	20 81       	ld	r18, Z
     bd4:	22 23       	and	r18, r18
     bd6:	c9 f1       	breq	.+114    	; 0xc4a <UART_RX_Handler+0x82>
     bd8:	ec 01       	movw	r28, r24
	{
		if (strncmp(UART0->RX_Buf, "{TASK1}", UART0->RX_Global_Counter) == 0)
     bda:	31 96       	adiw	r30, 0x01	; 1
     bdc:	40 81       	ld	r20, Z
     bde:	50 e0       	ldi	r21, 0x00	; 0
     be0:	6e e6       	ldi	r22, 0x6E	; 110
     be2:	71 e0       	ldi	r23, 0x01	; 1
     be4:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <strncmp>
     be8:	89 2b       	or	r24, r25
     bea:	69 f4       	brne	.+26     	; 0xc06 <UART_RX_Handler+0x3e>
		{
			UART0->RX_Task[TASK1] = 1;
     bec:	81 e0       	ldi	r24, 0x01	; 1
     bee:	fe 01       	movw	r30, r28
     bf0:	ed 57       	subi	r30, 0x7D	; 125
     bf2:	ff 4f       	sbci	r31, 0xFF	; 255
     bf4:	80 83       	st	Z, r24
			printf("Alles Gut");
     bf6:	86 e7       	ldi	r24, 0x76	; 118
     bf8:	91 e0       	ldi	r25, 0x01	; 1
     bfa:	9f 93       	push	r25
     bfc:	8f 93       	push	r24
     bfe:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <printf>
     c02:	0f 90       	pop	r0
     c04:	0f 90       	pop	r0
		}
			 
		if (strncmp(UART0->RX_Buf, "{TASK2}", UART0->RX_Global_Counter) == 0) UART0->RX_Task[TASK2] = 1;
     c06:	fe 01       	movw	r30, r28
     c08:	ef 57       	subi	r30, 0x7F	; 127
     c0a:	ff 4f       	sbci	r31, 0xFF	; 255
     c0c:	40 81       	ld	r20, Z
     c0e:	50 e0       	ldi	r21, 0x00	; 0
     c10:	60 e8       	ldi	r22, 0x80	; 128
     c12:	71 e0       	ldi	r23, 0x01	; 1
     c14:	ce 01       	movw	r24, r28
     c16:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <strncmp>
     c1a:	89 2b       	or	r24, r25
     c1c:	29 f4       	brne	.+10     	; 0xc28 <UART_RX_Handler+0x60>
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	fe 01       	movw	r30, r28
     c22:	ec 57       	subi	r30, 0x7C	; 124
     c24:	ff 4f       	sbci	r31, 0xFF	; 255
     c26:	80 83       	st	Z, r24
		if (strncmp(UART0->RX_Buf, "{SET TEMP L TO: }", strlen("{SET TEMP L TO: ") ) == 0)
     c28:	40 e1       	ldi	r20, 0x10	; 16
     c2a:	50 e0       	ldi	r21, 0x00	; 0
     c2c:	6e e3       	ldi	r22, 0x3E	; 62
     c2e:	71 e0       	ldi	r23, 0x01	; 1
     c30:	ce 01       	movw	r24, r28
     c32:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <strncmp>
     c36:	89 2b       	or	r24, r25
     c38:	29 f4       	brne	.+10     	; 0xc44 <UART_RX_Handler+0x7c>
		{
			 UART0->RX_Task[TASK3] = 1;
     c3a:	81 e0       	ldi	r24, 0x01	; 1
     c3c:	fe 01       	movw	r30, r28
     c3e:	eb 57       	subi	r30, 0x7B	; 123
     c40:	ff 4f       	sbci	r31, 0xFF	; 255
     c42:	80 83       	st	Z, r24

		}
		UART0->RX_Complete = 0;
     c44:	c0 58       	subi	r28, 0x80	; 128
     c46:	df 4f       	sbci	r29, 0xFF	; 255
     c48:	18 82       	st	Y, r1
	}
	
}
     c4a:	df 91       	pop	r29
     c4c:	cf 91       	pop	r28
     c4e:	08 95       	ret

00000c50 <RX_Taskhandler>:

void RX_Taskhandler(UART *UART0)
{
     c50:	0f 93       	push	r16
     c52:	1f 93       	push	r17
     c54:	cf 93       	push	r28
     c56:	df 93       	push	r29
     c58:	cd b7       	in	r28, 0x3d	; 61
     c5a:	de b7       	in	r29, 0x3e	; 62
     c5c:	64 97       	sbiw	r28, 0x14	; 20
     c5e:	0f b6       	in	r0, 0x3f	; 63
     c60:	f8 94       	cli
     c62:	de bf       	out	0x3e, r29	; 62
     c64:	0f be       	out	0x3f, r0	; 63
     c66:	cd bf       	out	0x3d, r28	; 61
     c68:	8c 01       	movw	r16, r24
	static uint8_t counter = 0;
	
	//_delay_ms(10000);
	sei();
     c6a:	78 94       	sei
	do
	{
		/**************************************************
		*				    TASK 1						  *
		**************************************************/
		if (UART0->RX_Task[TASK1])
     c6c:	f8 01       	movw	r30, r16
     c6e:	ed 57       	subi	r30, 0x7D	; 125
     c70:	ff 4f       	sbci	r31, 0xFF	; 255
     c72:	80 81       	ld	r24, Z
     c74:	88 23       	and	r24, r24
     c76:	69 f0       	breq	.+26     	; 0xc92 <RX_Taskhandler+0x42>
		{
			printf("Hallo1");
     c78:	88 e8       	ldi	r24, 0x88	; 136
     c7a:	91 e0       	ldi	r25, 0x01	; 1
     c7c:	9f 93       	push	r25
     c7e:	8f 93       	push	r24
     c80:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <printf>
			_UART_break(TASK1);
     c84:	f8 01       	movw	r30, r16
     c86:	ed 57       	subi	r30, 0x7D	; 125
     c88:	ff 4f       	sbci	r31, 0xFF	; 255
     c8a:	10 82       	st	Z, r1
     c8c:	0f 90       	pop	r0
     c8e:	0f 90       	pop	r0
     c90:	46 c0       	rjmp	.+140    	; 0xd1e <RX_Taskhandler+0xce>
		}
		/**************************************************
		*				    TASK 2						  *
		**************************************************/		
		if (UART0->RX_Task[TASK2])
     c92:	f8 01       	movw	r30, r16
     c94:	ec 57       	subi	r30, 0x7C	; 124
     c96:	ff 4f       	sbci	r31, 0xFF	; 255
     c98:	80 81       	ld	r24, Z
     c9a:	88 23       	and	r24, r24
     c9c:	69 f0       	breq	.+26     	; 0xcb8 <RX_Taskhandler+0x68>
		{
			printf("Hallo2");
     c9e:	8f e8       	ldi	r24, 0x8F	; 143
     ca0:	91 e0       	ldi	r25, 0x01	; 1
     ca2:	9f 93       	push	r25
     ca4:	8f 93       	push	r24
     ca6:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <printf>
			_UART_break(TASK2);
     caa:	f8 01       	movw	r30, r16
     cac:	ec 57       	subi	r30, 0x7C	; 124
     cae:	ff 4f       	sbci	r31, 0xFF	; 255
     cb0:	10 82       	st	Z, r1
     cb2:	0f 90       	pop	r0
     cb4:	0f 90       	pop	r0
     cb6:	33 c0       	rjmp	.+102    	; 0xd1e <RX_Taskhandler+0xce>
		}
		/**************************************************
		*				    TASK 2						  *
		**************************************************/			
		if (UART0->RX_Task[TASK3])
     cb8:	f8 01       	movw	r30, r16
     cba:	eb 57       	subi	r30, 0x7B	; 123
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	80 81       	ld	r24, Z
     cc0:	88 23       	and	r24, r24
     cc2:	29 f1       	breq	.+74     	; 0xd0e <RX_Taskhandler+0xbe>
		{
			printf("\n sehr gut");
     cc4:	86 e9       	ldi	r24, 0x96	; 150
     cc6:	91 e0       	ldi	r25, 0x01	; 1
     cc8:	9f 93       	push	r25
     cca:	8f 93       	push	r24
     ccc:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <printf>
			char lokal[20];
			char *ptr;
			strcpy(lokal, UART0->RX_Buf);
     cd0:	b8 01       	movw	r22, r16
     cd2:	ce 01       	movw	r24, r28
     cd4:	01 96       	adiw	r24, 0x01	; 1
     cd6:	0e 94 fe 0c 	call	0x19fc	; 0x19fc <strcpy>
			ptr = strtok(lokal, ':');
     cda:	6a e3       	ldi	r22, 0x3A	; 58
     cdc:	70 e0       	ldi	r23, 0x00	; 0
     cde:	ce 01       	movw	r24, r28
     ce0:	01 96       	adiw	r24, 0x01	; 1
     ce2:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <strtok>
			ptr = strtok(NULL, ':');
     ce6:	6a e3       	ldi	r22, 0x3A	; 58
     ce8:	70 e0       	ldi	r23, 0x00	; 0
     cea:	80 e0       	ldi	r24, 0x00	; 0
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <strtok>
			printf("%s \n", ptr);
     cf2:	9f 93       	push	r25
     cf4:	8f 93       	push	r24
     cf6:	81 ea       	ldi	r24, 0xA1	; 161
     cf8:	91 e0       	ldi	r25, 0x01	; 1
     cfa:	9f 93       	push	r25
     cfc:	8f 93       	push	r24
     cfe:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <printf>
     d02:	0f 90       	pop	r0
     d04:	0f 90       	pop	r0
     d06:	0f 90       	pop	r0
     d08:	0f 90       	pop	r0
     d0a:	0f 90       	pop	r0
     d0c:	0f 90       	pop	r0
		}
			

		counter++;
     d0e:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <counter.2099>
     d12:	8f 5f       	subi	r24, 0xFF	; 255
     d14:	80 93 ab 01 	sts	0x01AB, r24	; 0x8001ab <counter.2099>
		
	}
	while(counter <= (RX_Task_size - 1));
     d18:	8a 30       	cpi	r24, 0x0A	; 10
     d1a:	08 f4       	brcc	.+2      	; 0xd1e <RX_Taskhandler+0xce>
     d1c:	a7 cf       	rjmp	.-178    	; 0xc6c <RX_Taskhandler+0x1c>
	cli();
     d1e:	f8 94       	cli
	
}
     d20:	64 96       	adiw	r28, 0x14	; 20
     d22:	0f b6       	in	r0, 0x3f	; 63
     d24:	f8 94       	cli
     d26:	de bf       	out	0x3e, r29	; 62
     d28:	0f be       	out	0x3f, r0	; 63
     d2a:	cd bf       	out	0x3d, r28	; 61
     d2c:	df 91       	pop	r29
     d2e:	cf 91       	pop	r28
     d30:	1f 91       	pop	r17
     d32:	0f 91       	pop	r16
     d34:	08 95       	ret

00000d36 <__floatundisf>:
     d36:	e8 94       	clt

00000d38 <__fp_di2sf>:
     d38:	f9 2f       	mov	r31, r25
     d3a:	96 eb       	ldi	r25, 0xB6	; 182
     d3c:	ff 23       	and	r31, r31
     d3e:	81 f0       	breq	.+32     	; 0xd60 <__fp_di2sf+0x28>
     d40:	12 16       	cp	r1, r18
     d42:	13 06       	cpc	r1, r19
     d44:	14 06       	cpc	r1, r20
     d46:	44 0b       	sbc	r20, r20
     d48:	93 95       	inc	r25
     d4a:	f6 95       	lsr	r31
     d4c:	87 95       	ror	r24
     d4e:	77 95       	ror	r23
     d50:	67 95       	ror	r22
     d52:	57 95       	ror	r21
     d54:	40 40       	sbci	r20, 0x00	; 0
     d56:	ff 23       	and	r31, r31
     d58:	b9 f7       	brne	.-18     	; 0xd48 <__fp_di2sf+0x10>
     d5a:	1b c0       	rjmp	.+54     	; 0xd92 <__fp_di2sf+0x5a>
     d5c:	99 27       	eor	r25, r25
     d5e:	08 95       	ret
     d60:	88 23       	and	r24, r24
     d62:	51 f4       	brne	.+20     	; 0xd78 <__fp_di2sf+0x40>
     d64:	98 50       	subi	r25, 0x08	; 8
     d66:	d2 f7       	brpl	.-12     	; 0xd5c <__fp_di2sf+0x24>
     d68:	87 2b       	or	r24, r23
     d6a:	76 2f       	mov	r23, r22
     d6c:	65 2f       	mov	r22, r21
     d6e:	54 2f       	mov	r21, r20
     d70:	43 2f       	mov	r20, r19
     d72:	32 2f       	mov	r19, r18
     d74:	20 e0       	ldi	r18, 0x00	; 0
     d76:	b1 f3       	breq	.-20     	; 0xd64 <__fp_di2sf+0x2c>
     d78:	12 16       	cp	r1, r18
     d7a:	13 06       	cpc	r1, r19
     d7c:	14 06       	cpc	r1, r20
     d7e:	44 0b       	sbc	r20, r20
     d80:	88 23       	and	r24, r24
     d82:	3a f0       	brmi	.+14     	; 0xd92 <__fp_di2sf+0x5a>
     d84:	9a 95       	dec	r25
     d86:	44 0f       	add	r20, r20
     d88:	55 1f       	adc	r21, r21
     d8a:	66 1f       	adc	r22, r22
     d8c:	77 1f       	adc	r23, r23
     d8e:	88 1f       	adc	r24, r24
     d90:	ca f7       	brpl	.-14     	; 0xd84 <__fp_di2sf+0x4c>
     d92:	55 23       	and	r21, r21
     d94:	4a f4       	brpl	.+18     	; 0xda8 <__fp_di2sf+0x70>
     d96:	44 0f       	add	r20, r20
     d98:	55 1f       	adc	r21, r21
     d9a:	11 f4       	brne	.+4      	; 0xda0 <__fp_di2sf+0x68>
     d9c:	60 ff       	sbrs	r22, 0
     d9e:	04 c0       	rjmp	.+8      	; 0xda8 <__fp_di2sf+0x70>
     da0:	6f 5f       	subi	r22, 0xFF	; 255
     da2:	7f 4f       	sbci	r23, 0xFF	; 255
     da4:	8f 4f       	sbci	r24, 0xFF	; 255
     da6:	9f 4f       	sbci	r25, 0xFF	; 255
     da8:	88 0f       	add	r24, r24
     daa:	96 95       	lsr	r25
     dac:	87 95       	ror	r24
     dae:	97 f9       	bld	r25, 7
     db0:	08 95       	ret

00000db2 <vfprintf>:
     db2:	a0 e1       	ldi	r26, 0x10	; 16
     db4:	b0 e0       	ldi	r27, 0x00	; 0
     db6:	ef ed       	ldi	r30, 0xDF	; 223
     db8:	f6 e0       	ldi	r31, 0x06	; 6
     dba:	0c 94 b5 0a 	jmp	0x156a	; 0x156a <__prologue_saves__>
     dbe:	7c 01       	movw	r14, r24
     dc0:	1b 01       	movw	r2, r22
     dc2:	6a 01       	movw	r12, r20
     dc4:	fc 01       	movw	r30, r24
     dc6:	17 82       	std	Z+7, r1	; 0x07
     dc8:	16 82       	std	Z+6, r1	; 0x06
     dca:	83 81       	ldd	r24, Z+3	; 0x03
     dcc:	81 ff       	sbrs	r24, 1
     dce:	44 c3       	rjmp	.+1672   	; 0x1458 <__stack+0x359>
     dd0:	9e 01       	movw	r18, r28
     dd2:	2f 5f       	subi	r18, 0xFF	; 255
     dd4:	3f 4f       	sbci	r19, 0xFF	; 255
     dd6:	39 01       	movw	r6, r18
     dd8:	f7 01       	movw	r30, r14
     dda:	93 81       	ldd	r25, Z+3	; 0x03
     ddc:	f1 01       	movw	r30, r2
     dde:	93 fd       	sbrc	r25, 3
     de0:	85 91       	lpm	r24, Z+
     de2:	93 ff       	sbrs	r25, 3
     de4:	81 91       	ld	r24, Z+
     de6:	1f 01       	movw	r2, r30
     de8:	88 23       	and	r24, r24
     dea:	09 f4       	brne	.+2      	; 0xdee <vfprintf+0x3c>
     dec:	31 c3       	rjmp	.+1634   	; 0x1450 <__stack+0x351>
     dee:	85 32       	cpi	r24, 0x25	; 37
     df0:	39 f4       	brne	.+14     	; 0xe00 <vfprintf+0x4e>
     df2:	93 fd       	sbrc	r25, 3
     df4:	85 91       	lpm	r24, Z+
     df6:	93 ff       	sbrs	r25, 3
     df8:	81 91       	ld	r24, Z+
     dfa:	1f 01       	movw	r2, r30
     dfc:	85 32       	cpi	r24, 0x25	; 37
     dfe:	39 f4       	brne	.+14     	; 0xe0e <vfprintf+0x5c>
     e00:	b7 01       	movw	r22, r14
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
     e08:	56 01       	movw	r10, r12
     e0a:	65 01       	movw	r12, r10
     e0c:	e5 cf       	rjmp	.-54     	; 0xdd8 <vfprintf+0x26>
     e0e:	10 e0       	ldi	r17, 0x00	; 0
     e10:	51 2c       	mov	r5, r1
     e12:	91 2c       	mov	r9, r1
     e14:	ff e1       	ldi	r31, 0x1F	; 31
     e16:	f9 15       	cp	r31, r9
     e18:	d8 f0       	brcs	.+54     	; 0xe50 <vfprintf+0x9e>
     e1a:	8b 32       	cpi	r24, 0x2B	; 43
     e1c:	79 f0       	breq	.+30     	; 0xe3c <vfprintf+0x8a>
     e1e:	38 f4       	brcc	.+14     	; 0xe2e <vfprintf+0x7c>
     e20:	80 32       	cpi	r24, 0x20	; 32
     e22:	79 f0       	breq	.+30     	; 0xe42 <vfprintf+0x90>
     e24:	83 32       	cpi	r24, 0x23	; 35
     e26:	a1 f4       	brne	.+40     	; 0xe50 <vfprintf+0x9e>
     e28:	f9 2d       	mov	r31, r9
     e2a:	f0 61       	ori	r31, 0x10	; 16
     e2c:	2e c0       	rjmp	.+92     	; 0xe8a <vfprintf+0xd8>
     e2e:	8d 32       	cpi	r24, 0x2D	; 45
     e30:	61 f0       	breq	.+24     	; 0xe4a <vfprintf+0x98>
     e32:	80 33       	cpi	r24, 0x30	; 48
     e34:	69 f4       	brne	.+26     	; 0xe50 <vfprintf+0x9e>
     e36:	29 2d       	mov	r18, r9
     e38:	21 60       	ori	r18, 0x01	; 1
     e3a:	2d c0       	rjmp	.+90     	; 0xe96 <vfprintf+0xe4>
     e3c:	39 2d       	mov	r19, r9
     e3e:	32 60       	ori	r19, 0x02	; 2
     e40:	93 2e       	mov	r9, r19
     e42:	89 2d       	mov	r24, r9
     e44:	84 60       	ori	r24, 0x04	; 4
     e46:	98 2e       	mov	r9, r24
     e48:	2a c0       	rjmp	.+84     	; 0xe9e <vfprintf+0xec>
     e4a:	e9 2d       	mov	r30, r9
     e4c:	e8 60       	ori	r30, 0x08	; 8
     e4e:	15 c0       	rjmp	.+42     	; 0xe7a <vfprintf+0xc8>
     e50:	97 fc       	sbrc	r9, 7
     e52:	2d c0       	rjmp	.+90     	; 0xeae <vfprintf+0xfc>
     e54:	20 ed       	ldi	r18, 0xD0	; 208
     e56:	28 0f       	add	r18, r24
     e58:	2a 30       	cpi	r18, 0x0A	; 10
     e5a:	88 f4       	brcc	.+34     	; 0xe7e <vfprintf+0xcc>
     e5c:	96 fe       	sbrs	r9, 6
     e5e:	06 c0       	rjmp	.+12     	; 0xe6c <vfprintf+0xba>
     e60:	3a e0       	ldi	r19, 0x0A	; 10
     e62:	13 9f       	mul	r17, r19
     e64:	20 0d       	add	r18, r0
     e66:	11 24       	eor	r1, r1
     e68:	12 2f       	mov	r17, r18
     e6a:	19 c0       	rjmp	.+50     	; 0xe9e <vfprintf+0xec>
     e6c:	8a e0       	ldi	r24, 0x0A	; 10
     e6e:	58 9e       	mul	r5, r24
     e70:	20 0d       	add	r18, r0
     e72:	11 24       	eor	r1, r1
     e74:	52 2e       	mov	r5, r18
     e76:	e9 2d       	mov	r30, r9
     e78:	e0 62       	ori	r30, 0x20	; 32
     e7a:	9e 2e       	mov	r9, r30
     e7c:	10 c0       	rjmp	.+32     	; 0xe9e <vfprintf+0xec>
     e7e:	8e 32       	cpi	r24, 0x2E	; 46
     e80:	31 f4       	brne	.+12     	; 0xe8e <vfprintf+0xdc>
     e82:	96 fc       	sbrc	r9, 6
     e84:	e5 c2       	rjmp	.+1482   	; 0x1450 <__stack+0x351>
     e86:	f9 2d       	mov	r31, r9
     e88:	f0 64       	ori	r31, 0x40	; 64
     e8a:	9f 2e       	mov	r9, r31
     e8c:	08 c0       	rjmp	.+16     	; 0xe9e <vfprintf+0xec>
     e8e:	8c 36       	cpi	r24, 0x6C	; 108
     e90:	21 f4       	brne	.+8      	; 0xe9a <vfprintf+0xe8>
     e92:	29 2d       	mov	r18, r9
     e94:	20 68       	ori	r18, 0x80	; 128
     e96:	92 2e       	mov	r9, r18
     e98:	02 c0       	rjmp	.+4      	; 0xe9e <vfprintf+0xec>
     e9a:	88 36       	cpi	r24, 0x68	; 104
     e9c:	41 f4       	brne	.+16     	; 0xeae <vfprintf+0xfc>
     e9e:	f1 01       	movw	r30, r2
     ea0:	93 fd       	sbrc	r25, 3
     ea2:	85 91       	lpm	r24, Z+
     ea4:	93 ff       	sbrs	r25, 3
     ea6:	81 91       	ld	r24, Z+
     ea8:	1f 01       	movw	r2, r30
     eaa:	81 11       	cpse	r24, r1
     eac:	b3 cf       	rjmp	.-154    	; 0xe14 <vfprintf+0x62>
     eae:	9b eb       	ldi	r25, 0xBB	; 187
     eb0:	98 0f       	add	r25, r24
     eb2:	93 30       	cpi	r25, 0x03	; 3
     eb4:	20 f4       	brcc	.+8      	; 0xebe <vfprintf+0x10c>
     eb6:	99 2d       	mov	r25, r9
     eb8:	90 61       	ori	r25, 0x10	; 16
     eba:	80 5e       	subi	r24, 0xE0	; 224
     ebc:	07 c0       	rjmp	.+14     	; 0xecc <vfprintf+0x11a>
     ebe:	9b e9       	ldi	r25, 0x9B	; 155
     ec0:	98 0f       	add	r25, r24
     ec2:	93 30       	cpi	r25, 0x03	; 3
     ec4:	08 f0       	brcs	.+2      	; 0xec8 <vfprintf+0x116>
     ec6:	66 c1       	rjmp	.+716    	; 0x1194 <__stack+0x95>
     ec8:	99 2d       	mov	r25, r9
     eca:	9f 7e       	andi	r25, 0xEF	; 239
     ecc:	96 ff       	sbrs	r25, 6
     ece:	16 e0       	ldi	r17, 0x06	; 6
     ed0:	9f 73       	andi	r25, 0x3F	; 63
     ed2:	99 2e       	mov	r9, r25
     ed4:	85 36       	cpi	r24, 0x65	; 101
     ed6:	19 f4       	brne	.+6      	; 0xede <vfprintf+0x12c>
     ed8:	90 64       	ori	r25, 0x40	; 64
     eda:	99 2e       	mov	r9, r25
     edc:	08 c0       	rjmp	.+16     	; 0xeee <vfprintf+0x13c>
     ede:	86 36       	cpi	r24, 0x66	; 102
     ee0:	21 f4       	brne	.+8      	; 0xeea <vfprintf+0x138>
     ee2:	39 2f       	mov	r19, r25
     ee4:	30 68       	ori	r19, 0x80	; 128
     ee6:	93 2e       	mov	r9, r19
     ee8:	02 c0       	rjmp	.+4      	; 0xeee <vfprintf+0x13c>
     eea:	11 11       	cpse	r17, r1
     eec:	11 50       	subi	r17, 0x01	; 1
     eee:	97 fe       	sbrs	r9, 7
     ef0:	07 c0       	rjmp	.+14     	; 0xf00 <vfprintf+0x14e>
     ef2:	1c 33       	cpi	r17, 0x3C	; 60
     ef4:	50 f4       	brcc	.+20     	; 0xf0a <vfprintf+0x158>
     ef6:	44 24       	eor	r4, r4
     ef8:	43 94       	inc	r4
     efa:	41 0e       	add	r4, r17
     efc:	27 e0       	ldi	r18, 0x07	; 7
     efe:	0b c0       	rjmp	.+22     	; 0xf16 <vfprintf+0x164>
     f00:	18 30       	cpi	r17, 0x08	; 8
     f02:	38 f0       	brcs	.+14     	; 0xf12 <vfprintf+0x160>
     f04:	27 e0       	ldi	r18, 0x07	; 7
     f06:	17 e0       	ldi	r17, 0x07	; 7
     f08:	05 c0       	rjmp	.+10     	; 0xf14 <vfprintf+0x162>
     f0a:	27 e0       	ldi	r18, 0x07	; 7
     f0c:	9c e3       	ldi	r25, 0x3C	; 60
     f0e:	49 2e       	mov	r4, r25
     f10:	02 c0       	rjmp	.+4      	; 0xf16 <vfprintf+0x164>
     f12:	21 2f       	mov	r18, r17
     f14:	41 2c       	mov	r4, r1
     f16:	56 01       	movw	r10, r12
     f18:	84 e0       	ldi	r24, 0x04	; 4
     f1a:	a8 0e       	add	r10, r24
     f1c:	b1 1c       	adc	r11, r1
     f1e:	f6 01       	movw	r30, r12
     f20:	60 81       	ld	r22, Z
     f22:	71 81       	ldd	r23, Z+1	; 0x01
     f24:	82 81       	ldd	r24, Z+2	; 0x02
     f26:	93 81       	ldd	r25, Z+3	; 0x03
     f28:	04 2d       	mov	r16, r4
     f2a:	a3 01       	movw	r20, r6
     f2c:	0e 94 16 0c 	call	0x182c	; 0x182c <__ftoa_engine>
     f30:	6c 01       	movw	r12, r24
     f32:	f9 81       	ldd	r31, Y+1	; 0x01
     f34:	fc 87       	std	Y+12, r31	; 0x0c
     f36:	f0 ff       	sbrs	r31, 0
     f38:	02 c0       	rjmp	.+4      	; 0xf3e <vfprintf+0x18c>
     f3a:	f3 ff       	sbrs	r31, 3
     f3c:	06 c0       	rjmp	.+12     	; 0xf4a <vfprintf+0x198>
     f3e:	91 fc       	sbrc	r9, 1
     f40:	06 c0       	rjmp	.+12     	; 0xf4e <vfprintf+0x19c>
     f42:	92 fe       	sbrs	r9, 2
     f44:	06 c0       	rjmp	.+12     	; 0xf52 <vfprintf+0x1a0>
     f46:	00 e2       	ldi	r16, 0x20	; 32
     f48:	05 c0       	rjmp	.+10     	; 0xf54 <vfprintf+0x1a2>
     f4a:	0d e2       	ldi	r16, 0x2D	; 45
     f4c:	03 c0       	rjmp	.+6      	; 0xf54 <vfprintf+0x1a2>
     f4e:	0b e2       	ldi	r16, 0x2B	; 43
     f50:	01 c0       	rjmp	.+2      	; 0xf54 <vfprintf+0x1a2>
     f52:	00 e0       	ldi	r16, 0x00	; 0
     f54:	8c 85       	ldd	r24, Y+12	; 0x0c
     f56:	8c 70       	andi	r24, 0x0C	; 12
     f58:	19 f0       	breq	.+6      	; 0xf60 <vfprintf+0x1ae>
     f5a:	01 11       	cpse	r16, r1
     f5c:	5a c2       	rjmp	.+1204   	; 0x1412 <__stack+0x313>
     f5e:	9b c2       	rjmp	.+1334   	; 0x1496 <__stack+0x397>
     f60:	97 fe       	sbrs	r9, 7
     f62:	10 c0       	rjmp	.+32     	; 0xf84 <vfprintf+0x1d2>
     f64:	4c 0c       	add	r4, r12
     f66:	fc 85       	ldd	r31, Y+12	; 0x0c
     f68:	f4 ff       	sbrs	r31, 4
     f6a:	04 c0       	rjmp	.+8      	; 0xf74 <vfprintf+0x1c2>
     f6c:	8a 81       	ldd	r24, Y+2	; 0x02
     f6e:	81 33       	cpi	r24, 0x31	; 49
     f70:	09 f4       	brne	.+2      	; 0xf74 <vfprintf+0x1c2>
     f72:	4a 94       	dec	r4
     f74:	14 14       	cp	r1, r4
     f76:	74 f5       	brge	.+92     	; 0xfd4 <vfprintf+0x222>
     f78:	28 e0       	ldi	r18, 0x08	; 8
     f7a:	24 15       	cp	r18, r4
     f7c:	78 f5       	brcc	.+94     	; 0xfdc <vfprintf+0x22a>
     f7e:	88 e0       	ldi	r24, 0x08	; 8
     f80:	48 2e       	mov	r4, r24
     f82:	2c c0       	rjmp	.+88     	; 0xfdc <vfprintf+0x22a>
     f84:	96 fc       	sbrc	r9, 6
     f86:	2a c0       	rjmp	.+84     	; 0xfdc <vfprintf+0x22a>
     f88:	81 2f       	mov	r24, r17
     f8a:	90 e0       	ldi	r25, 0x00	; 0
     f8c:	8c 15       	cp	r24, r12
     f8e:	9d 05       	cpc	r25, r13
     f90:	9c f0       	brlt	.+38     	; 0xfb8 <vfprintf+0x206>
     f92:	3c ef       	ldi	r19, 0xFC	; 252
     f94:	c3 16       	cp	r12, r19
     f96:	3f ef       	ldi	r19, 0xFF	; 255
     f98:	d3 06       	cpc	r13, r19
     f9a:	74 f0       	brlt	.+28     	; 0xfb8 <vfprintf+0x206>
     f9c:	89 2d       	mov	r24, r9
     f9e:	80 68       	ori	r24, 0x80	; 128
     fa0:	98 2e       	mov	r9, r24
     fa2:	0a c0       	rjmp	.+20     	; 0xfb8 <vfprintf+0x206>
     fa4:	e2 e0       	ldi	r30, 0x02	; 2
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	ec 0f       	add	r30, r28
     faa:	fd 1f       	adc	r31, r29
     fac:	e1 0f       	add	r30, r17
     fae:	f1 1d       	adc	r31, r1
     fb0:	80 81       	ld	r24, Z
     fb2:	80 33       	cpi	r24, 0x30	; 48
     fb4:	19 f4       	brne	.+6      	; 0xfbc <vfprintf+0x20a>
     fb6:	11 50       	subi	r17, 0x01	; 1
     fb8:	11 11       	cpse	r17, r1
     fba:	f4 cf       	rjmp	.-24     	; 0xfa4 <vfprintf+0x1f2>
     fbc:	97 fe       	sbrs	r9, 7
     fbe:	0e c0       	rjmp	.+28     	; 0xfdc <vfprintf+0x22a>
     fc0:	44 24       	eor	r4, r4
     fc2:	43 94       	inc	r4
     fc4:	41 0e       	add	r4, r17
     fc6:	81 2f       	mov	r24, r17
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	c8 16       	cp	r12, r24
     fcc:	d9 06       	cpc	r13, r25
     fce:	2c f4       	brge	.+10     	; 0xfda <vfprintf+0x228>
     fd0:	1c 19       	sub	r17, r12
     fd2:	04 c0       	rjmp	.+8      	; 0xfdc <vfprintf+0x22a>
     fd4:	44 24       	eor	r4, r4
     fd6:	43 94       	inc	r4
     fd8:	01 c0       	rjmp	.+2      	; 0xfdc <vfprintf+0x22a>
     fda:	10 e0       	ldi	r17, 0x00	; 0
     fdc:	97 fe       	sbrs	r9, 7
     fde:	06 c0       	rjmp	.+12     	; 0xfec <vfprintf+0x23a>
     fe0:	1c 14       	cp	r1, r12
     fe2:	1d 04       	cpc	r1, r13
     fe4:	34 f4       	brge	.+12     	; 0xff2 <vfprintf+0x240>
     fe6:	c6 01       	movw	r24, r12
     fe8:	01 96       	adiw	r24, 0x01	; 1
     fea:	05 c0       	rjmp	.+10     	; 0xff6 <vfprintf+0x244>
     fec:	85 e0       	ldi	r24, 0x05	; 5
     fee:	90 e0       	ldi	r25, 0x00	; 0
     ff0:	02 c0       	rjmp	.+4      	; 0xff6 <vfprintf+0x244>
     ff2:	81 e0       	ldi	r24, 0x01	; 1
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	01 11       	cpse	r16, r1
     ff8:	01 96       	adiw	r24, 0x01	; 1
     ffa:	11 23       	and	r17, r17
     ffc:	31 f0       	breq	.+12     	; 0x100a <__DATA_REGION_LENGTH__+0xa>
     ffe:	21 2f       	mov	r18, r17
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	2f 5f       	subi	r18, 0xFF	; 255
    1004:	3f 4f       	sbci	r19, 0xFF	; 255
    1006:	82 0f       	add	r24, r18
    1008:	93 1f       	adc	r25, r19
    100a:	25 2d       	mov	r18, r5
    100c:	30 e0       	ldi	r19, 0x00	; 0
    100e:	82 17       	cp	r24, r18
    1010:	93 07       	cpc	r25, r19
    1012:	14 f4       	brge	.+4      	; 0x1018 <__DATA_REGION_LENGTH__+0x18>
    1014:	58 1a       	sub	r5, r24
    1016:	01 c0       	rjmp	.+2      	; 0x101a <__DATA_REGION_LENGTH__+0x1a>
    1018:	51 2c       	mov	r5, r1
    101a:	89 2d       	mov	r24, r9
    101c:	89 70       	andi	r24, 0x09	; 9
    101e:	49 f4       	brne	.+18     	; 0x1032 <__DATA_REGION_LENGTH__+0x32>
    1020:	55 20       	and	r5, r5
    1022:	39 f0       	breq	.+14     	; 0x1032 <__DATA_REGION_LENGTH__+0x32>
    1024:	b7 01       	movw	r22, r14
    1026:	80 e2       	ldi	r24, 0x20	; 32
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    102e:	5a 94       	dec	r5
    1030:	f7 cf       	rjmp	.-18     	; 0x1020 <__DATA_REGION_LENGTH__+0x20>
    1032:	00 23       	and	r16, r16
    1034:	29 f0       	breq	.+10     	; 0x1040 <__DATA_REGION_LENGTH__+0x40>
    1036:	b7 01       	movw	r22, r14
    1038:	80 2f       	mov	r24, r16
    103a:	90 e0       	ldi	r25, 0x00	; 0
    103c:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    1040:	93 fc       	sbrc	r9, 3
    1042:	09 c0       	rjmp	.+18     	; 0x1056 <__DATA_REGION_LENGTH__+0x56>
    1044:	55 20       	and	r5, r5
    1046:	39 f0       	breq	.+14     	; 0x1056 <__DATA_REGION_LENGTH__+0x56>
    1048:	b7 01       	movw	r22, r14
    104a:	80 e3       	ldi	r24, 0x30	; 48
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    1052:	5a 94       	dec	r5
    1054:	f7 cf       	rjmp	.-18     	; 0x1044 <__DATA_REGION_LENGTH__+0x44>
    1056:	97 fe       	sbrs	r9, 7
    1058:	4c c0       	rjmp	.+152    	; 0x10f2 <__DATA_REGION_LENGTH__+0xf2>
    105a:	46 01       	movw	r8, r12
    105c:	d7 fe       	sbrs	r13, 7
    105e:	02 c0       	rjmp	.+4      	; 0x1064 <__DATA_REGION_LENGTH__+0x64>
    1060:	81 2c       	mov	r8, r1
    1062:	91 2c       	mov	r9, r1
    1064:	c6 01       	movw	r24, r12
    1066:	88 19       	sub	r24, r8
    1068:	99 09       	sbc	r25, r9
    106a:	f3 01       	movw	r30, r6
    106c:	e8 0f       	add	r30, r24
    106e:	f9 1f       	adc	r31, r25
    1070:	fe 87       	std	Y+14, r31	; 0x0e
    1072:	ed 87       	std	Y+13, r30	; 0x0d
    1074:	96 01       	movw	r18, r12
    1076:	24 19       	sub	r18, r4
    1078:	31 09       	sbc	r19, r1
    107a:	38 8b       	std	Y+16, r19	; 0x10
    107c:	2f 87       	std	Y+15, r18	; 0x0f
    107e:	01 2f       	mov	r16, r17
    1080:	10 e0       	ldi	r17, 0x00	; 0
    1082:	11 95       	neg	r17
    1084:	01 95       	neg	r16
    1086:	11 09       	sbc	r17, r1
    1088:	3f ef       	ldi	r19, 0xFF	; 255
    108a:	83 16       	cp	r8, r19
    108c:	93 06       	cpc	r9, r19
    108e:	29 f4       	brne	.+10     	; 0x109a <__DATA_REGION_LENGTH__+0x9a>
    1090:	b7 01       	movw	r22, r14
    1092:	8e e2       	ldi	r24, 0x2E	; 46
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    109a:	c8 14       	cp	r12, r8
    109c:	d9 04       	cpc	r13, r9
    109e:	4c f0       	brlt	.+18     	; 0x10b2 <__DATA_REGION_LENGTH__+0xb2>
    10a0:	8f 85       	ldd	r24, Y+15	; 0x0f
    10a2:	98 89       	ldd	r25, Y+16	; 0x10
    10a4:	88 15       	cp	r24, r8
    10a6:	99 05       	cpc	r25, r9
    10a8:	24 f4       	brge	.+8      	; 0x10b2 <__DATA_REGION_LENGTH__+0xb2>
    10aa:	ed 85       	ldd	r30, Y+13	; 0x0d
    10ac:	fe 85       	ldd	r31, Y+14	; 0x0e
    10ae:	81 81       	ldd	r24, Z+1	; 0x01
    10b0:	01 c0       	rjmp	.+2      	; 0x10b4 <__DATA_REGION_LENGTH__+0xb4>
    10b2:	80 e3       	ldi	r24, 0x30	; 48
    10b4:	f1 e0       	ldi	r31, 0x01	; 1
    10b6:	8f 1a       	sub	r8, r31
    10b8:	91 08       	sbc	r9, r1
    10ba:	2d 85       	ldd	r18, Y+13	; 0x0d
    10bc:	3e 85       	ldd	r19, Y+14	; 0x0e
    10be:	2f 5f       	subi	r18, 0xFF	; 255
    10c0:	3f 4f       	sbci	r19, 0xFF	; 255
    10c2:	3e 87       	std	Y+14, r19	; 0x0e
    10c4:	2d 87       	std	Y+13, r18	; 0x0d
    10c6:	80 16       	cp	r8, r16
    10c8:	91 06       	cpc	r9, r17
    10ca:	2c f0       	brlt	.+10     	; 0x10d6 <__DATA_REGION_LENGTH__+0xd6>
    10cc:	b7 01       	movw	r22, r14
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    10d4:	d9 cf       	rjmp	.-78     	; 0x1088 <__DATA_REGION_LENGTH__+0x88>
    10d6:	c8 14       	cp	r12, r8
    10d8:	d9 04       	cpc	r13, r9
    10da:	41 f4       	brne	.+16     	; 0x10ec <__DATA_REGION_LENGTH__+0xec>
    10dc:	9a 81       	ldd	r25, Y+2	; 0x02
    10de:	96 33       	cpi	r25, 0x36	; 54
    10e0:	20 f4       	brcc	.+8      	; 0x10ea <__DATA_REGION_LENGTH__+0xea>
    10e2:	95 33       	cpi	r25, 0x35	; 53
    10e4:	19 f4       	brne	.+6      	; 0x10ec <__DATA_REGION_LENGTH__+0xec>
    10e6:	3c 85       	ldd	r19, Y+12	; 0x0c
    10e8:	34 ff       	sbrs	r19, 4
    10ea:	81 e3       	ldi	r24, 0x31	; 49
    10ec:	b7 01       	movw	r22, r14
    10ee:	90 e0       	ldi	r25, 0x00	; 0
    10f0:	4e c0       	rjmp	.+156    	; 0x118e <__stack+0x8f>
    10f2:	8a 81       	ldd	r24, Y+2	; 0x02
    10f4:	81 33       	cpi	r24, 0x31	; 49
    10f6:	19 f0       	breq	.+6      	; 0x10fe <__DATA_REGION_LENGTH__+0xfe>
    10f8:	9c 85       	ldd	r25, Y+12	; 0x0c
    10fa:	9f 7e       	andi	r25, 0xEF	; 239
    10fc:	9c 87       	std	Y+12, r25	; 0x0c
    10fe:	b7 01       	movw	r22, r14
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    1106:	11 11       	cpse	r17, r1
    1108:	05 c0       	rjmp	.+10     	; 0x1114 <__stack+0x15>
    110a:	94 fc       	sbrc	r9, 4
    110c:	18 c0       	rjmp	.+48     	; 0x113e <__stack+0x3f>
    110e:	85 e6       	ldi	r24, 0x65	; 101
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	17 c0       	rjmp	.+46     	; 0x1142 <__stack+0x43>
    1114:	b7 01       	movw	r22, r14
    1116:	8e e2       	ldi	r24, 0x2E	; 46
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    111e:	1e 5f       	subi	r17, 0xFE	; 254
    1120:	82 e0       	ldi	r24, 0x02	; 2
    1122:	01 e0       	ldi	r16, 0x01	; 1
    1124:	08 0f       	add	r16, r24
    1126:	f3 01       	movw	r30, r6
    1128:	e8 0f       	add	r30, r24
    112a:	f1 1d       	adc	r31, r1
    112c:	80 81       	ld	r24, Z
    112e:	b7 01       	movw	r22, r14
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    1136:	80 2f       	mov	r24, r16
    1138:	01 13       	cpse	r16, r17
    113a:	f3 cf       	rjmp	.-26     	; 0x1122 <__stack+0x23>
    113c:	e6 cf       	rjmp	.-52     	; 0x110a <__stack+0xb>
    113e:	85 e4       	ldi	r24, 0x45	; 69
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	b7 01       	movw	r22, r14
    1144:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    1148:	d7 fc       	sbrc	r13, 7
    114a:	06 c0       	rjmp	.+12     	; 0x1158 <__stack+0x59>
    114c:	c1 14       	cp	r12, r1
    114e:	d1 04       	cpc	r13, r1
    1150:	41 f4       	brne	.+16     	; 0x1162 <__stack+0x63>
    1152:	ec 85       	ldd	r30, Y+12	; 0x0c
    1154:	e4 ff       	sbrs	r30, 4
    1156:	05 c0       	rjmp	.+10     	; 0x1162 <__stack+0x63>
    1158:	d1 94       	neg	r13
    115a:	c1 94       	neg	r12
    115c:	d1 08       	sbc	r13, r1
    115e:	8d e2       	ldi	r24, 0x2D	; 45
    1160:	01 c0       	rjmp	.+2      	; 0x1164 <__stack+0x65>
    1162:	8b e2       	ldi	r24, 0x2B	; 43
    1164:	b7 01       	movw	r22, r14
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    116c:	80 e3       	ldi	r24, 0x30	; 48
    116e:	2a e0       	ldi	r18, 0x0A	; 10
    1170:	c2 16       	cp	r12, r18
    1172:	d1 04       	cpc	r13, r1
    1174:	2c f0       	brlt	.+10     	; 0x1180 <__stack+0x81>
    1176:	8f 5f       	subi	r24, 0xFF	; 255
    1178:	fa e0       	ldi	r31, 0x0A	; 10
    117a:	cf 1a       	sub	r12, r31
    117c:	d1 08       	sbc	r13, r1
    117e:	f7 cf       	rjmp	.-18     	; 0x116e <__stack+0x6f>
    1180:	b7 01       	movw	r22, r14
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    1188:	b7 01       	movw	r22, r14
    118a:	c6 01       	movw	r24, r12
    118c:	c0 96       	adiw	r24, 0x30	; 48
    118e:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    1192:	54 c1       	rjmp	.+680    	; 0x143c <__stack+0x33d>
    1194:	83 36       	cpi	r24, 0x63	; 99
    1196:	31 f0       	breq	.+12     	; 0x11a4 <__stack+0xa5>
    1198:	83 37       	cpi	r24, 0x73	; 115
    119a:	79 f0       	breq	.+30     	; 0x11ba <__stack+0xbb>
    119c:	83 35       	cpi	r24, 0x53	; 83
    119e:	09 f0       	breq	.+2      	; 0x11a2 <__stack+0xa3>
    11a0:	56 c0       	rjmp	.+172    	; 0x124e <__stack+0x14f>
    11a2:	20 c0       	rjmp	.+64     	; 0x11e4 <__stack+0xe5>
    11a4:	56 01       	movw	r10, r12
    11a6:	32 e0       	ldi	r19, 0x02	; 2
    11a8:	a3 0e       	add	r10, r19
    11aa:	b1 1c       	adc	r11, r1
    11ac:	f6 01       	movw	r30, r12
    11ae:	80 81       	ld	r24, Z
    11b0:	89 83       	std	Y+1, r24	; 0x01
    11b2:	01 e0       	ldi	r16, 0x01	; 1
    11b4:	10 e0       	ldi	r17, 0x00	; 0
    11b6:	63 01       	movw	r12, r6
    11b8:	12 c0       	rjmp	.+36     	; 0x11de <__stack+0xdf>
    11ba:	56 01       	movw	r10, r12
    11bc:	f2 e0       	ldi	r31, 0x02	; 2
    11be:	af 0e       	add	r10, r31
    11c0:	b1 1c       	adc	r11, r1
    11c2:	f6 01       	movw	r30, r12
    11c4:	c0 80       	ld	r12, Z
    11c6:	d1 80       	ldd	r13, Z+1	; 0x01
    11c8:	96 fe       	sbrs	r9, 6
    11ca:	03 c0       	rjmp	.+6      	; 0x11d2 <__stack+0xd3>
    11cc:	61 2f       	mov	r22, r17
    11ce:	70 e0       	ldi	r23, 0x00	; 0
    11d0:	02 c0       	rjmp	.+4      	; 0x11d6 <__stack+0xd7>
    11d2:	6f ef       	ldi	r22, 0xFF	; 255
    11d4:	7f ef       	ldi	r23, 0xFF	; 255
    11d6:	c6 01       	movw	r24, r12
    11d8:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <strnlen>
    11dc:	8c 01       	movw	r16, r24
    11de:	f9 2d       	mov	r31, r9
    11e0:	ff 77       	andi	r31, 0x7F	; 127
    11e2:	14 c0       	rjmp	.+40     	; 0x120c <__stack+0x10d>
    11e4:	56 01       	movw	r10, r12
    11e6:	22 e0       	ldi	r18, 0x02	; 2
    11e8:	a2 0e       	add	r10, r18
    11ea:	b1 1c       	adc	r11, r1
    11ec:	f6 01       	movw	r30, r12
    11ee:	c0 80       	ld	r12, Z
    11f0:	d1 80       	ldd	r13, Z+1	; 0x01
    11f2:	96 fe       	sbrs	r9, 6
    11f4:	03 c0       	rjmp	.+6      	; 0x11fc <__stack+0xfd>
    11f6:	61 2f       	mov	r22, r17
    11f8:	70 e0       	ldi	r23, 0x00	; 0
    11fa:	02 c0       	rjmp	.+4      	; 0x1200 <__stack+0x101>
    11fc:	6f ef       	ldi	r22, 0xFF	; 255
    11fe:	7f ef       	ldi	r23, 0xFF	; 255
    1200:	c6 01       	movw	r24, r12
    1202:	0e 94 ee 0c 	call	0x19dc	; 0x19dc <strnlen_P>
    1206:	8c 01       	movw	r16, r24
    1208:	f9 2d       	mov	r31, r9
    120a:	f0 68       	ori	r31, 0x80	; 128
    120c:	9f 2e       	mov	r9, r31
    120e:	f3 fd       	sbrc	r31, 3
    1210:	1a c0       	rjmp	.+52     	; 0x1246 <__stack+0x147>
    1212:	85 2d       	mov	r24, r5
    1214:	90 e0       	ldi	r25, 0x00	; 0
    1216:	08 17       	cp	r16, r24
    1218:	19 07       	cpc	r17, r25
    121a:	a8 f4       	brcc	.+42     	; 0x1246 <__stack+0x147>
    121c:	b7 01       	movw	r22, r14
    121e:	80 e2       	ldi	r24, 0x20	; 32
    1220:	90 e0       	ldi	r25, 0x00	; 0
    1222:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    1226:	5a 94       	dec	r5
    1228:	f4 cf       	rjmp	.-24     	; 0x1212 <__stack+0x113>
    122a:	f6 01       	movw	r30, r12
    122c:	97 fc       	sbrc	r9, 7
    122e:	85 91       	lpm	r24, Z+
    1230:	97 fe       	sbrs	r9, 7
    1232:	81 91       	ld	r24, Z+
    1234:	6f 01       	movw	r12, r30
    1236:	b7 01       	movw	r22, r14
    1238:	90 e0       	ldi	r25, 0x00	; 0
    123a:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    123e:	51 10       	cpse	r5, r1
    1240:	5a 94       	dec	r5
    1242:	01 50       	subi	r16, 0x01	; 1
    1244:	11 09       	sbc	r17, r1
    1246:	01 15       	cp	r16, r1
    1248:	11 05       	cpc	r17, r1
    124a:	79 f7       	brne	.-34     	; 0x122a <__stack+0x12b>
    124c:	f7 c0       	rjmp	.+494    	; 0x143c <__stack+0x33d>
    124e:	84 36       	cpi	r24, 0x64	; 100
    1250:	11 f0       	breq	.+4      	; 0x1256 <__stack+0x157>
    1252:	89 36       	cpi	r24, 0x69	; 105
    1254:	61 f5       	brne	.+88     	; 0x12ae <__stack+0x1af>
    1256:	56 01       	movw	r10, r12
    1258:	97 fe       	sbrs	r9, 7
    125a:	09 c0       	rjmp	.+18     	; 0x126e <__stack+0x16f>
    125c:	24 e0       	ldi	r18, 0x04	; 4
    125e:	a2 0e       	add	r10, r18
    1260:	b1 1c       	adc	r11, r1
    1262:	f6 01       	movw	r30, r12
    1264:	60 81       	ld	r22, Z
    1266:	71 81       	ldd	r23, Z+1	; 0x01
    1268:	82 81       	ldd	r24, Z+2	; 0x02
    126a:	93 81       	ldd	r25, Z+3	; 0x03
    126c:	0a c0       	rjmp	.+20     	; 0x1282 <__stack+0x183>
    126e:	f2 e0       	ldi	r31, 0x02	; 2
    1270:	af 0e       	add	r10, r31
    1272:	b1 1c       	adc	r11, r1
    1274:	f6 01       	movw	r30, r12
    1276:	60 81       	ld	r22, Z
    1278:	71 81       	ldd	r23, Z+1	; 0x01
    127a:	07 2e       	mov	r0, r23
    127c:	00 0c       	add	r0, r0
    127e:	88 0b       	sbc	r24, r24
    1280:	99 0b       	sbc	r25, r25
    1282:	f9 2d       	mov	r31, r9
    1284:	ff 76       	andi	r31, 0x6F	; 111
    1286:	9f 2e       	mov	r9, r31
    1288:	97 ff       	sbrs	r25, 7
    128a:	09 c0       	rjmp	.+18     	; 0x129e <__stack+0x19f>
    128c:	90 95       	com	r25
    128e:	80 95       	com	r24
    1290:	70 95       	com	r23
    1292:	61 95       	neg	r22
    1294:	7f 4f       	sbci	r23, 0xFF	; 255
    1296:	8f 4f       	sbci	r24, 0xFF	; 255
    1298:	9f 4f       	sbci	r25, 0xFF	; 255
    129a:	f0 68       	ori	r31, 0x80	; 128
    129c:	9f 2e       	mov	r9, r31
    129e:	2a e0       	ldi	r18, 0x0A	; 10
    12a0:	30 e0       	ldi	r19, 0x00	; 0
    12a2:	a3 01       	movw	r20, r6
    12a4:	0e 94 c7 0d 	call	0x1b8e	; 0x1b8e <__ultoa_invert>
    12a8:	c8 2e       	mov	r12, r24
    12aa:	c6 18       	sub	r12, r6
    12ac:	3f c0       	rjmp	.+126    	; 0x132c <__stack+0x22d>
    12ae:	09 2d       	mov	r16, r9
    12b0:	85 37       	cpi	r24, 0x75	; 117
    12b2:	21 f4       	brne	.+8      	; 0x12bc <__stack+0x1bd>
    12b4:	0f 7e       	andi	r16, 0xEF	; 239
    12b6:	2a e0       	ldi	r18, 0x0A	; 10
    12b8:	30 e0       	ldi	r19, 0x00	; 0
    12ba:	1d c0       	rjmp	.+58     	; 0x12f6 <__stack+0x1f7>
    12bc:	09 7f       	andi	r16, 0xF9	; 249
    12be:	8f 36       	cpi	r24, 0x6F	; 111
    12c0:	91 f0       	breq	.+36     	; 0x12e6 <__stack+0x1e7>
    12c2:	18 f4       	brcc	.+6      	; 0x12ca <__stack+0x1cb>
    12c4:	88 35       	cpi	r24, 0x58	; 88
    12c6:	59 f0       	breq	.+22     	; 0x12de <__stack+0x1df>
    12c8:	c3 c0       	rjmp	.+390    	; 0x1450 <__stack+0x351>
    12ca:	80 37       	cpi	r24, 0x70	; 112
    12cc:	19 f0       	breq	.+6      	; 0x12d4 <__stack+0x1d5>
    12ce:	88 37       	cpi	r24, 0x78	; 120
    12d0:	11 f0       	breq	.+4      	; 0x12d6 <__stack+0x1d7>
    12d2:	be c0       	rjmp	.+380    	; 0x1450 <__stack+0x351>
    12d4:	00 61       	ori	r16, 0x10	; 16
    12d6:	04 ff       	sbrs	r16, 4
    12d8:	09 c0       	rjmp	.+18     	; 0x12ec <__stack+0x1ed>
    12da:	04 60       	ori	r16, 0x04	; 4
    12dc:	07 c0       	rjmp	.+14     	; 0x12ec <__stack+0x1ed>
    12de:	94 fe       	sbrs	r9, 4
    12e0:	08 c0       	rjmp	.+16     	; 0x12f2 <__stack+0x1f3>
    12e2:	06 60       	ori	r16, 0x06	; 6
    12e4:	06 c0       	rjmp	.+12     	; 0x12f2 <__stack+0x1f3>
    12e6:	28 e0       	ldi	r18, 0x08	; 8
    12e8:	30 e0       	ldi	r19, 0x00	; 0
    12ea:	05 c0       	rjmp	.+10     	; 0x12f6 <__stack+0x1f7>
    12ec:	20 e1       	ldi	r18, 0x10	; 16
    12ee:	30 e0       	ldi	r19, 0x00	; 0
    12f0:	02 c0       	rjmp	.+4      	; 0x12f6 <__stack+0x1f7>
    12f2:	20 e1       	ldi	r18, 0x10	; 16
    12f4:	32 e0       	ldi	r19, 0x02	; 2
    12f6:	56 01       	movw	r10, r12
    12f8:	07 ff       	sbrs	r16, 7
    12fa:	09 c0       	rjmp	.+18     	; 0x130e <__stack+0x20f>
    12fc:	84 e0       	ldi	r24, 0x04	; 4
    12fe:	a8 0e       	add	r10, r24
    1300:	b1 1c       	adc	r11, r1
    1302:	f6 01       	movw	r30, r12
    1304:	60 81       	ld	r22, Z
    1306:	71 81       	ldd	r23, Z+1	; 0x01
    1308:	82 81       	ldd	r24, Z+2	; 0x02
    130a:	93 81       	ldd	r25, Z+3	; 0x03
    130c:	08 c0       	rjmp	.+16     	; 0x131e <__stack+0x21f>
    130e:	f2 e0       	ldi	r31, 0x02	; 2
    1310:	af 0e       	add	r10, r31
    1312:	b1 1c       	adc	r11, r1
    1314:	f6 01       	movw	r30, r12
    1316:	60 81       	ld	r22, Z
    1318:	71 81       	ldd	r23, Z+1	; 0x01
    131a:	80 e0       	ldi	r24, 0x00	; 0
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	a3 01       	movw	r20, r6
    1320:	0e 94 c7 0d 	call	0x1b8e	; 0x1b8e <__ultoa_invert>
    1324:	c8 2e       	mov	r12, r24
    1326:	c6 18       	sub	r12, r6
    1328:	0f 77       	andi	r16, 0x7F	; 127
    132a:	90 2e       	mov	r9, r16
    132c:	96 fe       	sbrs	r9, 6
    132e:	0b c0       	rjmp	.+22     	; 0x1346 <__stack+0x247>
    1330:	09 2d       	mov	r16, r9
    1332:	0e 7f       	andi	r16, 0xFE	; 254
    1334:	c1 16       	cp	r12, r17
    1336:	50 f4       	brcc	.+20     	; 0x134c <__stack+0x24d>
    1338:	94 fe       	sbrs	r9, 4
    133a:	0a c0       	rjmp	.+20     	; 0x1350 <__stack+0x251>
    133c:	92 fc       	sbrc	r9, 2
    133e:	08 c0       	rjmp	.+16     	; 0x1350 <__stack+0x251>
    1340:	09 2d       	mov	r16, r9
    1342:	0e 7e       	andi	r16, 0xEE	; 238
    1344:	05 c0       	rjmp	.+10     	; 0x1350 <__stack+0x251>
    1346:	dc 2c       	mov	r13, r12
    1348:	09 2d       	mov	r16, r9
    134a:	03 c0       	rjmp	.+6      	; 0x1352 <__stack+0x253>
    134c:	dc 2c       	mov	r13, r12
    134e:	01 c0       	rjmp	.+2      	; 0x1352 <__stack+0x253>
    1350:	d1 2e       	mov	r13, r17
    1352:	04 ff       	sbrs	r16, 4
    1354:	0d c0       	rjmp	.+26     	; 0x1370 <__stack+0x271>
    1356:	fe 01       	movw	r30, r28
    1358:	ec 0d       	add	r30, r12
    135a:	f1 1d       	adc	r31, r1
    135c:	80 81       	ld	r24, Z
    135e:	80 33       	cpi	r24, 0x30	; 48
    1360:	11 f4       	brne	.+4      	; 0x1366 <__stack+0x267>
    1362:	09 7e       	andi	r16, 0xE9	; 233
    1364:	09 c0       	rjmp	.+18     	; 0x1378 <__stack+0x279>
    1366:	02 ff       	sbrs	r16, 2
    1368:	06 c0       	rjmp	.+12     	; 0x1376 <__stack+0x277>
    136a:	d3 94       	inc	r13
    136c:	d3 94       	inc	r13
    136e:	04 c0       	rjmp	.+8      	; 0x1378 <__stack+0x279>
    1370:	80 2f       	mov	r24, r16
    1372:	86 78       	andi	r24, 0x86	; 134
    1374:	09 f0       	breq	.+2      	; 0x1378 <__stack+0x279>
    1376:	d3 94       	inc	r13
    1378:	03 fd       	sbrc	r16, 3
    137a:	11 c0       	rjmp	.+34     	; 0x139e <__stack+0x29f>
    137c:	00 ff       	sbrs	r16, 0
    137e:	06 c0       	rjmp	.+12     	; 0x138c <__stack+0x28d>
    1380:	1c 2d       	mov	r17, r12
    1382:	d5 14       	cp	r13, r5
    1384:	80 f4       	brcc	.+32     	; 0x13a6 <__stack+0x2a7>
    1386:	15 0d       	add	r17, r5
    1388:	1d 19       	sub	r17, r13
    138a:	0d c0       	rjmp	.+26     	; 0x13a6 <__stack+0x2a7>
    138c:	d5 14       	cp	r13, r5
    138e:	58 f4       	brcc	.+22     	; 0x13a6 <__stack+0x2a7>
    1390:	b7 01       	movw	r22, r14
    1392:	80 e2       	ldi	r24, 0x20	; 32
    1394:	90 e0       	ldi	r25, 0x00	; 0
    1396:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    139a:	d3 94       	inc	r13
    139c:	f7 cf       	rjmp	.-18     	; 0x138c <__stack+0x28d>
    139e:	d5 14       	cp	r13, r5
    13a0:	10 f4       	brcc	.+4      	; 0x13a6 <__stack+0x2a7>
    13a2:	5d 18       	sub	r5, r13
    13a4:	01 c0       	rjmp	.+2      	; 0x13a8 <__stack+0x2a9>
    13a6:	51 2c       	mov	r5, r1
    13a8:	04 ff       	sbrs	r16, 4
    13aa:	10 c0       	rjmp	.+32     	; 0x13cc <__stack+0x2cd>
    13ac:	b7 01       	movw	r22, r14
    13ae:	80 e3       	ldi	r24, 0x30	; 48
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    13b6:	02 ff       	sbrs	r16, 2
    13b8:	17 c0       	rjmp	.+46     	; 0x13e8 <__stack+0x2e9>
    13ba:	01 fd       	sbrc	r16, 1
    13bc:	03 c0       	rjmp	.+6      	; 0x13c4 <__stack+0x2c5>
    13be:	88 e7       	ldi	r24, 0x78	; 120
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	02 c0       	rjmp	.+4      	; 0x13c8 <__stack+0x2c9>
    13c4:	88 e5       	ldi	r24, 0x58	; 88
    13c6:	90 e0       	ldi	r25, 0x00	; 0
    13c8:	b7 01       	movw	r22, r14
    13ca:	0c c0       	rjmp	.+24     	; 0x13e4 <__stack+0x2e5>
    13cc:	80 2f       	mov	r24, r16
    13ce:	86 78       	andi	r24, 0x86	; 134
    13d0:	59 f0       	breq	.+22     	; 0x13e8 <__stack+0x2e9>
    13d2:	01 ff       	sbrs	r16, 1
    13d4:	02 c0       	rjmp	.+4      	; 0x13da <__stack+0x2db>
    13d6:	8b e2       	ldi	r24, 0x2B	; 43
    13d8:	01 c0       	rjmp	.+2      	; 0x13dc <__stack+0x2dd>
    13da:	80 e2       	ldi	r24, 0x20	; 32
    13dc:	07 fd       	sbrc	r16, 7
    13de:	8d e2       	ldi	r24, 0x2D	; 45
    13e0:	b7 01       	movw	r22, r14
    13e2:	90 e0       	ldi	r25, 0x00	; 0
    13e4:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    13e8:	c1 16       	cp	r12, r17
    13ea:	38 f4       	brcc	.+14     	; 0x13fa <__stack+0x2fb>
    13ec:	b7 01       	movw	r22, r14
    13ee:	80 e3       	ldi	r24, 0x30	; 48
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    13f6:	11 50       	subi	r17, 0x01	; 1
    13f8:	f7 cf       	rjmp	.-18     	; 0x13e8 <__stack+0x2e9>
    13fa:	ca 94       	dec	r12
    13fc:	f3 01       	movw	r30, r6
    13fe:	ec 0d       	add	r30, r12
    1400:	f1 1d       	adc	r31, r1
    1402:	80 81       	ld	r24, Z
    1404:	b7 01       	movw	r22, r14
    1406:	90 e0       	ldi	r25, 0x00	; 0
    1408:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    140c:	c1 10       	cpse	r12, r1
    140e:	f5 cf       	rjmp	.-22     	; 0x13fa <__stack+0x2fb>
    1410:	15 c0       	rjmp	.+42     	; 0x143c <__stack+0x33d>
    1412:	f4 e0       	ldi	r31, 0x04	; 4
    1414:	f5 15       	cp	r31, r5
    1416:	60 f5       	brcc	.+88     	; 0x1470 <__stack+0x371>
    1418:	84 e0       	ldi	r24, 0x04	; 4
    141a:	58 1a       	sub	r5, r24
    141c:	93 fe       	sbrs	r9, 3
    141e:	1f c0       	rjmp	.+62     	; 0x145e <__stack+0x35f>
    1420:	01 11       	cpse	r16, r1
    1422:	27 c0       	rjmp	.+78     	; 0x1472 <__stack+0x373>
    1424:	2c 85       	ldd	r18, Y+12	; 0x0c
    1426:	23 ff       	sbrs	r18, 3
    1428:	2a c0       	rjmp	.+84     	; 0x147e <__stack+0x37f>
    142a:	0c e8       	ldi	r16, 0x8C	; 140
    142c:	10 e0       	ldi	r17, 0x00	; 0
    142e:	39 2d       	mov	r19, r9
    1430:	30 71       	andi	r19, 0x10	; 16
    1432:	93 2e       	mov	r9, r19
    1434:	f8 01       	movw	r30, r16
    1436:	84 91       	lpm	r24, Z
    1438:	81 11       	cpse	r24, r1
    143a:	24 c0       	rjmp	.+72     	; 0x1484 <__stack+0x385>
    143c:	55 20       	and	r5, r5
    143e:	09 f4       	brne	.+2      	; 0x1442 <__stack+0x343>
    1440:	e4 cc       	rjmp	.-1592   	; 0xe0a <vfprintf+0x58>
    1442:	b7 01       	movw	r22, r14
    1444:	80 e2       	ldi	r24, 0x20	; 32
    1446:	90 e0       	ldi	r25, 0x00	; 0
    1448:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    144c:	5a 94       	dec	r5
    144e:	f6 cf       	rjmp	.-20     	; 0x143c <__stack+0x33d>
    1450:	f7 01       	movw	r30, r14
    1452:	86 81       	ldd	r24, Z+6	; 0x06
    1454:	97 81       	ldd	r25, Z+7	; 0x07
    1456:	26 c0       	rjmp	.+76     	; 0x14a4 <__stack+0x3a5>
    1458:	8f ef       	ldi	r24, 0xFF	; 255
    145a:	9f ef       	ldi	r25, 0xFF	; 255
    145c:	23 c0       	rjmp	.+70     	; 0x14a4 <__stack+0x3a5>
    145e:	b7 01       	movw	r22, r14
    1460:	80 e2       	ldi	r24, 0x20	; 32
    1462:	90 e0       	ldi	r25, 0x00	; 0
    1464:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    1468:	5a 94       	dec	r5
    146a:	51 10       	cpse	r5, r1
    146c:	f8 cf       	rjmp	.-16     	; 0x145e <__stack+0x35f>
    146e:	d8 cf       	rjmp	.-80     	; 0x1420 <__stack+0x321>
    1470:	51 2c       	mov	r5, r1
    1472:	b7 01       	movw	r22, r14
    1474:	80 2f       	mov	r24, r16
    1476:	90 e0       	ldi	r25, 0x00	; 0
    1478:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    147c:	d3 cf       	rjmp	.-90     	; 0x1424 <__stack+0x325>
    147e:	00 e9       	ldi	r16, 0x90	; 144
    1480:	10 e0       	ldi	r17, 0x00	; 0
    1482:	d5 cf       	rjmp	.-86     	; 0x142e <__stack+0x32f>
    1484:	91 10       	cpse	r9, r1
    1486:	80 52       	subi	r24, 0x20	; 32
    1488:	b7 01       	movw	r22, r14
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <fputc>
    1490:	0f 5f       	subi	r16, 0xFF	; 255
    1492:	1f 4f       	sbci	r17, 0xFF	; 255
    1494:	cf cf       	rjmp	.-98     	; 0x1434 <__stack+0x335>
    1496:	23 e0       	ldi	r18, 0x03	; 3
    1498:	25 15       	cp	r18, r5
    149a:	10 f4       	brcc	.+4      	; 0x14a0 <__stack+0x3a1>
    149c:	83 e0       	ldi	r24, 0x03	; 3
    149e:	bd cf       	rjmp	.-134    	; 0x141a <__stack+0x31b>
    14a0:	51 2c       	mov	r5, r1
    14a2:	c0 cf       	rjmp	.-128    	; 0x1424 <__stack+0x325>
    14a4:	60 96       	adiw	r28, 0x10	; 16
    14a6:	e2 e1       	ldi	r30, 0x12	; 18
    14a8:	0c 94 d1 0a 	jmp	0x15a2	; 0x15a2 <__epilogue_restores__>

000014ac <__umoddi3>:
    14ac:	68 94       	set
    14ae:	01 c0       	rjmp	.+2      	; 0x14b2 <__udivdi3_umoddi3>

000014b0 <__udivdi3>:
    14b0:	e8 94       	clt

000014b2 <__udivdi3_umoddi3>:
    14b2:	8f 92       	push	r8
    14b4:	9f 92       	push	r9
    14b6:	cf 93       	push	r28
    14b8:	df 93       	push	r29
    14ba:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <__udivmod64>
    14be:	df 91       	pop	r29
    14c0:	cf 91       	pop	r28
    14c2:	9f 90       	pop	r9
    14c4:	8f 90       	pop	r8
    14c6:	08 95       	ret

000014c8 <__udivmod64>:
    14c8:	88 24       	eor	r8, r8
    14ca:	99 24       	eor	r9, r9
    14cc:	f4 01       	movw	r30, r8
    14ce:	e4 01       	movw	r28, r8
    14d0:	b0 e4       	ldi	r27, 0x40	; 64
    14d2:	9f 93       	push	r25
    14d4:	aa 27       	eor	r26, r26
    14d6:	9a 15       	cp	r25, r10
    14d8:	8b 04       	cpc	r8, r11
    14da:	9c 04       	cpc	r9, r12
    14dc:	ed 05       	cpc	r30, r13
    14de:	fe 05       	cpc	r31, r14
    14e0:	cf 05       	cpc	r28, r15
    14e2:	d0 07       	cpc	r29, r16
    14e4:	a1 07       	cpc	r26, r17
    14e6:	98 f4       	brcc	.+38     	; 0x150e <__udivmod64+0x46>
    14e8:	ad 2f       	mov	r26, r29
    14ea:	dc 2f       	mov	r29, r28
    14ec:	cf 2f       	mov	r28, r31
    14ee:	fe 2f       	mov	r31, r30
    14f0:	e9 2d       	mov	r30, r9
    14f2:	98 2c       	mov	r9, r8
    14f4:	89 2e       	mov	r8, r25
    14f6:	98 2f       	mov	r25, r24
    14f8:	87 2f       	mov	r24, r23
    14fa:	76 2f       	mov	r23, r22
    14fc:	65 2f       	mov	r22, r21
    14fe:	54 2f       	mov	r21, r20
    1500:	43 2f       	mov	r20, r19
    1502:	32 2f       	mov	r19, r18
    1504:	22 27       	eor	r18, r18
    1506:	b8 50       	subi	r27, 0x08	; 8
    1508:	31 f7       	brne	.-52     	; 0x14d6 <__udivmod64+0xe>
    150a:	bf 91       	pop	r27
    150c:	27 c0       	rjmp	.+78     	; 0x155c <__udivmod64+0x94>
    150e:	1b 2e       	mov	r1, r27
    1510:	bf 91       	pop	r27
    1512:	bb 27       	eor	r27, r27
    1514:	22 0f       	add	r18, r18
    1516:	33 1f       	adc	r19, r19
    1518:	44 1f       	adc	r20, r20
    151a:	55 1f       	adc	r21, r21
    151c:	66 1f       	adc	r22, r22
    151e:	77 1f       	adc	r23, r23
    1520:	88 1f       	adc	r24, r24
    1522:	99 1f       	adc	r25, r25
    1524:	88 1c       	adc	r8, r8
    1526:	99 1c       	adc	r9, r9
    1528:	ee 1f       	adc	r30, r30
    152a:	ff 1f       	adc	r31, r31
    152c:	cc 1f       	adc	r28, r28
    152e:	dd 1f       	adc	r29, r29
    1530:	aa 1f       	adc	r26, r26
    1532:	bb 1f       	adc	r27, r27
    1534:	8a 14       	cp	r8, r10
    1536:	9b 04       	cpc	r9, r11
    1538:	ec 05       	cpc	r30, r12
    153a:	fd 05       	cpc	r31, r13
    153c:	ce 05       	cpc	r28, r14
    153e:	df 05       	cpc	r29, r15
    1540:	a0 07       	cpc	r26, r16
    1542:	b1 07       	cpc	r27, r17
    1544:	48 f0       	brcs	.+18     	; 0x1558 <__udivmod64+0x90>
    1546:	8a 18       	sub	r8, r10
    1548:	9b 08       	sbc	r9, r11
    154a:	ec 09       	sbc	r30, r12
    154c:	fd 09       	sbc	r31, r13
    154e:	ce 09       	sbc	r28, r14
    1550:	df 09       	sbc	r29, r15
    1552:	a0 0b       	sbc	r26, r16
    1554:	b1 0b       	sbc	r27, r17
    1556:	21 60       	ori	r18, 0x01	; 1
    1558:	1a 94       	dec	r1
    155a:	e1 f6       	brne	.-72     	; 0x1514 <__udivmod64+0x4c>
    155c:	2e f4       	brtc	.+10     	; 0x1568 <__udivmod64+0xa0>
    155e:	94 01       	movw	r18, r8
    1560:	af 01       	movw	r20, r30
    1562:	be 01       	movw	r22, r28
    1564:	cd 01       	movw	r24, r26
    1566:	00 0c       	add	r0, r0
    1568:	08 95       	ret

0000156a <__prologue_saves__>:
    156a:	2f 92       	push	r2
    156c:	3f 92       	push	r3
    156e:	4f 92       	push	r4
    1570:	5f 92       	push	r5
    1572:	6f 92       	push	r6
    1574:	7f 92       	push	r7
    1576:	8f 92       	push	r8
    1578:	9f 92       	push	r9
    157a:	af 92       	push	r10
    157c:	bf 92       	push	r11
    157e:	cf 92       	push	r12
    1580:	df 92       	push	r13
    1582:	ef 92       	push	r14
    1584:	ff 92       	push	r15
    1586:	0f 93       	push	r16
    1588:	1f 93       	push	r17
    158a:	cf 93       	push	r28
    158c:	df 93       	push	r29
    158e:	cd b7       	in	r28, 0x3d	; 61
    1590:	de b7       	in	r29, 0x3e	; 62
    1592:	ca 1b       	sub	r28, r26
    1594:	db 0b       	sbc	r29, r27
    1596:	0f b6       	in	r0, 0x3f	; 63
    1598:	f8 94       	cli
    159a:	de bf       	out	0x3e, r29	; 62
    159c:	0f be       	out	0x3f, r0	; 63
    159e:	cd bf       	out	0x3d, r28	; 61
    15a0:	09 94       	ijmp

000015a2 <__epilogue_restores__>:
    15a2:	2a 88       	ldd	r2, Y+18	; 0x12
    15a4:	39 88       	ldd	r3, Y+17	; 0x11
    15a6:	48 88       	ldd	r4, Y+16	; 0x10
    15a8:	5f 84       	ldd	r5, Y+15	; 0x0f
    15aa:	6e 84       	ldd	r6, Y+14	; 0x0e
    15ac:	7d 84       	ldd	r7, Y+13	; 0x0d
    15ae:	8c 84       	ldd	r8, Y+12	; 0x0c
    15b0:	9b 84       	ldd	r9, Y+11	; 0x0b
    15b2:	aa 84       	ldd	r10, Y+10	; 0x0a
    15b4:	b9 84       	ldd	r11, Y+9	; 0x09
    15b6:	c8 84       	ldd	r12, Y+8	; 0x08
    15b8:	df 80       	ldd	r13, Y+7	; 0x07
    15ba:	ee 80       	ldd	r14, Y+6	; 0x06
    15bc:	fd 80       	ldd	r15, Y+5	; 0x05
    15be:	0c 81       	ldd	r16, Y+4	; 0x04
    15c0:	1b 81       	ldd	r17, Y+3	; 0x03
    15c2:	aa 81       	ldd	r26, Y+2	; 0x02
    15c4:	b9 81       	ldd	r27, Y+1	; 0x01
    15c6:	ce 0f       	add	r28, r30
    15c8:	d1 1d       	adc	r29, r1
    15ca:	0f b6       	in	r0, 0x3f	; 63
    15cc:	f8 94       	cli
    15ce:	de bf       	out	0x3e, r29	; 62
    15d0:	0f be       	out	0x3f, r0	; 63
    15d2:	cd bf       	out	0x3d, r28	; 61
    15d4:	ed 01       	movw	r28, r26
    15d6:	08 95       	ret

000015d8 <__adddi3>:
    15d8:	2a 0d       	add	r18, r10
    15da:	3b 1d       	adc	r19, r11
    15dc:	4c 1d       	adc	r20, r12
    15de:	5d 1d       	adc	r21, r13
    15e0:	6e 1d       	adc	r22, r14
    15e2:	7f 1d       	adc	r23, r15
    15e4:	80 1f       	adc	r24, r16
    15e6:	91 1f       	adc	r25, r17
    15e8:	08 95       	ret

000015ea <malloc>:
    15ea:	0f 93       	push	r16
    15ec:	1f 93       	push	r17
    15ee:	cf 93       	push	r28
    15f0:	df 93       	push	r29
    15f2:	82 30       	cpi	r24, 0x02	; 2
    15f4:	91 05       	cpc	r25, r1
    15f6:	10 f4       	brcc	.+4      	; 0x15fc <malloc+0x12>
    15f8:	82 e0       	ldi	r24, 0x02	; 2
    15fa:	90 e0       	ldi	r25, 0x00	; 0
    15fc:	e0 91 cd 02 	lds	r30, 0x02CD	; 0x8002cd <__flp>
    1600:	f0 91 ce 02 	lds	r31, 0x02CE	; 0x8002ce <__flp+0x1>
    1604:	20 e0       	ldi	r18, 0x00	; 0
    1606:	30 e0       	ldi	r19, 0x00	; 0
    1608:	a0 e0       	ldi	r26, 0x00	; 0
    160a:	b0 e0       	ldi	r27, 0x00	; 0
    160c:	30 97       	sbiw	r30, 0x00	; 0
    160e:	19 f1       	breq	.+70     	; 0x1656 <malloc+0x6c>
    1610:	40 81       	ld	r20, Z
    1612:	51 81       	ldd	r21, Z+1	; 0x01
    1614:	02 81       	ldd	r16, Z+2	; 0x02
    1616:	13 81       	ldd	r17, Z+3	; 0x03
    1618:	48 17       	cp	r20, r24
    161a:	59 07       	cpc	r21, r25
    161c:	c8 f0       	brcs	.+50     	; 0x1650 <malloc+0x66>
    161e:	84 17       	cp	r24, r20
    1620:	95 07       	cpc	r25, r21
    1622:	69 f4       	brne	.+26     	; 0x163e <malloc+0x54>
    1624:	10 97       	sbiw	r26, 0x00	; 0
    1626:	31 f0       	breq	.+12     	; 0x1634 <malloc+0x4a>
    1628:	12 96       	adiw	r26, 0x02	; 2
    162a:	0c 93       	st	X, r16
    162c:	12 97       	sbiw	r26, 0x02	; 2
    162e:	13 96       	adiw	r26, 0x03	; 3
    1630:	1c 93       	st	X, r17
    1632:	27 c0       	rjmp	.+78     	; 0x1682 <malloc+0x98>
    1634:	00 93 cd 02 	sts	0x02CD, r16	; 0x8002cd <__flp>
    1638:	10 93 ce 02 	sts	0x02CE, r17	; 0x8002ce <__flp+0x1>
    163c:	22 c0       	rjmp	.+68     	; 0x1682 <malloc+0x98>
    163e:	21 15       	cp	r18, r1
    1640:	31 05       	cpc	r19, r1
    1642:	19 f0       	breq	.+6      	; 0x164a <malloc+0x60>
    1644:	42 17       	cp	r20, r18
    1646:	53 07       	cpc	r21, r19
    1648:	18 f4       	brcc	.+6      	; 0x1650 <malloc+0x66>
    164a:	9a 01       	movw	r18, r20
    164c:	bd 01       	movw	r22, r26
    164e:	ef 01       	movw	r28, r30
    1650:	df 01       	movw	r26, r30
    1652:	f8 01       	movw	r30, r16
    1654:	db cf       	rjmp	.-74     	; 0x160c <malloc+0x22>
    1656:	21 15       	cp	r18, r1
    1658:	31 05       	cpc	r19, r1
    165a:	f9 f0       	breq	.+62     	; 0x169a <malloc+0xb0>
    165c:	28 1b       	sub	r18, r24
    165e:	39 0b       	sbc	r19, r25
    1660:	24 30       	cpi	r18, 0x04	; 4
    1662:	31 05       	cpc	r19, r1
    1664:	80 f4       	brcc	.+32     	; 0x1686 <malloc+0x9c>
    1666:	8a 81       	ldd	r24, Y+2	; 0x02
    1668:	9b 81       	ldd	r25, Y+3	; 0x03
    166a:	61 15       	cp	r22, r1
    166c:	71 05       	cpc	r23, r1
    166e:	21 f0       	breq	.+8      	; 0x1678 <malloc+0x8e>
    1670:	fb 01       	movw	r30, r22
    1672:	93 83       	std	Z+3, r25	; 0x03
    1674:	82 83       	std	Z+2, r24	; 0x02
    1676:	04 c0       	rjmp	.+8      	; 0x1680 <malloc+0x96>
    1678:	90 93 ce 02 	sts	0x02CE, r25	; 0x8002ce <__flp+0x1>
    167c:	80 93 cd 02 	sts	0x02CD, r24	; 0x8002cd <__flp>
    1680:	fe 01       	movw	r30, r28
    1682:	32 96       	adiw	r30, 0x02	; 2
    1684:	44 c0       	rjmp	.+136    	; 0x170e <malloc+0x124>
    1686:	fe 01       	movw	r30, r28
    1688:	e2 0f       	add	r30, r18
    168a:	f3 1f       	adc	r31, r19
    168c:	81 93       	st	Z+, r24
    168e:	91 93       	st	Z+, r25
    1690:	22 50       	subi	r18, 0x02	; 2
    1692:	31 09       	sbc	r19, r1
    1694:	39 83       	std	Y+1, r19	; 0x01
    1696:	28 83       	st	Y, r18
    1698:	3a c0       	rjmp	.+116    	; 0x170e <malloc+0x124>
    169a:	20 91 cb 02 	lds	r18, 0x02CB	; 0x8002cb <__brkval>
    169e:	30 91 cc 02 	lds	r19, 0x02CC	; 0x8002cc <__brkval+0x1>
    16a2:	23 2b       	or	r18, r19
    16a4:	41 f4       	brne	.+16     	; 0x16b6 <malloc+0xcc>
    16a6:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    16aa:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    16ae:	30 93 cc 02 	sts	0x02CC, r19	; 0x8002cc <__brkval+0x1>
    16b2:	20 93 cb 02 	sts	0x02CB, r18	; 0x8002cb <__brkval>
    16b6:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
    16ba:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    16be:	21 15       	cp	r18, r1
    16c0:	31 05       	cpc	r19, r1
    16c2:	41 f4       	brne	.+16     	; 0x16d4 <malloc+0xea>
    16c4:	2d b7       	in	r18, 0x3d	; 61
    16c6:	3e b7       	in	r19, 0x3e	; 62
    16c8:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    16cc:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    16d0:	24 1b       	sub	r18, r20
    16d2:	35 0b       	sbc	r19, r21
    16d4:	e0 91 cb 02 	lds	r30, 0x02CB	; 0x8002cb <__brkval>
    16d8:	f0 91 cc 02 	lds	r31, 0x02CC	; 0x8002cc <__brkval+0x1>
    16dc:	e2 17       	cp	r30, r18
    16de:	f3 07       	cpc	r31, r19
    16e0:	a0 f4       	brcc	.+40     	; 0x170a <malloc+0x120>
    16e2:	2e 1b       	sub	r18, r30
    16e4:	3f 0b       	sbc	r19, r31
    16e6:	28 17       	cp	r18, r24
    16e8:	39 07       	cpc	r19, r25
    16ea:	78 f0       	brcs	.+30     	; 0x170a <malloc+0x120>
    16ec:	ac 01       	movw	r20, r24
    16ee:	4e 5f       	subi	r20, 0xFE	; 254
    16f0:	5f 4f       	sbci	r21, 0xFF	; 255
    16f2:	24 17       	cp	r18, r20
    16f4:	35 07       	cpc	r19, r21
    16f6:	48 f0       	brcs	.+18     	; 0x170a <malloc+0x120>
    16f8:	4e 0f       	add	r20, r30
    16fa:	5f 1f       	adc	r21, r31
    16fc:	50 93 cc 02 	sts	0x02CC, r21	; 0x8002cc <__brkval+0x1>
    1700:	40 93 cb 02 	sts	0x02CB, r20	; 0x8002cb <__brkval>
    1704:	81 93       	st	Z+, r24
    1706:	91 93       	st	Z+, r25
    1708:	02 c0       	rjmp	.+4      	; 0x170e <malloc+0x124>
    170a:	e0 e0       	ldi	r30, 0x00	; 0
    170c:	f0 e0       	ldi	r31, 0x00	; 0
    170e:	cf 01       	movw	r24, r30
    1710:	df 91       	pop	r29
    1712:	cf 91       	pop	r28
    1714:	1f 91       	pop	r17
    1716:	0f 91       	pop	r16
    1718:	08 95       	ret

0000171a <free>:
    171a:	cf 93       	push	r28
    171c:	df 93       	push	r29
    171e:	00 97       	sbiw	r24, 0x00	; 0
    1720:	09 f4       	brne	.+2      	; 0x1724 <free+0xa>
    1722:	81 c0       	rjmp	.+258    	; 0x1826 <free+0x10c>
    1724:	fc 01       	movw	r30, r24
    1726:	32 97       	sbiw	r30, 0x02	; 2
    1728:	13 82       	std	Z+3, r1	; 0x03
    172a:	12 82       	std	Z+2, r1	; 0x02
    172c:	a0 91 cd 02 	lds	r26, 0x02CD	; 0x8002cd <__flp>
    1730:	b0 91 ce 02 	lds	r27, 0x02CE	; 0x8002ce <__flp+0x1>
    1734:	10 97       	sbiw	r26, 0x00	; 0
    1736:	81 f4       	brne	.+32     	; 0x1758 <free+0x3e>
    1738:	20 81       	ld	r18, Z
    173a:	31 81       	ldd	r19, Z+1	; 0x01
    173c:	82 0f       	add	r24, r18
    173e:	93 1f       	adc	r25, r19
    1740:	20 91 cb 02 	lds	r18, 0x02CB	; 0x8002cb <__brkval>
    1744:	30 91 cc 02 	lds	r19, 0x02CC	; 0x8002cc <__brkval+0x1>
    1748:	28 17       	cp	r18, r24
    174a:	39 07       	cpc	r19, r25
    174c:	51 f5       	brne	.+84     	; 0x17a2 <free+0x88>
    174e:	f0 93 cc 02 	sts	0x02CC, r31	; 0x8002cc <__brkval+0x1>
    1752:	e0 93 cb 02 	sts	0x02CB, r30	; 0x8002cb <__brkval>
    1756:	67 c0       	rjmp	.+206    	; 0x1826 <free+0x10c>
    1758:	ed 01       	movw	r28, r26
    175a:	20 e0       	ldi	r18, 0x00	; 0
    175c:	30 e0       	ldi	r19, 0x00	; 0
    175e:	ce 17       	cp	r28, r30
    1760:	df 07       	cpc	r29, r31
    1762:	40 f4       	brcc	.+16     	; 0x1774 <free+0x5a>
    1764:	4a 81       	ldd	r20, Y+2	; 0x02
    1766:	5b 81       	ldd	r21, Y+3	; 0x03
    1768:	9e 01       	movw	r18, r28
    176a:	41 15       	cp	r20, r1
    176c:	51 05       	cpc	r21, r1
    176e:	f1 f0       	breq	.+60     	; 0x17ac <free+0x92>
    1770:	ea 01       	movw	r28, r20
    1772:	f5 cf       	rjmp	.-22     	; 0x175e <free+0x44>
    1774:	d3 83       	std	Z+3, r29	; 0x03
    1776:	c2 83       	std	Z+2, r28	; 0x02
    1778:	40 81       	ld	r20, Z
    177a:	51 81       	ldd	r21, Z+1	; 0x01
    177c:	84 0f       	add	r24, r20
    177e:	95 1f       	adc	r25, r21
    1780:	c8 17       	cp	r28, r24
    1782:	d9 07       	cpc	r29, r25
    1784:	59 f4       	brne	.+22     	; 0x179c <free+0x82>
    1786:	88 81       	ld	r24, Y
    1788:	99 81       	ldd	r25, Y+1	; 0x01
    178a:	84 0f       	add	r24, r20
    178c:	95 1f       	adc	r25, r21
    178e:	02 96       	adiw	r24, 0x02	; 2
    1790:	91 83       	std	Z+1, r25	; 0x01
    1792:	80 83       	st	Z, r24
    1794:	8a 81       	ldd	r24, Y+2	; 0x02
    1796:	9b 81       	ldd	r25, Y+3	; 0x03
    1798:	93 83       	std	Z+3, r25	; 0x03
    179a:	82 83       	std	Z+2, r24	; 0x02
    179c:	21 15       	cp	r18, r1
    179e:	31 05       	cpc	r19, r1
    17a0:	29 f4       	brne	.+10     	; 0x17ac <free+0x92>
    17a2:	f0 93 ce 02 	sts	0x02CE, r31	; 0x8002ce <__flp+0x1>
    17a6:	e0 93 cd 02 	sts	0x02CD, r30	; 0x8002cd <__flp>
    17aa:	3d c0       	rjmp	.+122    	; 0x1826 <free+0x10c>
    17ac:	e9 01       	movw	r28, r18
    17ae:	fb 83       	std	Y+3, r31	; 0x03
    17b0:	ea 83       	std	Y+2, r30	; 0x02
    17b2:	49 91       	ld	r20, Y+
    17b4:	59 91       	ld	r21, Y+
    17b6:	c4 0f       	add	r28, r20
    17b8:	d5 1f       	adc	r29, r21
    17ba:	ec 17       	cp	r30, r28
    17bc:	fd 07       	cpc	r31, r29
    17be:	61 f4       	brne	.+24     	; 0x17d8 <free+0xbe>
    17c0:	80 81       	ld	r24, Z
    17c2:	91 81       	ldd	r25, Z+1	; 0x01
    17c4:	84 0f       	add	r24, r20
    17c6:	95 1f       	adc	r25, r21
    17c8:	02 96       	adiw	r24, 0x02	; 2
    17ca:	e9 01       	movw	r28, r18
    17cc:	99 83       	std	Y+1, r25	; 0x01
    17ce:	88 83       	st	Y, r24
    17d0:	82 81       	ldd	r24, Z+2	; 0x02
    17d2:	93 81       	ldd	r25, Z+3	; 0x03
    17d4:	9b 83       	std	Y+3, r25	; 0x03
    17d6:	8a 83       	std	Y+2, r24	; 0x02
    17d8:	e0 e0       	ldi	r30, 0x00	; 0
    17da:	f0 e0       	ldi	r31, 0x00	; 0
    17dc:	12 96       	adiw	r26, 0x02	; 2
    17de:	8d 91       	ld	r24, X+
    17e0:	9c 91       	ld	r25, X
    17e2:	13 97       	sbiw	r26, 0x03	; 3
    17e4:	00 97       	sbiw	r24, 0x00	; 0
    17e6:	19 f0       	breq	.+6      	; 0x17ee <free+0xd4>
    17e8:	fd 01       	movw	r30, r26
    17ea:	dc 01       	movw	r26, r24
    17ec:	f7 cf       	rjmp	.-18     	; 0x17dc <free+0xc2>
    17ee:	8d 91       	ld	r24, X+
    17f0:	9c 91       	ld	r25, X
    17f2:	11 97       	sbiw	r26, 0x01	; 1
    17f4:	9d 01       	movw	r18, r26
    17f6:	2e 5f       	subi	r18, 0xFE	; 254
    17f8:	3f 4f       	sbci	r19, 0xFF	; 255
    17fa:	82 0f       	add	r24, r18
    17fc:	93 1f       	adc	r25, r19
    17fe:	20 91 cb 02 	lds	r18, 0x02CB	; 0x8002cb <__brkval>
    1802:	30 91 cc 02 	lds	r19, 0x02CC	; 0x8002cc <__brkval+0x1>
    1806:	28 17       	cp	r18, r24
    1808:	39 07       	cpc	r19, r25
    180a:	69 f4       	brne	.+26     	; 0x1826 <free+0x10c>
    180c:	30 97       	sbiw	r30, 0x00	; 0
    180e:	29 f4       	brne	.+10     	; 0x181a <free+0x100>
    1810:	10 92 ce 02 	sts	0x02CE, r1	; 0x8002ce <__flp+0x1>
    1814:	10 92 cd 02 	sts	0x02CD, r1	; 0x8002cd <__flp>
    1818:	02 c0       	rjmp	.+4      	; 0x181e <free+0x104>
    181a:	13 82       	std	Z+3, r1	; 0x03
    181c:	12 82       	std	Z+2, r1	; 0x02
    181e:	b0 93 cc 02 	sts	0x02CC, r27	; 0x8002cc <__brkval+0x1>
    1822:	a0 93 cb 02 	sts	0x02CB, r26	; 0x8002cb <__brkval>
    1826:	df 91       	pop	r29
    1828:	cf 91       	pop	r28
    182a:	08 95       	ret

0000182c <__ftoa_engine>:
    182c:	28 30       	cpi	r18, 0x08	; 8
    182e:	08 f0       	brcs	.+2      	; 0x1832 <__ftoa_engine+0x6>
    1830:	27 e0       	ldi	r18, 0x07	; 7
    1832:	33 27       	eor	r19, r19
    1834:	da 01       	movw	r26, r20
    1836:	99 0f       	add	r25, r25
    1838:	31 1d       	adc	r19, r1
    183a:	87 fd       	sbrc	r24, 7
    183c:	91 60       	ori	r25, 0x01	; 1
    183e:	00 96       	adiw	r24, 0x00	; 0
    1840:	61 05       	cpc	r22, r1
    1842:	71 05       	cpc	r23, r1
    1844:	39 f4       	brne	.+14     	; 0x1854 <__ftoa_engine+0x28>
    1846:	32 60       	ori	r19, 0x02	; 2
    1848:	2e 5f       	subi	r18, 0xFE	; 254
    184a:	3d 93       	st	X+, r19
    184c:	30 e3       	ldi	r19, 0x30	; 48
    184e:	2a 95       	dec	r18
    1850:	e1 f7       	brne	.-8      	; 0x184a <__ftoa_engine+0x1e>
    1852:	08 95       	ret
    1854:	9f 3f       	cpi	r25, 0xFF	; 255
    1856:	30 f0       	brcs	.+12     	; 0x1864 <__ftoa_engine+0x38>
    1858:	80 38       	cpi	r24, 0x80	; 128
    185a:	71 05       	cpc	r23, r1
    185c:	61 05       	cpc	r22, r1
    185e:	09 f0       	breq	.+2      	; 0x1862 <__ftoa_engine+0x36>
    1860:	3c 5f       	subi	r19, 0xFC	; 252
    1862:	3c 5f       	subi	r19, 0xFC	; 252
    1864:	3d 93       	st	X+, r19
    1866:	91 30       	cpi	r25, 0x01	; 1
    1868:	08 f0       	brcs	.+2      	; 0x186c <__ftoa_engine+0x40>
    186a:	80 68       	ori	r24, 0x80	; 128
    186c:	91 1d       	adc	r25, r1
    186e:	df 93       	push	r29
    1870:	cf 93       	push	r28
    1872:	1f 93       	push	r17
    1874:	0f 93       	push	r16
    1876:	ff 92       	push	r15
    1878:	ef 92       	push	r14
    187a:	19 2f       	mov	r17, r25
    187c:	98 7f       	andi	r25, 0xF8	; 248
    187e:	96 95       	lsr	r25
    1880:	e9 2f       	mov	r30, r25
    1882:	96 95       	lsr	r25
    1884:	96 95       	lsr	r25
    1886:	e9 0f       	add	r30, r25
    1888:	ff 27       	eor	r31, r31
    188a:	e2 51       	subi	r30, 0x12	; 18
    188c:	ff 4f       	sbci	r31, 0xFF	; 255
    188e:	99 27       	eor	r25, r25
    1890:	33 27       	eor	r19, r19
    1892:	ee 24       	eor	r14, r14
    1894:	ff 24       	eor	r15, r15
    1896:	a7 01       	movw	r20, r14
    1898:	e7 01       	movw	r28, r14
    189a:	05 90       	lpm	r0, Z+
    189c:	08 94       	sec
    189e:	07 94       	ror	r0
    18a0:	28 f4       	brcc	.+10     	; 0x18ac <__ftoa_engine+0x80>
    18a2:	36 0f       	add	r19, r22
    18a4:	e7 1e       	adc	r14, r23
    18a6:	f8 1e       	adc	r15, r24
    18a8:	49 1f       	adc	r20, r25
    18aa:	51 1d       	adc	r21, r1
    18ac:	66 0f       	add	r22, r22
    18ae:	77 1f       	adc	r23, r23
    18b0:	88 1f       	adc	r24, r24
    18b2:	99 1f       	adc	r25, r25
    18b4:	06 94       	lsr	r0
    18b6:	a1 f7       	brne	.-24     	; 0x18a0 <__ftoa_engine+0x74>
    18b8:	05 90       	lpm	r0, Z+
    18ba:	07 94       	ror	r0
    18bc:	28 f4       	brcc	.+10     	; 0x18c8 <__ftoa_engine+0x9c>
    18be:	e7 0e       	add	r14, r23
    18c0:	f8 1e       	adc	r15, r24
    18c2:	49 1f       	adc	r20, r25
    18c4:	56 1f       	adc	r21, r22
    18c6:	c1 1d       	adc	r28, r1
    18c8:	77 0f       	add	r23, r23
    18ca:	88 1f       	adc	r24, r24
    18cc:	99 1f       	adc	r25, r25
    18ce:	66 1f       	adc	r22, r22
    18d0:	06 94       	lsr	r0
    18d2:	a1 f7       	brne	.-24     	; 0x18bc <__ftoa_engine+0x90>
    18d4:	05 90       	lpm	r0, Z+
    18d6:	07 94       	ror	r0
    18d8:	28 f4       	brcc	.+10     	; 0x18e4 <__ftoa_engine+0xb8>
    18da:	f8 0e       	add	r15, r24
    18dc:	49 1f       	adc	r20, r25
    18de:	56 1f       	adc	r21, r22
    18e0:	c7 1f       	adc	r28, r23
    18e2:	d1 1d       	adc	r29, r1
    18e4:	88 0f       	add	r24, r24
    18e6:	99 1f       	adc	r25, r25
    18e8:	66 1f       	adc	r22, r22
    18ea:	77 1f       	adc	r23, r23
    18ec:	06 94       	lsr	r0
    18ee:	a1 f7       	brne	.-24     	; 0x18d8 <__ftoa_engine+0xac>
    18f0:	05 90       	lpm	r0, Z+
    18f2:	07 94       	ror	r0
    18f4:	20 f4       	brcc	.+8      	; 0x18fe <__ftoa_engine+0xd2>
    18f6:	49 0f       	add	r20, r25
    18f8:	56 1f       	adc	r21, r22
    18fa:	c7 1f       	adc	r28, r23
    18fc:	d8 1f       	adc	r29, r24
    18fe:	99 0f       	add	r25, r25
    1900:	66 1f       	adc	r22, r22
    1902:	77 1f       	adc	r23, r23
    1904:	88 1f       	adc	r24, r24
    1906:	06 94       	lsr	r0
    1908:	a9 f7       	brne	.-22     	; 0x18f4 <__ftoa_engine+0xc8>
    190a:	84 91       	lpm	r24, Z
    190c:	10 95       	com	r17
    190e:	17 70       	andi	r17, 0x07	; 7
    1910:	41 f0       	breq	.+16     	; 0x1922 <__ftoa_engine+0xf6>
    1912:	d6 95       	lsr	r29
    1914:	c7 95       	ror	r28
    1916:	57 95       	ror	r21
    1918:	47 95       	ror	r20
    191a:	f7 94       	ror	r15
    191c:	e7 94       	ror	r14
    191e:	1a 95       	dec	r17
    1920:	c1 f7       	brne	.-16     	; 0x1912 <__ftoa_engine+0xe6>
    1922:	e4 e9       	ldi	r30, 0x94	; 148
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	68 94       	set
    1928:	15 90       	lpm	r1, Z+
    192a:	15 91       	lpm	r17, Z+
    192c:	35 91       	lpm	r19, Z+
    192e:	65 91       	lpm	r22, Z+
    1930:	95 91       	lpm	r25, Z+
    1932:	05 90       	lpm	r0, Z+
    1934:	7f e2       	ldi	r23, 0x2F	; 47
    1936:	73 95       	inc	r23
    1938:	e1 18       	sub	r14, r1
    193a:	f1 0a       	sbc	r15, r17
    193c:	43 0b       	sbc	r20, r19
    193e:	56 0b       	sbc	r21, r22
    1940:	c9 0b       	sbc	r28, r25
    1942:	d0 09       	sbc	r29, r0
    1944:	c0 f7       	brcc	.-16     	; 0x1936 <__ftoa_engine+0x10a>
    1946:	e1 0c       	add	r14, r1
    1948:	f1 1e       	adc	r15, r17
    194a:	43 1f       	adc	r20, r19
    194c:	56 1f       	adc	r21, r22
    194e:	c9 1f       	adc	r28, r25
    1950:	d0 1d       	adc	r29, r0
    1952:	7e f4       	brtc	.+30     	; 0x1972 <__ftoa_engine+0x146>
    1954:	70 33       	cpi	r23, 0x30	; 48
    1956:	11 f4       	brne	.+4      	; 0x195c <__ftoa_engine+0x130>
    1958:	8a 95       	dec	r24
    195a:	e6 cf       	rjmp	.-52     	; 0x1928 <__ftoa_engine+0xfc>
    195c:	e8 94       	clt
    195e:	01 50       	subi	r16, 0x01	; 1
    1960:	30 f0       	brcs	.+12     	; 0x196e <__ftoa_engine+0x142>
    1962:	08 0f       	add	r16, r24
    1964:	0a f4       	brpl	.+2      	; 0x1968 <__ftoa_engine+0x13c>
    1966:	00 27       	eor	r16, r16
    1968:	02 17       	cp	r16, r18
    196a:	08 f4       	brcc	.+2      	; 0x196e <__ftoa_engine+0x142>
    196c:	20 2f       	mov	r18, r16
    196e:	23 95       	inc	r18
    1970:	02 2f       	mov	r16, r18
    1972:	7a 33       	cpi	r23, 0x3A	; 58
    1974:	28 f0       	brcs	.+10     	; 0x1980 <__ftoa_engine+0x154>
    1976:	79 e3       	ldi	r23, 0x39	; 57
    1978:	7d 93       	st	X+, r23
    197a:	2a 95       	dec	r18
    197c:	e9 f7       	brne	.-6      	; 0x1978 <__ftoa_engine+0x14c>
    197e:	10 c0       	rjmp	.+32     	; 0x19a0 <__ftoa_engine+0x174>
    1980:	7d 93       	st	X+, r23
    1982:	2a 95       	dec	r18
    1984:	89 f6       	brne	.-94     	; 0x1928 <__ftoa_engine+0xfc>
    1986:	06 94       	lsr	r0
    1988:	97 95       	ror	r25
    198a:	67 95       	ror	r22
    198c:	37 95       	ror	r19
    198e:	17 95       	ror	r17
    1990:	17 94       	ror	r1
    1992:	e1 18       	sub	r14, r1
    1994:	f1 0a       	sbc	r15, r17
    1996:	43 0b       	sbc	r20, r19
    1998:	56 0b       	sbc	r21, r22
    199a:	c9 0b       	sbc	r28, r25
    199c:	d0 09       	sbc	r29, r0
    199e:	98 f0       	brcs	.+38     	; 0x19c6 <__ftoa_engine+0x19a>
    19a0:	23 95       	inc	r18
    19a2:	7e 91       	ld	r23, -X
    19a4:	73 95       	inc	r23
    19a6:	7a 33       	cpi	r23, 0x3A	; 58
    19a8:	08 f0       	brcs	.+2      	; 0x19ac <__ftoa_engine+0x180>
    19aa:	70 e3       	ldi	r23, 0x30	; 48
    19ac:	7c 93       	st	X, r23
    19ae:	20 13       	cpse	r18, r16
    19b0:	b8 f7       	brcc	.-18     	; 0x19a0 <__ftoa_engine+0x174>
    19b2:	7e 91       	ld	r23, -X
    19b4:	70 61       	ori	r23, 0x10	; 16
    19b6:	7d 93       	st	X+, r23
    19b8:	30 f0       	brcs	.+12     	; 0x19c6 <__ftoa_engine+0x19a>
    19ba:	83 95       	inc	r24
    19bc:	71 e3       	ldi	r23, 0x31	; 49
    19be:	7d 93       	st	X+, r23
    19c0:	70 e3       	ldi	r23, 0x30	; 48
    19c2:	2a 95       	dec	r18
    19c4:	e1 f7       	brne	.-8      	; 0x19be <__ftoa_engine+0x192>
    19c6:	11 24       	eor	r1, r1
    19c8:	ef 90       	pop	r14
    19ca:	ff 90       	pop	r15
    19cc:	0f 91       	pop	r16
    19ce:	1f 91       	pop	r17
    19d0:	cf 91       	pop	r28
    19d2:	df 91       	pop	r29
    19d4:	99 27       	eor	r25, r25
    19d6:	87 fd       	sbrc	r24, 7
    19d8:	90 95       	com	r25
    19da:	08 95       	ret

000019dc <strnlen_P>:
    19dc:	fc 01       	movw	r30, r24
    19de:	05 90       	lpm	r0, Z+
    19e0:	61 50       	subi	r22, 0x01	; 1
    19e2:	70 40       	sbci	r23, 0x00	; 0
    19e4:	01 10       	cpse	r0, r1
    19e6:	d8 f7       	brcc	.-10     	; 0x19de <strnlen_P+0x2>
    19e8:	80 95       	com	r24
    19ea:	90 95       	com	r25
    19ec:	8e 0f       	add	r24, r30
    19ee:	9f 1f       	adc	r25, r31
    19f0:	08 95       	ret

000019f2 <strtok>:
    19f2:	46 ea       	ldi	r20, 0xA6	; 166
    19f4:	51 e0       	ldi	r21, 0x01	; 1
    19f6:	0e 94 1e 0d 	call	0x1a3c	; 0x1a3c <strtok_r>
    19fa:	08 95       	ret

000019fc <strcpy>:
    19fc:	fb 01       	movw	r30, r22
    19fe:	dc 01       	movw	r26, r24
    1a00:	01 90       	ld	r0, Z+
    1a02:	0d 92       	st	X+, r0
    1a04:	00 20       	and	r0, r0
    1a06:	e1 f7       	brne	.-8      	; 0x1a00 <strcpy+0x4>
    1a08:	08 95       	ret

00001a0a <strncmp>:
    1a0a:	fb 01       	movw	r30, r22
    1a0c:	dc 01       	movw	r26, r24
    1a0e:	41 50       	subi	r20, 0x01	; 1
    1a10:	50 40       	sbci	r21, 0x00	; 0
    1a12:	30 f0       	brcs	.+12     	; 0x1a20 <strncmp+0x16>
    1a14:	8d 91       	ld	r24, X+
    1a16:	01 90       	ld	r0, Z+
    1a18:	80 19       	sub	r24, r0
    1a1a:	19 f4       	brne	.+6      	; 0x1a22 <strncmp+0x18>
    1a1c:	00 20       	and	r0, r0
    1a1e:	b9 f7       	brne	.-18     	; 0x1a0e <strncmp+0x4>
    1a20:	88 1b       	sub	r24, r24
    1a22:	99 0b       	sbc	r25, r25
    1a24:	08 95       	ret

00001a26 <strnlen>:
    1a26:	fc 01       	movw	r30, r24
    1a28:	61 50       	subi	r22, 0x01	; 1
    1a2a:	70 40       	sbci	r23, 0x00	; 0
    1a2c:	01 90       	ld	r0, Z+
    1a2e:	01 10       	cpse	r0, r1
    1a30:	d8 f7       	brcc	.-10     	; 0x1a28 <strnlen+0x2>
    1a32:	80 95       	com	r24
    1a34:	90 95       	com	r25
    1a36:	8e 0f       	add	r24, r30
    1a38:	9f 1f       	adc	r25, r31
    1a3a:	08 95       	ret

00001a3c <strtok_r>:
    1a3c:	fa 01       	movw	r30, r20
    1a3e:	a1 91       	ld	r26, Z+
    1a40:	b0 81       	ld	r27, Z
    1a42:	00 97       	sbiw	r24, 0x00	; 0
    1a44:	19 f4       	brne	.+6      	; 0x1a4c <strtok_r+0x10>
    1a46:	10 97       	sbiw	r26, 0x00	; 0
    1a48:	e1 f0       	breq	.+56     	; 0x1a82 <strtok_r+0x46>
    1a4a:	cd 01       	movw	r24, r26
    1a4c:	dc 01       	movw	r26, r24
    1a4e:	cd 01       	movw	r24, r26
    1a50:	0d 90       	ld	r0, X+
    1a52:	00 20       	and	r0, r0
    1a54:	11 f4       	brne	.+4      	; 0x1a5a <strtok_r+0x1e>
    1a56:	c0 01       	movw	r24, r0
    1a58:	13 c0       	rjmp	.+38     	; 0x1a80 <strtok_r+0x44>
    1a5a:	fb 01       	movw	r30, r22
    1a5c:	21 91       	ld	r18, Z+
    1a5e:	22 23       	and	r18, r18
    1a60:	19 f0       	breq	.+6      	; 0x1a68 <strtok_r+0x2c>
    1a62:	20 15       	cp	r18, r0
    1a64:	d9 f7       	brne	.-10     	; 0x1a5c <strtok_r+0x20>
    1a66:	f3 cf       	rjmp	.-26     	; 0x1a4e <strtok_r+0x12>
    1a68:	fb 01       	movw	r30, r22
    1a6a:	21 91       	ld	r18, Z+
    1a6c:	20 15       	cp	r18, r0
    1a6e:	19 f4       	brne	.+6      	; 0x1a76 <strtok_r+0x3a>
    1a70:	1e 92       	st	-X, r1
    1a72:	11 96       	adiw	r26, 0x01	; 1
    1a74:	06 c0       	rjmp	.+12     	; 0x1a82 <strtok_r+0x46>
    1a76:	22 23       	and	r18, r18
    1a78:	c1 f7       	brne	.-16     	; 0x1a6a <strtok_r+0x2e>
    1a7a:	0d 90       	ld	r0, X+
    1a7c:	00 20       	and	r0, r0
    1a7e:	a1 f7       	brne	.-24     	; 0x1a68 <strtok_r+0x2c>
    1a80:	d0 01       	movw	r26, r0
    1a82:	fa 01       	movw	r30, r20
    1a84:	a1 93       	st	Z+, r26
    1a86:	b0 83       	st	Z, r27
    1a88:	08 95       	ret

00001a8a <fputc>:
    1a8a:	0f 93       	push	r16
    1a8c:	1f 93       	push	r17
    1a8e:	cf 93       	push	r28
    1a90:	df 93       	push	r29
    1a92:	fb 01       	movw	r30, r22
    1a94:	23 81       	ldd	r18, Z+3	; 0x03
    1a96:	21 fd       	sbrc	r18, 1
    1a98:	03 c0       	rjmp	.+6      	; 0x1aa0 <fputc+0x16>
    1a9a:	8f ef       	ldi	r24, 0xFF	; 255
    1a9c:	9f ef       	ldi	r25, 0xFF	; 255
    1a9e:	2c c0       	rjmp	.+88     	; 0x1af8 <fputc+0x6e>
    1aa0:	22 ff       	sbrs	r18, 2
    1aa2:	16 c0       	rjmp	.+44     	; 0x1ad0 <fputc+0x46>
    1aa4:	46 81       	ldd	r20, Z+6	; 0x06
    1aa6:	57 81       	ldd	r21, Z+7	; 0x07
    1aa8:	24 81       	ldd	r18, Z+4	; 0x04
    1aaa:	35 81       	ldd	r19, Z+5	; 0x05
    1aac:	42 17       	cp	r20, r18
    1aae:	53 07       	cpc	r21, r19
    1ab0:	44 f4       	brge	.+16     	; 0x1ac2 <fputc+0x38>
    1ab2:	a0 81       	ld	r26, Z
    1ab4:	b1 81       	ldd	r27, Z+1	; 0x01
    1ab6:	9d 01       	movw	r18, r26
    1ab8:	2f 5f       	subi	r18, 0xFF	; 255
    1aba:	3f 4f       	sbci	r19, 0xFF	; 255
    1abc:	31 83       	std	Z+1, r19	; 0x01
    1abe:	20 83       	st	Z, r18
    1ac0:	8c 93       	st	X, r24
    1ac2:	26 81       	ldd	r18, Z+6	; 0x06
    1ac4:	37 81       	ldd	r19, Z+7	; 0x07
    1ac6:	2f 5f       	subi	r18, 0xFF	; 255
    1ac8:	3f 4f       	sbci	r19, 0xFF	; 255
    1aca:	37 83       	std	Z+7, r19	; 0x07
    1acc:	26 83       	std	Z+6, r18	; 0x06
    1ace:	14 c0       	rjmp	.+40     	; 0x1af8 <fputc+0x6e>
    1ad0:	8b 01       	movw	r16, r22
    1ad2:	ec 01       	movw	r28, r24
    1ad4:	fb 01       	movw	r30, r22
    1ad6:	00 84       	ldd	r0, Z+8	; 0x08
    1ad8:	f1 85       	ldd	r31, Z+9	; 0x09
    1ada:	e0 2d       	mov	r30, r0
    1adc:	09 95       	icall
    1ade:	89 2b       	or	r24, r25
    1ae0:	e1 f6       	brne	.-72     	; 0x1a9a <fputc+0x10>
    1ae2:	d8 01       	movw	r26, r16
    1ae4:	16 96       	adiw	r26, 0x06	; 6
    1ae6:	8d 91       	ld	r24, X+
    1ae8:	9c 91       	ld	r25, X
    1aea:	17 97       	sbiw	r26, 0x07	; 7
    1aec:	01 96       	adiw	r24, 0x01	; 1
    1aee:	17 96       	adiw	r26, 0x07	; 7
    1af0:	9c 93       	st	X, r25
    1af2:	8e 93       	st	-X, r24
    1af4:	16 97       	sbiw	r26, 0x06	; 6
    1af6:	ce 01       	movw	r24, r28
    1af8:	df 91       	pop	r29
    1afa:	cf 91       	pop	r28
    1afc:	1f 91       	pop	r17
    1afe:	0f 91       	pop	r16
    1b00:	08 95       	ret

00001b02 <printf>:
    1b02:	a0 e0       	ldi	r26, 0x00	; 0
    1b04:	b0 e0       	ldi	r27, 0x00	; 0
    1b06:	e7 e8       	ldi	r30, 0x87	; 135
    1b08:	fd e0       	ldi	r31, 0x0D	; 13
    1b0a:	0c 94 c5 0a 	jmp	0x158a	; 0x158a <__prologue_saves__+0x20>
    1b0e:	ae 01       	movw	r20, r28
    1b10:	4b 5f       	subi	r20, 0xFB	; 251
    1b12:	5f 4f       	sbci	r21, 0xFF	; 255
    1b14:	fa 01       	movw	r30, r20
    1b16:	61 91       	ld	r22, Z+
    1b18:	71 91       	ld	r23, Z+
    1b1a:	af 01       	movw	r20, r30
    1b1c:	80 91 d1 02 	lds	r24, 0x02D1	; 0x8002d1 <__iob+0x2>
    1b20:	90 91 d2 02 	lds	r25, 0x02D2	; 0x8002d2 <__iob+0x3>
    1b24:	0e 94 d9 06 	call	0xdb2	; 0xdb2 <vfprintf>
    1b28:	e2 e0       	ldi	r30, 0x02	; 2
    1b2a:	0c 94 e1 0a 	jmp	0x15c2	; 0x15c2 <__epilogue_restores__+0x20>

00001b2e <puts>:
    1b2e:	0f 93       	push	r16
    1b30:	1f 93       	push	r17
    1b32:	cf 93       	push	r28
    1b34:	df 93       	push	r29
    1b36:	e0 91 d1 02 	lds	r30, 0x02D1	; 0x8002d1 <__iob+0x2>
    1b3a:	f0 91 d2 02 	lds	r31, 0x02D2	; 0x8002d2 <__iob+0x3>
    1b3e:	23 81       	ldd	r18, Z+3	; 0x03
    1b40:	21 ff       	sbrs	r18, 1
    1b42:	1b c0       	rjmp	.+54     	; 0x1b7a <puts+0x4c>
    1b44:	8c 01       	movw	r16, r24
    1b46:	d0 e0       	ldi	r29, 0x00	; 0
    1b48:	c0 e0       	ldi	r28, 0x00	; 0
    1b4a:	f8 01       	movw	r30, r16
    1b4c:	81 91       	ld	r24, Z+
    1b4e:	8f 01       	movw	r16, r30
    1b50:	60 91 d1 02 	lds	r22, 0x02D1	; 0x8002d1 <__iob+0x2>
    1b54:	70 91 d2 02 	lds	r23, 0x02D2	; 0x8002d2 <__iob+0x3>
    1b58:	db 01       	movw	r26, r22
    1b5a:	18 96       	adiw	r26, 0x08	; 8
    1b5c:	ed 91       	ld	r30, X+
    1b5e:	fc 91       	ld	r31, X
    1b60:	19 97       	sbiw	r26, 0x09	; 9
    1b62:	88 23       	and	r24, r24
    1b64:	31 f0       	breq	.+12     	; 0x1b72 <puts+0x44>
    1b66:	09 95       	icall
    1b68:	89 2b       	or	r24, r25
    1b6a:	79 f3       	breq	.-34     	; 0x1b4a <puts+0x1c>
    1b6c:	df ef       	ldi	r29, 0xFF	; 255
    1b6e:	cf ef       	ldi	r28, 0xFF	; 255
    1b70:	ec cf       	rjmp	.-40     	; 0x1b4a <puts+0x1c>
    1b72:	8a e0       	ldi	r24, 0x0A	; 10
    1b74:	09 95       	icall
    1b76:	89 2b       	or	r24, r25
    1b78:	19 f0       	breq	.+6      	; 0x1b80 <puts+0x52>
    1b7a:	8f ef       	ldi	r24, 0xFF	; 255
    1b7c:	9f ef       	ldi	r25, 0xFF	; 255
    1b7e:	02 c0       	rjmp	.+4      	; 0x1b84 <puts+0x56>
    1b80:	8d 2f       	mov	r24, r29
    1b82:	9c 2f       	mov	r25, r28
    1b84:	df 91       	pop	r29
    1b86:	cf 91       	pop	r28
    1b88:	1f 91       	pop	r17
    1b8a:	0f 91       	pop	r16
    1b8c:	08 95       	ret

00001b8e <__ultoa_invert>:
    1b8e:	fa 01       	movw	r30, r20
    1b90:	aa 27       	eor	r26, r26
    1b92:	28 30       	cpi	r18, 0x08	; 8
    1b94:	51 f1       	breq	.+84     	; 0x1bea <__ultoa_invert+0x5c>
    1b96:	20 31       	cpi	r18, 0x10	; 16
    1b98:	81 f1       	breq	.+96     	; 0x1bfa <__ultoa_invert+0x6c>
    1b9a:	e8 94       	clt
    1b9c:	6f 93       	push	r22
    1b9e:	6e 7f       	andi	r22, 0xFE	; 254
    1ba0:	6e 5f       	subi	r22, 0xFE	; 254
    1ba2:	7f 4f       	sbci	r23, 0xFF	; 255
    1ba4:	8f 4f       	sbci	r24, 0xFF	; 255
    1ba6:	9f 4f       	sbci	r25, 0xFF	; 255
    1ba8:	af 4f       	sbci	r26, 0xFF	; 255
    1baa:	b1 e0       	ldi	r27, 0x01	; 1
    1bac:	3e d0       	rcall	.+124    	; 0x1c2a <__ultoa_invert+0x9c>
    1bae:	b4 e0       	ldi	r27, 0x04	; 4
    1bb0:	3c d0       	rcall	.+120    	; 0x1c2a <__ultoa_invert+0x9c>
    1bb2:	67 0f       	add	r22, r23
    1bb4:	78 1f       	adc	r23, r24
    1bb6:	89 1f       	adc	r24, r25
    1bb8:	9a 1f       	adc	r25, r26
    1bba:	a1 1d       	adc	r26, r1
    1bbc:	68 0f       	add	r22, r24
    1bbe:	79 1f       	adc	r23, r25
    1bc0:	8a 1f       	adc	r24, r26
    1bc2:	91 1d       	adc	r25, r1
    1bc4:	a1 1d       	adc	r26, r1
    1bc6:	6a 0f       	add	r22, r26
    1bc8:	71 1d       	adc	r23, r1
    1bca:	81 1d       	adc	r24, r1
    1bcc:	91 1d       	adc	r25, r1
    1bce:	a1 1d       	adc	r26, r1
    1bd0:	20 d0       	rcall	.+64     	; 0x1c12 <__ultoa_invert+0x84>
    1bd2:	09 f4       	brne	.+2      	; 0x1bd6 <__ultoa_invert+0x48>
    1bd4:	68 94       	set
    1bd6:	3f 91       	pop	r19
    1bd8:	2a e0       	ldi	r18, 0x0A	; 10
    1bda:	26 9f       	mul	r18, r22
    1bdc:	11 24       	eor	r1, r1
    1bde:	30 19       	sub	r19, r0
    1be0:	30 5d       	subi	r19, 0xD0	; 208
    1be2:	31 93       	st	Z+, r19
    1be4:	de f6       	brtc	.-74     	; 0x1b9c <__ultoa_invert+0xe>
    1be6:	cf 01       	movw	r24, r30
    1be8:	08 95       	ret
    1bea:	46 2f       	mov	r20, r22
    1bec:	47 70       	andi	r20, 0x07	; 7
    1bee:	40 5d       	subi	r20, 0xD0	; 208
    1bf0:	41 93       	st	Z+, r20
    1bf2:	b3 e0       	ldi	r27, 0x03	; 3
    1bf4:	0f d0       	rcall	.+30     	; 0x1c14 <__ultoa_invert+0x86>
    1bf6:	c9 f7       	brne	.-14     	; 0x1bea <__ultoa_invert+0x5c>
    1bf8:	f6 cf       	rjmp	.-20     	; 0x1be6 <__ultoa_invert+0x58>
    1bfa:	46 2f       	mov	r20, r22
    1bfc:	4f 70       	andi	r20, 0x0F	; 15
    1bfe:	40 5d       	subi	r20, 0xD0	; 208
    1c00:	4a 33       	cpi	r20, 0x3A	; 58
    1c02:	18 f0       	brcs	.+6      	; 0x1c0a <__ultoa_invert+0x7c>
    1c04:	49 5d       	subi	r20, 0xD9	; 217
    1c06:	31 fd       	sbrc	r19, 1
    1c08:	40 52       	subi	r20, 0x20	; 32
    1c0a:	41 93       	st	Z+, r20
    1c0c:	02 d0       	rcall	.+4      	; 0x1c12 <__ultoa_invert+0x84>
    1c0e:	a9 f7       	brne	.-22     	; 0x1bfa <__ultoa_invert+0x6c>
    1c10:	ea cf       	rjmp	.-44     	; 0x1be6 <__ultoa_invert+0x58>
    1c12:	b4 e0       	ldi	r27, 0x04	; 4
    1c14:	a6 95       	lsr	r26
    1c16:	97 95       	ror	r25
    1c18:	87 95       	ror	r24
    1c1a:	77 95       	ror	r23
    1c1c:	67 95       	ror	r22
    1c1e:	ba 95       	dec	r27
    1c20:	c9 f7       	brne	.-14     	; 0x1c14 <__ultoa_invert+0x86>
    1c22:	00 97       	sbiw	r24, 0x00	; 0
    1c24:	61 05       	cpc	r22, r1
    1c26:	71 05       	cpc	r23, r1
    1c28:	08 95       	ret
    1c2a:	9b 01       	movw	r18, r22
    1c2c:	ac 01       	movw	r20, r24
    1c2e:	0a 2e       	mov	r0, r26
    1c30:	06 94       	lsr	r0
    1c32:	57 95       	ror	r21
    1c34:	47 95       	ror	r20
    1c36:	37 95       	ror	r19
    1c38:	27 95       	ror	r18
    1c3a:	ba 95       	dec	r27
    1c3c:	c9 f7       	brne	.-14     	; 0x1c30 <__ultoa_invert+0xa2>
    1c3e:	62 0f       	add	r22, r18
    1c40:	73 1f       	adc	r23, r19
    1c42:	84 1f       	adc	r24, r20
    1c44:	95 1f       	adc	r25, r21
    1c46:	a0 1d       	adc	r26, r0
    1c48:	08 95       	ret

00001c4a <_exit>:
    1c4a:	f8 94       	cli

00001c4c <__stop_program>:
    1c4c:	ff cf       	rjmp	.-2      	; 0x1c4c <__stop_program>
