

================================================================
== Vitis HLS Report for 'Radix2wECC'
================================================================
* Date:           Thu Dec 26 18:43:14 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_1                 |        ?|        ?|         ?|          -|          -|     7|        no|
        |- VITIS_LOOP_53_4_VITIS_LOOP_54_5  |        ?|        ?|         ?|          -|          -|   165|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 41 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 46 
43 --> 44 
44 --> 45 
45 --> 42 
46 --> 47 72 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 52 
51 --> 52 
52 --> 53 
53 --> 54 63 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 71 
64 --> 65 68 
65 --> 66 
66 --> 67 
67 --> 71 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 46 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%y_o_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y_o"   --->   Operation 87 'read' 'y_o_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%x_o_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x_o"   --->   Operation 88 'read' 'x_o_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%k_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %k"   --->   Operation 89 'read' 'k_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Val2_37_loc = alloca i64 1"   --->   Operation 90 'alloca' 'p_Val2_37_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%R_y_V_5_loc = alloca i64 1"   --->   Operation 91 'alloca' 'R_y_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_Val2_31_loc = alloca i64 1"   --->   Operation 92 'alloca' 'p_Val2_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_Val2_29_loc = alloca i64 1"   --->   Operation 93 'alloca' 'p_Val2_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%Q_1_loc = alloca i64 1"   --->   Operation 94 'alloca' 'Q_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%n_loc = alloca i64 1"   --->   Operation 95 'alloca' 'n_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%slice_V_1_loc = alloca i64 1"   --->   Operation 96 'alloca' 'slice_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_y_V_loc = alloca i64 1"   --->   Operation 97 'alloca' 'tmp_y_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_20_loc = alloca i64 1"   --->   Operation 98 'alloca' 'p_Val2_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_Val2_loc = alloca i64 1"   --->   Operation 99 'alloca' 'p_Val2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%c_V_loc = alloca i64 1"   --->   Operation 100 'alloca' 'c_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%b_V_loc = alloca i64 1"   --->   Operation 101 'alloca' 'b_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%a_V_loc = alloca i64 1"   --->   Operation 102 'alloca' 'a_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buff1 = alloca i64 1" [module.cpp:23]   --->   Operation 103 'alloca' 'buff1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buff2 = alloca i64 1" [module.cpp:24]   --->   Operation 104 'alloca' 'buff2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buff3 = alloca i64 1" [module.cpp:25]   --->   Operation 105 'alloca' 'buff3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %k_read, i32 2, i32 63" [module.cpp:27]   --->   Operation 106 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_o_read, i32 2, i32 63" [module.cpp:28]   --->   Operation 107 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_o_read, i32 2, i32 63" [module.cpp:29]   --->   Operation 108 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i62 %trunc_ln" [module.cpp:27]   --->   Operation 109 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln27" [module.cpp:27]   --->   Operation 110 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 112 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 113 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 114 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 115 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 116 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 117 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [module.cpp:27]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln27 = call void @Radix2wECC_Pipeline_1, i32 %gmem, i62 %trunc_ln, i32 %buff1" [module.cpp:27]   --->   Operation 118 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln27 = call void @Radix2wECC_Pipeline_1, i32 %gmem, i62 %trunc_ln, i32 %buff1" [module.cpp:27]   --->   Operation 119 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i62 %trunc_ln5" [module.cpp:28]   --->   Operation 120 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln28" [module.cpp:28]   --->   Operation 121 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [7/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 122 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 123 [6/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 123 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 124 [5/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 124 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 125 [4/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 125 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 126 [3/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 126 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 127 [2/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 127 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 128 [1/7] (7.30ns)   --->   "%empty_130 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:28]   --->   Operation 128 'readreq' 'empty_130' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln28 = call void @Radix2wECC_Pipeline_2, i32 %gmem, i62 %trunc_ln5, i32 %buff2" [module.cpp:28]   --->   Operation 129 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_1, i32 %buff1, i165 %a_V_loc"   --->   Operation 130 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln28 = call void @Radix2wECC_Pipeline_2, i32 %gmem, i62 %trunc_ln5, i32 %buff2" [module.cpp:28]   --->   Operation 131 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_1, i32 %buff1, i165 %a_V_loc"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i62 %trunc_ln6" [module.cpp:29]   --->   Operation 133 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln29" [module.cpp:29]   --->   Operation 134 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [7/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 135 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 136 [6/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 136 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 137 [5/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 137 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 138 [4/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 138 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 139 [3/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 139 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 140 [2/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 140 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 141 [1/7] (7.30ns)   --->   "%empty_131 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:29]   --->   Operation 141 'readreq' 'empty_131' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln29 = call void @Radix2wECC_Pipeline_3, i32 %gmem, i62 %trunc_ln6, i32 %buff3" [module.cpp:29]   --->   Operation 142 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_36_2, i32 %buff2, i192 %b_V_loc"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln29 = call void @Radix2wECC_Pipeline_3, i32 %gmem, i62 %trunc_ln6, i32 %buff3" [module.cpp:29]   --->   Operation 144 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_36_2, i32 %buff2, i192 %b_V_loc"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_39_3, i32 %buff3, i192 %c_V_loc"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 3.82>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%b_V_loc_load = load i192 %b_V_loc"   --->   Operation 147 'load' 'b_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Radix2wECC_Pipeline_VITIS_LOOP_39_3, i32 %buff3, i192 %c_V_loc"   --->   Operation 148 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 149 [1/1] (0.00ns)   --->   "%b_V_2 = trunc i192 %b_V_loc_load"   --->   Operation 149 'trunc' 'b_V_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln105 = store i166 %b_V_2, i166 0" [module.cpp:105]   --->   Operation 150 'store' 'store_ln105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_30 : Operation 151 [1/1] (3.82ns)   --->   "%icmp_ln1064 = icmp_eq  i166 %b_V_2, i166 0"   --->   Operation 151 'icmp' 'icmp_ln1064' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.69>
ST_31 : Operation 152 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 152 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 6, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_o, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_o, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_o, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y_o, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 162 [1/1] (0.00ns)   --->   "%a_V_loc_load = load i165 %a_V_loc"   --->   Operation 162 'load' 'a_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 163 [1/1] (0.00ns)   --->   "%c_V_loc_load = load i192 %c_V_loc"   --->   Operation 163 'load' 'c_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%scalar_V = bitconcatenate i166 @_ssdm_op_BitConcatenate.i166.i165.i1, i165 %a_V_loc_load, i1 0"   --->   Operation 164 'bitconcatenate' 'scalar_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "%c_V_3 = trunc i192 %c_V_loc_load"   --->   Operation 165 'trunc' 'c_V_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i192 %c_V_loc_load" [module.cpp:104]   --->   Operation 166 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln106 = store i166 %c_V_3, i166 0" [module.cpp:106]   --->   Operation 167 'store' 'store_ln106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_31 : Operation 168 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln1064, void %codeRepl12, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i" [gf2_arithmetic.cpp:91]   --->   Operation 168 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_31 : Operation 169 [2/2] (1.58ns)   --->   "%lambda_V = call i166 @bf_inv, i166 %b_V_2" [gf2_arithmetic.cpp:96]   --->   Operation 169 'call' 'lambda_V' <Predicate = (!icmp_ln1064)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 170 [2/2] (4.69ns)   --->   "%tmp_y_V_1 = call i166 @bf_mult.2, i166 %b_V_2" [gf2_arithmetic.cpp:100]   --->   Operation 170 'call' 'tmp_y_V_1' <Predicate = (!icmp_ln1064)> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 4.69>
ST_32 : Operation 171 [1/2] (0.00ns)   --->   "%lambda_V = call i166 @bf_inv, i166 %b_V_2" [gf2_arithmetic.cpp:96]   --->   Operation 171 'call' 'lambda_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 172 [2/2] (4.69ns)   --->   "%lambda_V_4 = call i166 @bf_mult.1, i166 %lambda_V, i163 %trunc_ln104" [gf2_arithmetic.cpp:97]   --->   Operation 172 'call' 'lambda_V_4' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 173 [1/2] (0.00ns)   --->   "%tmp_y_V_1 = call i166 @bf_mult.2, i166 %b_V_2" [gf2_arithmetic.cpp:100]   --->   Operation 173 'call' 'tmp_y_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.58>
ST_33 : Operation 174 [1/2] (0.00ns)   --->   "%lambda_V_4 = call i166 @bf_mult.1, i166 %lambda_V, i163 %trunc_ln104" [gf2_arithmetic.cpp:97]   --->   Operation 174 'call' 'lambda_V_4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 175 [2/2] (1.58ns)   --->   "%call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_110, i166 %lambda_V_4, i166 %b_V_2, i166 %p_Val2_loc" [gf2_arithmetic.cpp:97]   --->   Operation 175 'call' 'call_ln97' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 1.55>
ST_34 : Operation 176 [1/2] (1.55ns)   --->   "%call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_110, i166 %lambda_V_4, i166 %b_V_2, i166 %p_Val2_loc" [gf2_arithmetic.cpp:97]   --->   Operation 176 'call' 'call_ln97' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 4.69>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%p_Val2_loc_load = load i166 %p_Val2_loc"   --->   Operation 177 'load' 'p_Val2_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [2/2] (4.69ns)   --->   "%tmp_x_V_1 = call i166 @bf_mult.2, i166 %p_Val2_loc_load" [gf2_arithmetic.cpp:101]   --->   Operation 178 'call' 'tmp_x_V_1' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 2.62>
ST_36 : Operation 179 [1/2] (0.00ns)   --->   "%tmp_x_V_1 = call i166 @bf_mult.2, i166 %p_Val2_loc_load" [gf2_arithmetic.cpp:101]   --->   Operation 179 'call' 'tmp_x_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 180 [1/1] (1.03ns)   --->   "%lambda_V_5 = xor i166 %p_Val2_loc_load, i166 1"   --->   Operation 180 'xor' 'lambda_V_5' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 181 [2/2] (1.58ns)   --->   "%call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_111, i166 %tmp_x_V_1, i166 %lambda_V_5, i166 %p_Val2_20_loc" [gf2_arithmetic.cpp:101]   --->   Operation 181 'call' 'call_ln101' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 1.55>
ST_37 : Operation 182 [1/2] (1.55ns)   --->   "%call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_111, i166 %tmp_x_V_1, i166 %lambda_V_5, i166 %p_Val2_20_loc" [gf2_arithmetic.cpp:101]   --->   Operation 182 'call' 'call_ln101' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 4.69>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%p_Val2_20_loc_load = load i166 %p_Val2_20_loc"   --->   Operation 183 'load' 'p_Val2_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%empty_132 = trunc i166 %p_Val2_20_loc_load"   --->   Operation 184 'trunc' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 185 [2/2] (4.69ns)   --->   "%lambda_V_6 = call i166 @bf_mult.1, i166 %lambda_V_5, i163 %empty_132" [gf2_arithmetic.cpp:104]   --->   Operation 185 'call' 'lambda_V_6' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 1.58>
ST_39 : Operation 186 [1/2] (0.00ns)   --->   "%lambda_V_6 = call i166 @bf_mult.1, i166 %lambda_V_5, i163 %empty_132" [gf2_arithmetic.cpp:104]   --->   Operation 186 'call' 'lambda_V_6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 187 [2/2] (1.58ns)   --->   "%call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_112, i166 %tmp_y_V_1, i166 %lambda_V_6, i166 %tmp_y_V_loc" [gf2_arithmetic.cpp:100]   --->   Operation 187 'call' 'call_ln100' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 1.55>
ST_40 : Operation 188 [1/2] (1.55ns)   --->   "%call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_112, i166 %tmp_y_V_1, i166 %lambda_V_6, i166 %tmp_y_V_loc" [gf2_arithmetic.cpp:100]   --->   Operation 188 'call' 'call_ln100' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 1.58>
ST_41 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_y_V_loc_load = load i166 %tmp_y_V_loc"   --->   Operation 189 'load' 'tmp_y_V_loc_load' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_41 : Operation 190 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!icmp_ln1064)> <Delay = 1.58>
ST_41 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_y_V = phi i166 %tmp_y_V_loc_load, void %codeRepl12, i166 0, void %codeRepl"   --->   Operation 191 'phi' 'tmp_y_V' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 192 [1/1] (0.00ns)   --->   "%tmp1_x_V = phi i166 %p_Val2_20_loc_load, void %codeRepl12, i166 0, void %codeRepl"   --->   Operation 192 'phi' 'tmp1_x_V' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 193 [1/1] (0.00ns)   --->   "%i_23 = alloca i32 1"   --->   Operation 193 'alloca' 'i_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 194 [1/1] (1.58ns)   --->   "%store_ln115 = store i4 1, i4 %i_23" [module.cpp:115]   --->   Operation 194 'store' 'store_ln115' <Predicate = true> <Delay = 1.58>
ST_41 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln115 = br void" [module.cpp:115]   --->   Operation 195 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 4.90>
ST_42 : Operation 196 [1/1] (0.00ns)   --->   "%i = load i4 %i_23" [module.cpp:115]   --->   Operation 196 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i4 %i" [module.cpp:115]   --->   Operation 197 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 198 [1/1] (1.30ns)   --->   "%icmp_ln115 = icmp_eq  i4 %i, i4 8" [module.cpp:115]   --->   Operation 198 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 199 [1/1] (0.00ns)   --->   "%empty_133 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 199 'speclooptripcount' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %.split38, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader.preheader" [module.cpp:115]   --->   Operation 200 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i4 %i" [module.cpp:115]   --->   Operation 201 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 202 [1/1] (1.65ns)   --->   "%add_ln116 = add i3 %trunc_ln115, i3 7" [module.cpp:116]   --->   Operation 202 'add' 'add_ln116' <Predicate = (!icmp_ln115)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i3 %add_ln116" [module.cpp:116]   --->   Operation 203 'zext' 'zext_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%values_x_V_addr = getelementptr i166 %values_x_V, i64 0, i64 %zext_ln116" [module.cpp:116]   --->   Operation 204 'getelementptr' 'values_x_V_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "%values_y_V_addr = getelementptr i166 %values_y_V, i64 0, i64 %zext_ln116" [module.cpp:116]   --->   Operation 205 'getelementptr' 'values_y_V_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 206 [2/2] (3.25ns)   --->   "%values_x_V_load = load i3 %values_x_V_addr" [module.cpp:116]   --->   Operation 206 'load' 'values_x_V_load' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_42 : Operation 207 [2/2] (3.25ns)   --->   "%values_y_V_load = load i3 %values_y_V_addr" [module.cpp:116]   --->   Operation 207 'load' 'values_y_V_load' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_42 : Operation 208 [1/1] (1.73ns)   --->   "%add_ln115 = add i4 %i, i4 1" [module.cpp:115]   --->   Operation 208 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln115 = store i4 %add_ln115, i4 %i_23" [module.cpp:115]   --->   Operation 209 'store' 'store_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 210 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 210 'alloca' 'k_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%R_x_V_1 = alloca i32 1"   --->   Operation 211 'alloca' 'R_x_V_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (0.00ns)   --->   "%R_y_V_4_1 = alloca i32 1"   --->   Operation 212 'alloca' 'R_y_V_4_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 213 [1/1] (0.00ns)   --->   "%i_24 = alloca i32 1"   --->   Operation 213 'alloca' 'i_24' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 214 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 214 'alloca' 'indvar_flatten' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 215 [1/1] (0.00ns)   --->   "%y_tmp_V_1 = alloca i32 1"   --->   Operation 215 'alloca' 'y_tmp_V_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_42 : Operation 216 [1/1] (1.58ns)   --->   "%store_ln53 = store i8 0, i8 %indvar_flatten" [module.cpp:53]   --->   Operation 216 'store' 'store_ln53' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 217 [1/1] (1.58ns)   --->   "%store_ln53 = store i7 32, i7 %i_24" [module.cpp:53]   --->   Operation 217 'store' 'store_ln53' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 218 [1/1] (1.58ns)   --->   "%store_ln53 = store i163 0, i163 %R_y_V_4_1" [module.cpp:53]   --->   Operation 218 'store' 'store_ln53' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 219 [1/1] (1.58ns)   --->   "%store_ln53 = store i166 0, i166 %R_x_V_1" [module.cpp:53]   --->   Operation 219 'store' 'store_ln53' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln53 = store i4 4, i4 %k_1" [module.cpp:53]   --->   Operation 220 'store' 'store_ln53' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_42 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln53 = br void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader" [module.cpp:53]   --->   Operation 221 'br' 'br_ln53' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 222 [1/2] (3.25ns)   --->   "%values_x_V_load = load i3 %values_x_V_addr" [module.cpp:116]   --->   Operation 222 'load' 'values_x_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_43 : Operation 223 [1/2] (3.25ns)   --->   "%values_y_V_load = load i3 %values_y_V_addr" [module.cpp:116]   --->   Operation 223 'load' 'values_y_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 224 [2/2] (7.30ns)   --->   "%call_ret1 = call i332 @point_add, i166 %tmp1_x_V, i166 %tmp_y_V, i166 %values_x_V_load, i166 %values_y_V_load" [module.cpp:116]   --->   Operation 224 'call' 'call_ret1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 5.19>
ST_45 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [module.cpp:115]   --->   Operation 225 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 226 [1/2] (1.94ns)   --->   "%call_ret1 = call i332 @point_add, i166 %tmp1_x_V, i166 %tmp_y_V, i166 %values_x_V_load, i166 %values_y_V_load" [module.cpp:116]   --->   Operation 226 'call' 'call_ret1' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 227 [1/1] (0.00ns)   --->   "%tmp1_x_V_1 = extractvalue i332 %call_ret1" [module.cpp:116]   --->   Operation 227 'extractvalue' 'tmp1_x_V_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 228 [1/1] (0.00ns)   --->   "%tmp1_y_V_1 = extractvalue i332 %call_ret1" [module.cpp:116]   --->   Operation 228 'extractvalue' 'tmp1_y_V_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 229 [1/1] (0.00ns)   --->   "%values_x_V_addr_1 = getelementptr i166 %values_x_V, i64 0, i64 %zext_ln115" [module.cpp:117]   --->   Operation 229 'getelementptr' 'values_x_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln117 = store i166 %tmp1_x_V_1, i3 %values_x_V_addr_1" [module.cpp:117]   --->   Operation 230 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_45 : Operation 231 [1/1] (0.00ns)   --->   "%values_y_V_addr_1 = getelementptr i166 %values_y_V, i64 0, i64 %zext_ln115" [module.cpp:117]   --->   Operation 231 'getelementptr' 'values_y_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln117 = store i166 %tmp1_y_V_1, i3 %values_y_V_addr_1" [module.cpp:117]   --->   Operation 232 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_45 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 233 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 46 <SV = 42> <Delay = 6.46>
ST_46 : Operation 234 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [module.cpp:53]   --->   Operation 234 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 235 [1/1] (1.55ns)   --->   "%icmp_ln53 = icmp_eq  i8 %indvar_flatten_load, i8 165" [module.cpp:53]   --->   Operation 235 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 236 [1/1] (1.91ns)   --->   "%add_ln53 = add i8 %indvar_flatten_load, i8 1" [module.cpp:53]   --->   Operation 236 'add' 'add_ln53' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit, void %codeRepl21" [module.cpp:53]   --->   Operation 237 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 238 [1/1] (0.00ns)   --->   "%i_24_load = load i7 %i_24" [module.cpp:53]   --->   Operation 238 'load' 'i_24_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 239 [1/1] (1.87ns)   --->   "%add_ln53_1 = add i7 %i_24_load, i7 127" [module.cpp:53]   --->   Operation 239 'add' 'add_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 240 [1/1] (0.00ns)   --->   "%R_x_V_1_load = load i166 %R_x_V_1"   --->   Operation 240 'load' 'R_x_V_1_load' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 241 [1/1] (0.00ns)   --->   "%R_y_V_4_1_load = load i163 %R_y_V_4_1"   --->   Operation 241 'load' 'R_y_V_4_1_load' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i166 %R_x_V_1_load"   --->   Operation 242 'trunc' 'trunc_ln674' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_42 = partset i192 @llvm.part.set.i192.i163, i192 %b_V_loc_load, i163 %trunc_ln674, i32 0, i32 162"   --->   Operation 243 'partset' 'p_Result_42' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_43 = partset i192 @llvm.part.set.i192.i163, i192 %c_V_loc_load, i163 %R_y_V_4_1_load, i32 0, i32 162"   --->   Operation 244 'partset' 'p_Result_43' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_46 : Operation 245 [2/2] (4.91ns)   --->   "%call_ln414 = call void @Radix2wECC_Pipeline_VITIS_LOOP_77_7, i192 %p_Result_42, i32 %buff2, i192 %p_Result_43, i32 %buff3"   --->   Operation 245 'call' 'call_ln414' <Predicate = (icmp_ln53)> <Delay = 4.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 43> <Delay = 6.32>
ST_47 : Operation 246 [1/1] (0.00ns)   --->   "%k_1_load = load i4 %k_1" [module.cpp:53]   --->   Operation 246 'load' 'k_1_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 247 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %k_1_load, i32 3" [module.cpp:54]   --->   Operation 247 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 248 [1/1] (1.02ns)   --->   "%select_ln53 = select i1 %tmp, i4 4, i4 %k_1_load" [module.cpp:53]   --->   Operation 248 'select' 'select_ln53' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 249 [1/1] (0.99ns)   --->   "%select_ln53_1 = select i1 %tmp, i7 %add_ln53_1, i7 %i_24_load" [module.cpp:53]   --->   Operation 249 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i7 %select_ln53_1" [module.cpp:53]   --->   Operation 250 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 251 [1/1] (0.00ns)   --->   "%p_shl_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln53, i2 0" [module.cpp:53]   --->   Operation 251 'bitconcatenate' 'p_shl_mid2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 252 [2/2] (5.32ns)   --->   "%call_ln53 = call void @Radix2wECC_Pipeline_VITIS_LOOP_56_6, i6 %trunc_ln53, i8 %p_shl_mid2, i166 %scalar_V, i6 %slice_V_1_loc" [module.cpp:53]   --->   Operation 252 'call' 'call_ln53' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 44> <Delay = 2.71>
ST_48 : Operation 253 [1/2] (2.71ns)   --->   "%call_ln53 = call void @Radix2wECC_Pipeline_VITIS_LOOP_56_6, i6 %trunc_ln53, i8 %p_shl_mid2, i166 %scalar_V, i6 %slice_V_1_loc" [module.cpp:53]   --->   Operation 253 'call' 'call_ln53' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 45> <Delay = 1.56>
ST_49 : Operation 254 [1/1] (0.00ns)   --->   "%slice_V_1_loc_load = load i6 %slice_V_1_loc"   --->   Operation 254 'load' 'slice_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 255 [1/1] (0.00ns)   --->   "%empty_136 = trunc i6 %slice_V_1_loc_load"   --->   Operation 255 'trunc' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i1 %empty_136" [module.cpp:86]   --->   Operation 256 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 1" [module.cpp:86]   --->   Operation 257 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i1 %tmp_13" [module.cpp:86]   --->   Operation 258 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 2" [module.cpp:86]   --->   Operation 259 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %slice_V_1_loc_load, i32 3, i32 4" [module.cpp:86]   --->   Operation 260 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 261 [1/1] (1.56ns)   --->   "%add_ln86 = add i2 %zext_ln86_1, i2 %zext_ln86" [module.cpp:86]   --->   Operation 261 'add' 'add_ln86' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 5"   --->   Operation 262 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %slice_V_1_loc_load, i32 5" [module.cpp:86]   --->   Operation 263 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 50 <SV = 46> <Delay = 6.66>
ST_50 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_4_VITIS_LOOP_54_5_str"   --->   Operation 264 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 265 [1/1] (0.00ns)   --->   "%empty_135 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 165, i64 165, i64 165"   --->   Operation 265 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i4 %select_ln53" [module.cpp:54]   --->   Operation 266 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [module.cpp:50]   --->   Operation 267 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln86_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_14, i1 0" [module.cpp:86]   --->   Operation 268 'bitconcatenate' 'shl_ln86_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i2 %shl_ln86_2" [module.cpp:86]   --->   Operation 269 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 270 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_s, i2 0" [module.cpp:86]   --->   Operation 270 'bitconcatenate' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i4 %tmp3" [module.cpp:86]   --->   Operation 271 'zext' 'zext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln86_4 = zext i2 %add_ln86" [module.cpp:86]   --->   Operation 272 'zext' 'zext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 273 [1/1] (1.56ns)   --->   "%add_ln86_1 = add i3 %zext_ln86_4, i3 %zext_ln86_2" [module.cpp:86]   --->   Operation 273 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln86_5 = zext i3 %add_ln86_1" [module.cpp:86]   --->   Operation 274 'zext' 'zext_ln86_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 275 [1/1] (1.73ns)   --->   "%add_ln86_2 = add i5 %zext_ln86_5, i5 %zext_ln86_3" [module.cpp:86]   --->   Operation 275 'add' 'add_ln86_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln819 = zext i5 %add_ln86_2"   --->   Operation 276 'zext' 'zext_ln819' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln86_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_16, i4 0" [module.cpp:86]   --->   Operation 277 'bitconcatenate' 'shl_ln86_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln86_6 = zext i5 %shl_ln86_1" [module.cpp:86]   --->   Operation 278 'zext' 'zext_ln86_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 279 [1/1] (1.78ns)   --->   "%Q = sub i6 %zext_ln819, i6 %zext_ln86_6" [module.cpp:86]   --->   Operation 279 'sub' 'Q' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 280 [1/1] (1.36ns)   --->   "%icmp_ln87 = icmp_eq  i5 %add_ln86_2, i5 %shl_ln86_1" [module.cpp:87]   --->   Operation 280 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 281 [1/1] (1.58ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.preheader.preheader, void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit" [module.cpp:87]   --->   Operation 281 'br' 'br_ln87' <Predicate = true> <Delay = 1.58>
ST_50 : Operation 282 [2/2] (1.58ns)   --->   "%call_ln86 = call void @Radix2wECC_Pipeline_VITIS_LOOP_92_1, i6 %Q, i32 %n_loc, i32 %Q_1_loc" [module.cpp:86]   --->   Operation 282 'call' 'call_ln86' <Predicate = (!icmp_ln87)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 47> <Delay = 0.00>
ST_51 : Operation 283 [1/2] (0.00ns)   --->   "%call_ln86 = call void @Radix2wECC_Pipeline_VITIS_LOOP_92_1, i6 %Q, i32 %n_loc, i32 %Q_1_loc" [module.cpp:86]   --->   Operation 283 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 48> <Delay = 3.82>
ST_52 : Operation 284 [1/1] (0.00ns)   --->   "%n_loc_load = load i32 %n_loc"   --->   Operation 284 'load' 'n_loc_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_52 : Operation 285 [1/1] (0.00ns)   --->   "%Q_1_loc_load = load i32 %Q_1_loc"   --->   Operation 285 'load' 'Q_1_loc_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_52 : Operation 286 [1/1] (2.55ns)   --->   "%neg = sub i32 0, i32 %Q_1_loc_load"   --->   Operation 286 'sub' 'neg' <Predicate = (!icmp_ln87)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 287 [1/1] (2.47ns)   --->   "%abscond = icmp_sgt  i32 %Q_1_loc_load, i32 0"   --->   Operation 287 'icmp' 'abscond' <Predicate = (!icmp_ln87)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 288 [1/1] (0.69ns)   --->   "%m = select i1 %abscond, i32 %Q_1_loc_load, i32 %neg"   --->   Operation 288 'select' 'm' <Predicate = (!icmp_ln87)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 289 [1/1] (1.58ns)   --->   "%br_ln97 = br void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit" [module.cpp:97]   --->   Operation 289 'br' 'br_ln97' <Predicate = (!icmp_ln87)> <Delay = 1.58>
ST_52 : Operation 290 [1/1] (0.00ns)   --->   "%R_x_V_1_load_1 = load i166 %R_x_V_1"   --->   Operation 290 'load' 'R_x_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 291 [1/1] (3.82ns)   --->   "%icmp_ln1064_1 = icmp_eq  i166 %R_x_V_1_load_1, i166 0"   --->   Operation 291 'icmp' 'icmp_ln1064_1' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 4.69>
ST_53 : Operation 292 [1/1] (0.00ns)   --->   "%m_1 = phi i32 %m, void %.preheader.preheader, i32 0, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit"   --->   Operation 292 'phi' 'm_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 293 [1/1] (0.00ns)   --->   "%n = phi i32 %n_loc_load, void %.preheader.preheader, i32 0, void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit"   --->   Operation 293 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %m_1" [module.cpp:52]   --->   Operation 294 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 295 [1/1] (1.58ns)   --->   "%br_ln91 = br i1 %icmp_ln1064_1, void %codeRepl17, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit" [gf2_arithmetic.cpp:91]   --->   Operation 295 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>
ST_53 : Operation 296 [2/2] (1.58ns)   --->   "%lambda_V_7 = call i166 @bf_inv, i166 %R_x_V_1_load_1" [gf2_arithmetic.cpp:96]   --->   Operation 296 'call' 'lambda_V_7' <Predicate = (!icmp_ln1064_1)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 297 [2/2] (4.69ns)   --->   "%R_y_V_1 = call i166 @bf_mult.2, i166 %R_x_V_1_load_1" [gf2_arithmetic.cpp:100]   --->   Operation 297 'call' 'R_y_V_1' <Predicate = (!icmp_ln1064_1)> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 50> <Delay = 4.69>
ST_54 : Operation 298 [1/1] (0.00ns)   --->   "%R_y_V_4_1_load_1 = load i163 %R_y_V_4_1" [gf2_arithmetic.cpp:97]   --->   Operation 298 'load' 'R_y_V_4_1_load_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 299 [1/2] (0.00ns)   --->   "%lambda_V_7 = call i166 @bf_inv, i166 %R_x_V_1_load_1" [gf2_arithmetic.cpp:96]   --->   Operation 299 'call' 'lambda_V_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 300 [2/2] (4.69ns)   --->   "%lambda_V_8 = call i166 @bf_mult.1, i166 %lambda_V_7, i163 %R_y_V_4_1_load_1" [gf2_arithmetic.cpp:97]   --->   Operation 300 'call' 'lambda_V_8' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 301 [1/2] (0.00ns)   --->   "%R_y_V_1 = call i166 @bf_mult.2, i166 %R_x_V_1_load_1" [gf2_arithmetic.cpp:100]   --->   Operation 301 'call' 'R_y_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 51> <Delay = 1.58>
ST_55 : Operation 302 [1/2] (0.00ns)   --->   "%lambda_V_8 = call i166 @bf_mult.1, i166 %lambda_V_7, i163 %R_y_V_4_1_load_1" [gf2_arithmetic.cpp:97]   --->   Operation 302 'call' 'lambda_V_8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 303 [2/2] (1.58ns)   --->   "%call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_113, i166 %lambda_V_8, i166 %R_x_V_1_load_1, i166 %p_Val2_29_loc" [gf2_arithmetic.cpp:97]   --->   Operation 303 'call' 'call_ln97' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 52> <Delay = 1.55>
ST_56 : Operation 304 [1/2] (1.55ns)   --->   "%call_ln97 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_113, i166 %lambda_V_8, i166 %R_x_V_1_load_1, i166 %p_Val2_29_loc" [gf2_arithmetic.cpp:97]   --->   Operation 304 'call' 'call_ln97' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 53> <Delay = 4.69>
ST_57 : Operation 305 [1/1] (0.00ns)   --->   "%p_Val2_29_loc_load = load i166 %p_Val2_29_loc"   --->   Operation 305 'load' 'p_Val2_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 306 [2/2] (4.69ns)   --->   "%R_x_V = call i166 @bf_mult.2, i166 %p_Val2_29_loc_load" [gf2_arithmetic.cpp:101]   --->   Operation 306 'call' 'R_x_V' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 307 [1/1] (1.03ns)   --->   "%lambda_V_9 = xor i166 %p_Val2_29_loc_load, i166 1"   --->   Operation 307 'xor' 'lambda_V_9' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 54> <Delay = 1.58>
ST_58 : Operation 308 [1/2] (0.00ns)   --->   "%R_x_V = call i166 @bf_mult.2, i166 %p_Val2_29_loc_load" [gf2_arithmetic.cpp:101]   --->   Operation 308 'call' 'R_x_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 309 [2/2] (1.58ns)   --->   "%call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_114, i166 %R_x_V, i166 %lambda_V_9, i166 %p_Val2_31_loc" [gf2_arithmetic.cpp:101]   --->   Operation 309 'call' 'call_ln101' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 55> <Delay = 1.55>
ST_59 : Operation 310 [1/2] (1.55ns)   --->   "%call_ln101 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_114, i166 %R_x_V, i166 %lambda_V_9, i166 %p_Val2_31_loc" [gf2_arithmetic.cpp:101]   --->   Operation 310 'call' 'call_ln101' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 56> <Delay = 4.69>
ST_60 : Operation 311 [1/1] (0.00ns)   --->   "%p_Val2_31_loc_load = load i166 %p_Val2_31_loc"   --->   Operation 311 'load' 'p_Val2_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 312 [1/1] (0.00ns)   --->   "%empty_134 = trunc i166 %p_Val2_31_loc_load"   --->   Operation 312 'trunc' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 313 [2/2] (4.69ns)   --->   "%lambda_V_10 = call i166 @bf_mult.1, i166 %lambda_V_9, i163 %empty_134" [gf2_arithmetic.cpp:104]   --->   Operation 313 'call' 'lambda_V_10' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 57> <Delay = 1.58>
ST_61 : Operation 314 [1/2] (0.00ns)   --->   "%lambda_V_10 = call i166 @bf_mult.1, i166 %lambda_V_9, i163 %empty_134" [gf2_arithmetic.cpp:104]   --->   Operation 314 'call' 'lambda_V_10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 315 [2/2] (1.58ns)   --->   "%call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_115, i166 %R_y_V_1, i166 %lambda_V_10, i166 %R_y_V_5_loc" [gf2_arithmetic.cpp:100]   --->   Operation 315 'call' 'call_ln100' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 58> <Delay = 1.55>
ST_62 : Operation 316 [1/2] (1.55ns)   --->   "%call_ln100 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_115, i166 %R_y_V_1, i166 %lambda_V_10, i166 %R_y_V_5_loc" [gf2_arithmetic.cpp:100]   --->   Operation 316 'call' 'call_ln100' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 59> <Delay = 5.15>
ST_63 : Operation 317 [1/1] (0.00ns)   --->   "%R_y_V_5_loc_load = load i166 %R_y_V_5_loc"   --->   Operation 317 'load' 'R_y_V_5_loc_load' <Predicate = (!icmp_ln1064_1)> <Delay = 0.00>
ST_63 : Operation 318 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit"   --->   Operation 318 'br' 'br_ln0' <Predicate = (!icmp_ln1064_1)> <Delay = 1.58>
ST_63 : Operation 319 [1/1] (0.00ns)   --->   "%R_x_V_2 = phi i166 %p_Val2_31_loc_load, void %codeRepl17, i166 0, void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit"   --->   Operation 319 'phi' 'R_x_V_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 320 [1/1] (0.00ns)   --->   "%R_y_V = phi i166 %R_y_V_5_loc_load, void %codeRepl17, i166 0, void %_Z14m_n_parameters6ap_intILi6EERiS1_.exit"   --->   Operation 320 'phi' 'R_y_V' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 321 [1/1] (2.47ns)   --->   "%icmp_ln63_1 = icmp_ne  i32 %m_1, i32 0" [module.cpp:63]   --->   Operation 321 'icmp' 'icmp_ln63_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 322 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_eq  i32 %sext_ln54, i32 %n" [module.cpp:63]   --->   Operation 322 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 323 [1/1] (0.97ns)   --->   "%and_ln63 = and i1 %icmp_ln63_1, i1 %icmp_ln63" [module.cpp:63]   --->   Operation 323 'and' 'and_ln63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 324 [1/1] (1.70ns)   --->   "%br_ln62 = br i1 %and_ln63, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge, void" [module.cpp:62]   --->   Operation 324 'br' 'br_ln62' <Predicate = true> <Delay = 1.70>
ST_63 : Operation 325 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %m_1, i32 4294967295" [module.cpp:66]   --->   Operation 325 'add' 'add_ln66' <Predicate = (and_ln63)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 326 [1/1] (1.73ns)   --->   "%add_ln66_1 = add i4 %trunc_ln52, i4 15" [module.cpp:66]   --->   Operation 326 'add' 'add_ln66_1' <Predicate = (and_ln63)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln66, i32 31" [module.cpp:66]   --->   Operation 327 'bitselect' 'tmp_17' <Predicate = (and_ln63)> <Delay = 0.00>
ST_63 : Operation 328 [1/1] (1.73ns)   --->   "%sub_ln66 = sub i4 1, i4 %trunc_ln52" [module.cpp:66]   --->   Operation 328 'sub' 'sub_ln66' <Predicate = (and_ln63)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %sub_ln66, i32 1, i32 3" [module.cpp:66]   --->   Operation 329 'partselect' 'trunc_ln66_2' <Predicate = (and_ln63)> <Delay = 0.00>
ST_63 : Operation 330 [1/1] (1.65ns)   --->   "%sub_ln66_1 = sub i3 0, i3 %trunc_ln66_2" [module.cpp:66]   --->   Operation 330 'sub' 'sub_ln66_1' <Predicate = (and_ln63)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln66_1, i32 1, i32 3" [module.cpp:66]   --->   Operation 331 'partselect' 'trunc_ln66_3' <Predicate = (and_ln63)> <Delay = 0.00>
ST_63 : Operation 332 [1/1] (0.98ns)   --->   "%select_ln66 = select i1 %tmp_17, i3 %sub_ln66_1, i3 %trunc_ln66_3" [module.cpp:66]   --->   Operation 332 'select' 'select_ln66' <Predicate = (and_ln63)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 60> <Delay = 3.25>
ST_64 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %select_ln66" [module.cpp:66]   --->   Operation 333 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 334 [1/1] (0.00ns)   --->   "%x_V = getelementptr i166 %values_x_V, i64 0, i64 %zext_ln66" [module.cpp:66]   --->   Operation 334 'getelementptr' 'x_V' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 335 [1/1] (0.00ns)   --->   "%y_V = getelementptr i166 %values_y_V, i64 0, i64 %zext_ln66" [module.cpp:66]   --->   Operation 335 'getelementptr' 'y_V' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %p_Result_s, void, void %codeRepl20" [module.cpp:64]   --->   Operation 336 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 337 [2/2] (3.25ns)   --->   "%x_V_load_1 = load i3 %x_V" [module.cpp:69]   --->   Operation 337 'load' 'x_V_load_1' <Predicate = (!p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_64 : Operation 338 [2/2] (3.25ns)   --->   "%y_V_load_1 = load i3 %y_V" [module.cpp:69]   --->   Operation 338 'load' 'y_V_load_1' <Predicate = (!p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_64 : Operation 339 [2/2] (3.25ns)   --->   "%y_V_load = load i3 %y_V" [module.cpp:66]   --->   Operation 339 'load' 'y_V_load' <Predicate = (p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_64 : Operation 340 [2/2] (3.25ns)   --->   "%x_V_load = load i3 %x_V" [module.cpp:66]   --->   Operation 340 'load' 'x_V_load' <Predicate = (p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>

State 65 <SV = 61> <Delay = 3.25>
ST_65 : Operation 341 [1/2] (3.25ns)   --->   "%x_V_load_1 = load i3 %x_V" [module.cpp:69]   --->   Operation 341 'load' 'x_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_65 : Operation 342 [1/2] (3.25ns)   --->   "%y_V_load_1 = load i3 %y_V" [module.cpp:69]   --->   Operation 342 'load' 'y_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>

State 66 <SV = 62> <Delay = 7.30>
ST_66 : Operation 343 [2/2] (7.30ns)   --->   "%call_ret = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load_1, i166 %y_V_load_1" [module.cpp:69]   --->   Operation 343 'call' 'call_ret' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 63> <Delay = 1.94>
ST_67 : Operation 344 [1/2] (1.94ns)   --->   "%call_ret = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load_1, i166 %y_V_load_1" [module.cpp:69]   --->   Operation 344 'call' 'call_ret' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 345 [1/1] (0.00ns)   --->   "%R_x_V_3 = extractvalue i332 %call_ret" [module.cpp:69]   --->   Operation 345 'extractvalue' 'R_x_V_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 346 [1/1] (0.00ns)   --->   "%R_y_V_3 = extractvalue i332 %call_ret" [module.cpp:69]   --->   Operation 346 'extractvalue' 'R_y_V_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 347 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge"   --->   Operation 347 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>

State 68 <SV = 61> <Delay = 4.84>
ST_68 : Operation 348 [1/1] (0.00ns)   --->   "%y_tmp_V_1_load = load i166 %y_tmp_V_1"   --->   Operation 348 'load' 'y_tmp_V_1_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 349 [1/2] (3.25ns)   --->   "%y_V_load = load i3 %y_V" [module.cpp:66]   --->   Operation 349 'load' 'y_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_68 : Operation 350 [1/2] (3.25ns)   --->   "%x_V_load = load i3 %x_V" [module.cpp:66]   --->   Operation 350 'load' 'x_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 166> <Depth = 8> <RAM>
ST_68 : Operation 351 [2/2] (1.58ns)   --->   "%call_ln66 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_116, i166 %y_tmp_V_1_load, i166 %x_V_load, i166 %y_V_load, i166 %p_Val2_37_loc" [module.cpp:66]   --->   Operation 351 'call' 'call_ln66' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 62> <Delay = 1.55>
ST_69 : Operation 352 [1/2] (1.55ns)   --->   "%call_ln66 = call void @Radix2wECC_Pipeline_VITIS_LOOP_33_116, i166 %y_tmp_V_1_load, i166 %x_V_load, i166 %y_V_load, i166 %p_Val2_37_loc" [module.cpp:66]   --->   Operation 352 'call' 'call_ln66' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 63> <Delay = 7.30>
ST_70 : Operation 353 [1/1] (0.00ns)   --->   "%p_Val2_37_loc_load = load i166 %p_Val2_37_loc"   --->   Operation 353 'load' 'p_Val2_37_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 354 [2/2] (7.30ns)   --->   "%call_ret2 = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load, i166 %p_Val2_37_loc_load" [module.cpp:67]   --->   Operation 354 'call' 'call_ret2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln68 = store i166 %p_Val2_37_loc_load, i166 %y_tmp_V_1" [module.cpp:68]   --->   Operation 355 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>

State 71 <SV = 64> <Delay = 5.24>
ST_71 : Operation 356 [1/2] (1.94ns)   --->   "%call_ret2 = call i332 @point_add, i166 %R_x_V_2, i166 %R_y_V, i166 %x_V_load, i166 %p_Val2_37_loc_load" [module.cpp:67]   --->   Operation 356 'call' 'call_ret2' <Predicate = (and_ln63 & p_Result_s)> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 357 [1/1] (0.00ns)   --->   "%R_x_V_4 = extractvalue i332 %call_ret2" [module.cpp:67]   --->   Operation 357 'extractvalue' 'R_x_V_4' <Predicate = (and_ln63 & p_Result_s)> <Delay = 0.00>
ST_71 : Operation 358 [1/1] (0.00ns)   --->   "%R_y_V_2 = extractvalue i332 %call_ret2" [module.cpp:67]   --->   Operation 358 'extractvalue' 'R_y_V_2' <Predicate = (and_ln63 & p_Result_s)> <Delay = 0.00>
ST_71 : Operation 359 [1/1] (1.70ns)   --->   "%br_ln68 = br void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit._crit_edge" [module.cpp:68]   --->   Operation 359 'br' 'br_ln68' <Predicate = (and_ln63 & p_Result_s)> <Delay = 1.70>
ST_71 : Operation 360 [1/1] (0.00ns)   --->   "%R_y_V_4_4_in = phi i166 %R_y_V_2, void %codeRepl20, i166 %R_y_V_3, void, i166 %R_y_V, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit"   --->   Operation 360 'phi' 'R_y_V_4_4_in' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 361 [1/1] (0.00ns)   --->   "%R_x_V_5 = phi i166 %R_x_V_4, void %codeRepl20, i166 %R_x_V_3, void, i166 %R_x_V_2, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit"   --->   Operation 361 'phi' 'R_x_V_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i166 %R_y_V_4_4_in" [gf2_arithmetic.cpp:92]   --->   Operation 362 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 363 [1/1] (1.73ns)   --->   "%k_2 = add i4 %select_ln53, i4 15" [module.cpp:54]   --->   Operation 363 'add' 'k_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 364 [1/1] (1.58ns)   --->   "%store_ln53 = store i8 %add_ln53, i8 %indvar_flatten" [module.cpp:53]   --->   Operation 364 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_71 : Operation 365 [1/1] (1.58ns)   --->   "%store_ln53 = store i7 %select_ln53_1, i7 %i_24" [module.cpp:53]   --->   Operation 365 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_71 : Operation 366 [1/1] (1.58ns)   --->   "%store_ln92 = store i163 %trunc_ln92, i163 %R_y_V_4_1" [gf2_arithmetic.cpp:92]   --->   Operation 366 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_71 : Operation 367 [1/1] (1.58ns)   --->   "%store_ln67 = store i166 %R_x_V_5, i166 %R_x_V_1" [module.cpp:67]   --->   Operation 367 'store' 'store_ln67' <Predicate = true> <Delay = 1.58>
ST_71 : Operation 368 [1/1] (1.58ns)   --->   "%store_ln54 = store i4 %k_2, i4 %k_1" [module.cpp:54]   --->   Operation 368 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_71 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15generate_pointsP5Point6ap_intILi166EES2_.exit.preheader"   --->   Operation 369 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 72 <SV = 43> <Delay = 7.30>
ST_72 : Operation 370 [1/2] (0.00ns)   --->   "%call_ln414 = call void @Radix2wECC_Pipeline_VITIS_LOOP_77_7, i192 %p_Result_42, i32 %buff2, i192 %p_Result_43, i32 %buff3"   --->   Operation 370 'call' 'call_ln414' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 371 [1/1] (7.30ns)   --->   "%empty_137 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [module.cpp:81]   --->   Operation 371 'writereq' 'empty_137' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 44> <Delay = 0.00>
ST_73 : Operation 372 [2/2] (0.00ns)   --->   "%call_ln28 = call void @Radix2wECC_Pipeline_17, i32 %gmem, i62 %trunc_ln5, i32 %buff2" [module.cpp:28]   --->   Operation 372 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 45> <Delay = 0.00>
ST_74 : Operation 373 [1/2] (0.00ns)   --->   "%call_ln28 = call void @Radix2wECC_Pipeline_17, i32 %gmem, i62 %trunc_ln5, i32 %buff2" [module.cpp:28]   --->   Operation 373 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 46> <Delay = 7.30>
ST_75 : Operation 374 [5/5] (7.30ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [module.cpp:82]   --->   Operation 374 'writeresp' 'empty_138' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 375 [1/1] (7.30ns)   --->   "%empty_139 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 6" [module.cpp:82]   --->   Operation 375 'writereq' 'empty_139' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 47> <Delay = 7.30>
ST_76 : Operation 376 [4/5] (7.30ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [module.cpp:82]   --->   Operation 376 'writeresp' 'empty_138' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 48> <Delay = 7.30>
ST_77 : Operation 377 [3/5] (7.30ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [module.cpp:82]   --->   Operation 377 'writeresp' 'empty_138' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 49> <Delay = 7.30>
ST_78 : Operation 378 [2/5] (7.30ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [module.cpp:82]   --->   Operation 378 'writeresp' 'empty_138' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 50> <Delay = 7.30>
ST_79 : Operation 379 [1/5] (7.30ns)   --->   "%empty_138 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [module.cpp:82]   --->   Operation 379 'writeresp' 'empty_138' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 51> <Delay = 0.00>
ST_80 : Operation 380 [2/2] (0.00ns)   --->   "%call_ln29 = call void @Radix2wECC_Pipeline_18, i32 %gmem, i62 %trunc_ln6, i32 %buff3" [module.cpp:29]   --->   Operation 380 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 52> <Delay = 0.00>
ST_81 : Operation 381 [1/2] (0.00ns)   --->   "%call_ln29 = call void @Radix2wECC_Pipeline_18, i32 %gmem, i62 %trunc_ln6, i32 %buff3" [module.cpp:29]   --->   Operation 381 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 53> <Delay = 7.30>
ST_82 : Operation 382 [5/5] (7.30ns)   --->   "%empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [module.cpp:83]   --->   Operation 382 'writeresp' 'empty_140' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 54> <Delay = 7.30>
ST_83 : Operation 383 [4/5] (7.30ns)   --->   "%empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [module.cpp:83]   --->   Operation 383 'writeresp' 'empty_140' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 55> <Delay = 7.30>
ST_84 : Operation 384 [3/5] (7.30ns)   --->   "%empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [module.cpp:83]   --->   Operation 384 'writeresp' 'empty_140' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 56> <Delay = 7.30>
ST_85 : Operation 385 [2/5] (7.30ns)   --->   "%empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [module.cpp:83]   --->   Operation 385 'writeresp' 'empty_140' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 57> <Delay = 7.30>
ST_86 : Operation 386 [1/5] (7.30ns)   --->   "%empty_140 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [module.cpp:83]   --->   Operation 386 'writeresp' 'empty_140' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 387 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [module.cpp:83]   --->   Operation 387 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('y_o') on port 'y_o' [7]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', module.cpp:27) [38]  (0 ns)
	bus request operation ('empty', module.cpp:27) on port 'gmem' (module.cpp:27) [39]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', module.cpp:27) on port 'gmem' (module.cpp:27) [39]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', module.cpp:27) on port 'gmem' (module.cpp:27) [39]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', module.cpp:27) on port 'gmem' (module.cpp:27) [39]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', module.cpp:27) on port 'gmem' (module.cpp:27) [39]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', module.cpp:27) on port 'gmem' (module.cpp:27) [39]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', module.cpp:27) on port 'gmem' (module.cpp:27) [39]  (7.3 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', module.cpp:28) [43]  (0 ns)
	bus request operation ('empty_130', module.cpp:28) on port 'gmem' (module.cpp:28) [44]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_130', module.cpp:28) on port 'gmem' (module.cpp:28) [44]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_130', module.cpp:28) on port 'gmem' (module.cpp:28) [44]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_130', module.cpp:28) on port 'gmem' (module.cpp:28) [44]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_130', module.cpp:28) on port 'gmem' (module.cpp:28) [44]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_130', module.cpp:28) on port 'gmem' (module.cpp:28) [44]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_130', module.cpp:28) on port 'gmem' (module.cpp:28) [44]  (7.3 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', module.cpp:29) [48]  (0 ns)
	bus request operation ('empty_131', module.cpp:29) on port 'gmem' (module.cpp:29) [49]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_131', module.cpp:29) on port 'gmem' (module.cpp:29) [49]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_131', module.cpp:29) on port 'gmem' (module.cpp:29) [49]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_131', module.cpp:29) on port 'gmem' (module.cpp:29) [49]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_131', module.cpp:29) on port 'gmem' (module.cpp:29) [49]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_131', module.cpp:29) on port 'gmem' (module.cpp:29) [49]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_131', module.cpp:29) on port 'gmem' (module.cpp:29) [49]  (7.3 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 3.82ns
The critical path consists of the following:
	'load' operation ('b_V_loc_load') on local variable 'b_V_loc' [54]  (0 ns)
	'icmp' operation ('icmp_ln1064') [63]  (3.82 ns)

 <State 31>: 4.69ns
The critical path consists of the following:
	'call' operation ('tmp.y.V', gf2_arithmetic.cpp:100) to 'bf_mult.2' [70]  (4.69 ns)

 <State 32>: 4.69ns
The critical path consists of the following:
	'call' operation ('lambda.V', gf2_arithmetic.cpp:96) to 'bf_inv' [66]  (0 ns)
	'call' operation ('lambda.V', gf2_arithmetic.cpp:97) to 'bf_mult.1' [67]  (4.69 ns)

 <State 33>: 1.59ns
The critical path consists of the following:
	'call' operation ('lambda.V', gf2_arithmetic.cpp:97) to 'bf_mult.1' [67]  (0 ns)
	'call' operation ('call_ln97', gf2_arithmetic.cpp:97) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' [68]  (1.59 ns)

 <State 34>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln97', gf2_arithmetic.cpp:97) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_110' [68]  (1.55 ns)

 <State 35>: 4.69ns
The critical path consists of the following:
	'load' operation ('p_Val2_loc_load') on local variable 'p_Val2_loc' [69]  (0 ns)
	'call' operation ('tmp.x.V', gf2_arithmetic.cpp:101) to 'bf_mult.2' [71]  (4.69 ns)

 <State 36>: 2.62ns
The critical path consists of the following:
	'xor' operation ('lambda.V') [72]  (1.04 ns)
	'call' operation ('call_ln101', gf2_arithmetic.cpp:101) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' [73]  (1.59 ns)

 <State 37>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln101', gf2_arithmetic.cpp:101) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_111' [73]  (1.55 ns)

 <State 38>: 4.69ns
The critical path consists of the following:
	'load' operation ('p_Val2_20_loc_load') on local variable 'p_Val2_20_loc' [74]  (0 ns)
	'call' operation ('lambda.V', gf2_arithmetic.cpp:104) to 'bf_mult.1' [76]  (4.69 ns)

 <State 39>: 1.59ns
The critical path consists of the following:
	'call' operation ('lambda.V', gf2_arithmetic.cpp:104) to 'bf_mult.1' [76]  (0 ns)
	'call' operation ('call_ln100', gf2_arithmetic.cpp:100) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' [77]  (1.59 ns)

 <State 40>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln100', gf2_arithmetic.cpp:100) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_112' [77]  (1.55 ns)

 <State 41>: 1.59ns
The critical path consists of the following:
	'load' operation ('tmp_y_V_loc_load') on local variable 'tmp_y_V_loc' [78]  (0 ns)
	multiplexor before 'phi' operation ('tmp.y.V') with incoming values : ('tmp_y_V_loc_load') [81]  (1.59 ns)
	'phi' operation ('tmp.y.V') with incoming values : ('tmp_y_V_loc_load') [81]  (0 ns)

 <State 42>: 4.9ns
The critical path consists of the following:
	'load' operation ('i', module.cpp:115) on local variable 'i' [87]  (0 ns)
	'add' operation ('add_ln116', module.cpp:116) [95]  (1.65 ns)
	'getelementptr' operation ('values_x_V_addr', module.cpp:116) [97]  (0 ns)
	'load' operation ('values_x_V_load', module.cpp:116) on array 'values_x_V' [99]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'load' operation ('values_x_V_load', module.cpp:116) on array 'values_x_V' [99]  (3.25 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret1', module.cpp:116) to 'point_add' [101]  (7.3 ns)

 <State 45>: 5.2ns
The critical path consists of the following:
	'call' operation ('call_ret1', module.cpp:116) to 'point_add' [101]  (1.95 ns)
	'store' operation ('store_ln117', module.cpp:117) of variable 'tmp1.x.V', module.cpp:116 on array 'values_x_V' [105]  (3.25 ns)

 <State 46>: 6.47ns
The critical path consists of the following:
	'load' operation ('R_x_V_1_load') on local variable 'R.x.V' [248]  (0 ns)
	'call' operation ('call_ln414') to 'Radix2wECC_Pipeline_VITIS_LOOP_77_7' [253]  (4.92 ns)
	blocking operation 1.55 ns on control path)

 <State 47>: 6.32ns
The critical path consists of the following:
	'load' operation ('k_1_load', module.cpp:53) on local variable 'k' [130]  (0 ns)
	'select' operation ('select_ln53_1', module.cpp:53) [137]  (0.993 ns)
	'call' operation ('call_ln53', module.cpp:53) to 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' [142]  (5.33 ns)

 <State 48>: 2.72ns
The critical path consists of the following:
	'call' operation ('call_ln53', module.cpp:53) to 'Radix2wECC_Pipeline_VITIS_LOOP_56_6' [142]  (2.72 ns)

 <State 49>: 1.56ns
The critical path consists of the following:
	'load' operation ('slice_V_1_loc_load') on local variable 'slice_V_1_loc' [143]  (0 ns)
	'add' operation ('add_ln86', module.cpp:86) [154]  (1.56 ns)

 <State 50>: 6.67ns
The critical path consists of the following:
	'add' operation ('add_ln86_1', module.cpp:86) [156]  (1.56 ns)
	'add' operation ('add_ln86_2', module.cpp:86) [158]  (1.74 ns)
	'sub' operation ('Q', module.cpp:86) [164]  (1.78 ns)
	'call' operation ('call_ln86', module.cpp:86) to 'Radix2wECC_Pipeline_VITIS_LOOP_92_1' [168]  (1.59 ns)

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 3.82ns
The critical path consists of the following:
	'load' operation ('R_x_V_1_load_1') on local variable 'R.x.V' [178]  (0 ns)
	'icmp' operation ('icmp_ln1064_1') [180]  (3.82 ns)

 <State 53>: 4.69ns
The critical path consists of the following:
	'call' operation ('R.y.V', gf2_arithmetic.cpp:100) to 'bf_mult.2' [188]  (4.69 ns)

 <State 54>: 4.69ns
The critical path consists of the following:
	'load' operation ('R_y_V_4_1_load_1', gf2_arithmetic.cpp:97) on local variable 'R_y_V_4_1' [183]  (0 ns)
	'call' operation ('lambda.V', gf2_arithmetic.cpp:97) to 'bf_mult.1' [185]  (4.69 ns)

 <State 55>: 1.59ns
The critical path consists of the following:
	'call' operation ('lambda.V', gf2_arithmetic.cpp:97) to 'bf_mult.1' [185]  (0 ns)
	'call' operation ('call_ln97', gf2_arithmetic.cpp:97) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' [186]  (1.59 ns)

 <State 56>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln97', gf2_arithmetic.cpp:97) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_113' [186]  (1.55 ns)

 <State 57>: 4.69ns
The critical path consists of the following:
	'load' operation ('p_Val2_29_loc_load') on local variable 'p_Val2_29_loc' [187]  (0 ns)
	'call' operation ('R.x.V', gf2_arithmetic.cpp:101) to 'bf_mult.2' [189]  (4.69 ns)

 <State 58>: 1.59ns
The critical path consists of the following:
	'call' operation ('R.x.V', gf2_arithmetic.cpp:101) to 'bf_mult.2' [189]  (0 ns)
	'call' operation ('call_ln101', gf2_arithmetic.cpp:101) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' [191]  (1.59 ns)

 <State 59>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln101', gf2_arithmetic.cpp:101) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_114' [191]  (1.55 ns)

 <State 60>: 4.69ns
The critical path consists of the following:
	'load' operation ('p_Val2_31_loc_load') on local variable 'p_Val2_31_loc' [192]  (0 ns)
	'call' operation ('lambda.V', gf2_arithmetic.cpp:104) to 'bf_mult.1' [194]  (4.69 ns)

 <State 61>: 1.59ns
The critical path consists of the following:
	'call' operation ('lambda.V', gf2_arithmetic.cpp:104) to 'bf_mult.1' [194]  (0 ns)
	'call' operation ('call_ln100', gf2_arithmetic.cpp:100) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' [195]  (1.59 ns)

 <State 62>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln100', gf2_arithmetic.cpp:100) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_115' [195]  (1.55 ns)

 <State 63>: 5.16ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln63_1', module.cpp:63) [201]  (2.47 ns)
	'and' operation ('and_ln63', module.cpp:63) [203]  (0.978 ns)
	multiplexor before 'phi' operation ('R.y.V') with incoming values : ('R_y_V_5_loc_load') ('R.y.V', module.cpp:69) ('R.y.V', module.cpp:67) [237]  (1.71 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('x.V', module.cpp:66) [215]  (0 ns)
	'load' operation ('x_V_load_1', module.cpp:69) on array 'values_x_V' [219]  (3.25 ns)

 <State 65>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_V_load_1', module.cpp:69) on array 'values_x_V' [219]  (3.25 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret', module.cpp:69) to 'point_add' [221]  (7.3 ns)

 <State 67>: 1.95ns
The critical path consists of the following:
	'call' operation ('call_ret', module.cpp:69) to 'point_add' [221]  (1.95 ns)

 <State 68>: 4.84ns
The critical path consists of the following:
	'load' operation ('y_V_load', module.cpp:66) on array 'values_y_V' [227]  (3.25 ns)
	'call' operation ('call_ln66', module.cpp:66) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' [229]  (1.59 ns)

 <State 69>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln66', module.cpp:66) to 'Radix2wECC_Pipeline_VITIS_LOOP_33_116' [229]  (1.55 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	'load' operation ('p_Val2_37_loc_load') on local variable 'p_Val2_37_loc' [230]  (0 ns)
	'call' operation ('call_ret2', module.cpp:67) to 'point_add' [231]  (7.3 ns)

 <State 71>: 5.24ns
The critical path consists of the following:
	'call' operation ('call_ret2', module.cpp:67) to 'point_add' [231]  (1.95 ns)
	multiplexor before 'phi' operation ('R.y.V') with incoming values : ('R_y_V_5_loc_load') ('R.y.V', module.cpp:69) ('R.y.V', module.cpp:67) [237]  (1.71 ns)
	'phi' operation ('R.y.V') with incoming values : ('R_y_V_5_loc_load') ('R.y.V', module.cpp:69) ('R.y.V', module.cpp:67) [237]  (0 ns)
	'store' operation ('store_ln92', gf2_arithmetic.cpp:92) of variable 'trunc_ln92', gf2_arithmetic.cpp:92 on local variable 'R_y_V_4_1' [243]  (1.59 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_137', module.cpp:81) on port 'gmem' (module.cpp:81) [254]  (7.3 ns)

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_138', module.cpp:82) on port 'gmem' (module.cpp:82) [256]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_138', module.cpp:82) on port 'gmem' (module.cpp:82) [256]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_138', module.cpp:82) on port 'gmem' (module.cpp:82) [256]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_138', module.cpp:82) on port 'gmem' (module.cpp:82) [256]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_138', module.cpp:82) on port 'gmem' (module.cpp:82) [256]  (7.3 ns)

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_140', module.cpp:83) on port 'gmem' (module.cpp:83) [259]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_140', module.cpp:83) on port 'gmem' (module.cpp:83) [259]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_140', module.cpp:83) on port 'gmem' (module.cpp:83) [259]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_140', module.cpp:83) on port 'gmem' (module.cpp:83) [259]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_140', module.cpp:83) on port 'gmem' (module.cpp:83) [259]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
