TimeQuest Timing Analyzer report for lab7part3
Tue Apr 05 20:30:51 2016
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'CLOCK_50'
 11. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Recovery: 'VGA|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Recovery: 'CLOCK_50'
 16. Slow Model Removal: 'CLOCK_50'
 17. Slow Model Removal: 'VGA|mypll|altpll_component|pll|clk[0]'
 18. Slow Model Minimum Pulse Width: 'KEY[0]'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CLOCK_50'
 33. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 34. Fast Model Hold: 'CLOCK_50'
 35. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 36. Fast Model Recovery: 'VGA|mypll|altpll_component|pll|clk[0]'
 37. Fast Model Recovery: 'CLOCK_50'
 38. Fast Model Removal: 'CLOCK_50'
 39. Fast Model Removal: 'VGA|mypll|altpll_component|pll|clk[0]'
 40. Fast Model Minimum Pulse Width: 'KEY[0]'
 41. Fast Model Minimum Pulse Width: 'CLOCK_50'
 42. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Progagation Delay
 55. Minimum Progagation Delay
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; lab7part3                                          ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; KEY[0]                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { KEY[0] }                                ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 60.95 MHz  ; 60.95 MHz       ; CLOCK_50                              ;      ;
; 123.27 MHz ; 123.27 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -4.204 ; -7596.909     ;
; VGA|mypll|altpll_component|pll|clk[0] ; 31.888 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -0.357 ; -1.542        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; VGA|mypll|altpll_component|pll|clk[0] ; -1.839 ; -36.544       ;
; CLOCK_50                              ; -0.043 ; -0.344        ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Removal Summary                                     ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -0.349 ; -3.766        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 2.036  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[0]                                ; -1.222 ; -1.222        ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                   ;
+--------+-------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.204 ; tickGenerator:t0|selected_speed[19] ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.715      ; 5.841      ;
; -4.195 ; tickGenerator:t0|selected_speed[19] ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.716      ; 5.833      ;
; -4.190 ; tickGenerator:t0|selected_speed[19] ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.716      ; 5.828      ;
; -4.170 ; tickGenerator:t0|selected_speed[23] ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.909      ; 6.001      ;
; -4.161 ; tickGenerator:t0|selected_speed[23] ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.910      ; 5.993      ;
; -4.156 ; tickGenerator:t0|selected_speed[23] ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.910      ; 5.988      ;
; -4.149 ; tickGenerator:t0|selected_speed[20] ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.437      ; 5.508      ;
; -4.143 ; KEY[0]                              ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.697      ; 7.262      ;
; -4.140 ; tickGenerator:t0|selected_speed[20] ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.438      ; 5.500      ;
; -4.135 ; tickGenerator:t0|selected_speed[20] ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.438      ; 5.495      ;
; -4.134 ; KEY[0]                              ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.698      ; 7.254      ;
; -4.129 ; KEY[0]                              ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.698      ; 7.249      ;
; -4.098 ; tickGenerator:t0|selected_speed[25] ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.666      ; 5.686      ;
; -4.089 ; tickGenerator:t0|selected_speed[25] ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.667      ; 5.678      ;
; -4.084 ; tickGenerator:t0|selected_speed[25] ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.667      ; 5.673      ;
; -4.068 ; KEY[0]                              ; datapath:D0|next_board[921]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.676      ; 7.280      ;
; -4.042 ; tickGenerator:t0|selected_speed[18] ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.463      ; 5.427      ;
; -4.033 ; tickGenerator:t0|selected_speed[18] ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.464      ; 5.419      ;
; -4.028 ; tickGenerator:t0|selected_speed[18] ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.464      ; 5.414      ;
; -3.986 ; tickGenerator:t0|selected_speed[17] ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.911      ; 5.819      ;
; -3.977 ; tickGenerator:t0|selected_speed[17] ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.912      ; 5.811      ;
; -3.975 ; tickGenerator:t0|selected_speed[24] ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.669      ; 5.566      ;
; -3.972 ; tickGenerator:t0|selected_speed[17] ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.912      ; 5.806      ;
; -3.966 ; tickGenerator:t0|selected_speed[24] ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.670      ; 5.558      ;
; -3.961 ; tickGenerator:t0|selected_speed[24] ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.670      ; 5.553      ;
; -3.927 ; tickGenerator:t0|selected_speed[14] ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.466      ; 5.315      ;
; -3.918 ; tickGenerator:t0|selected_speed[14] ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.467      ; 5.307      ;
; -3.913 ; tickGenerator:t0|selected_speed[14] ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.467      ; 5.302      ;
; -3.869 ; tickGenerator:t0|selected_speed[15] ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.457      ; 5.248      ;
; -3.860 ; tickGenerator:t0|selected_speed[15] ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.458      ; 5.240      ;
; -3.855 ; tickGenerator:t0|selected_speed[15] ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.458      ; 5.235      ;
; -3.810 ; tickGenerator:t0|selected_speed[16] ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.436      ; 5.168      ;
; -3.801 ; tickGenerator:t0|selected_speed[16] ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.437      ; 5.160      ;
; -3.796 ; tickGenerator:t0|selected_speed[16] ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.437      ; 5.155      ;
; -3.643 ; KEY[0]                              ; control:C0|current_state.S_LOAD_NEXT                      ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.697      ; 7.262      ;
; -3.634 ; KEY[0]                              ; control:C0|current_state.S_RESET_LOAD                     ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.698      ; 7.254      ;
; -3.629 ; KEY[0]                              ; control:C0|current_state.S_DISPLAY_AND_COUNT              ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.698      ; 7.249      ;
; -3.596 ; KEY[0]                              ; datapath:D0|next_board[297]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.670      ; 6.802      ;
; -3.593 ; KEY[0]                              ; datapath:D0|next_board[301]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.670      ; 6.799      ;
; -3.592 ; KEY[0]                              ; datapath:D0|next_board[289]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.670      ; 6.798      ;
; -3.578 ; KEY[0]                              ; datapath:D0|next_board[267]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.667      ; 6.781      ;
; -3.568 ; KEY[0]                              ; datapath:D0|next_board[921]                               ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.676      ; 7.280      ;
; -3.568 ; KEY[0]                              ; datapath:D0|next_board[336]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.674      ; 6.778      ;
; -3.562 ; KEY[0]                              ; datapath:D0|next_board[790]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.648      ; 6.746      ;
; -3.557 ; KEY[0]                              ; datapath:D0|next_board[934]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.648      ; 6.741      ;
; -3.522 ; KEY[0]                              ; datapath:D0|next_board[962]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.662      ; 6.720      ;
; -3.514 ; KEY[0]                              ; datapath:D0|next_board[984]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.669      ; 6.719      ;
; -3.513 ; KEY[0]                              ; datapath:D0|next_board[992]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.669      ; 6.718      ;
; -3.501 ; KEY[0]                              ; datapath:D0|next_board[494]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.686      ; 6.723      ;
; -3.489 ; KEY[0]                              ; datapath:D0|next_board[254]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.687      ; 6.712      ;
; -3.485 ; KEY[0]                              ; datapath:D0|next_board[1547]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.684      ; 6.705      ;
; -3.484 ; KEY[0]                              ; datapath:D0|next_board[651]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.684      ; 6.704      ;
; -3.484 ; KEY[0]                              ; datapath:D0|next_board[250]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.687      ; 6.707      ;
; -3.483 ; KEY[0]                              ; datapath:D0|next_board[1331]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.684      ; 6.703      ;
; -3.481 ; KEY[0]                              ; datapath:D0|next_board[427]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.629      ; 6.646      ;
; -3.480 ; KEY[0]                              ; datapath:D0|next_board[169]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.629      ; 6.645      ;
; -3.478 ; KEY[0]                              ; datapath:D0|next_board[454]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.693      ; 6.707      ;
; -3.447 ; KEY[0]                              ; datapath:D0|next_board[1525]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.641      ; 6.624      ;
; -3.447 ; KEY[0]                              ; datapath:D0|next_board[554]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.664      ; 6.647      ;
; -3.444 ; KEY[0]                              ; datapath:D0|next_board[84]                                ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.674      ; 6.654      ;
; -3.443 ; KEY[0]                              ; datapath:D0|next_board[276]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.666      ; 6.645      ;
; -3.441 ; KEY[0]                              ; datapath:D0|next_board[340]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.674      ; 6.651      ;
; -3.419 ; KEY[0]                              ; datapath:D0|next_board[590]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.665      ; 6.620      ;
; -3.411 ; KEY[0]                              ; datapath:D0|next_board[1381]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.666      ; 6.613      ;
; -3.409 ; KEY[0]                              ; datapath:D0|next_board[106]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.663      ; 6.608      ;
; -3.408 ; KEY[0]                              ; datapath:D0|next_board[592]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.671      ; 6.615      ;
; -3.404 ; tickGenerator:t0|selected_speed[14] ; tickGenerator:t0|hertzCount[25]~_emulated                 ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.419      ; 4.859      ;
; -3.400 ; KEY[0]                              ; datapath:D0|next_board[756]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.668      ; 6.604      ;
; -3.388 ; KEY[0]                              ; datapath:D0|next_board[206]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.680      ; 6.604      ;
; -3.385 ; tickGenerator:t0|selected_speed[20] ; tickGenerator:t0|hertzCount[25]~_emulated                 ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.390      ; 4.811      ;
; -3.385 ; KEY[0]                              ; datapath:D0|next_board[1518]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.686      ; 6.607      ;
; -3.381 ; KEY[0]                              ; datapath:D0|next_board[492]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.686      ; 6.603      ;
; -3.378 ; KEY[0]                              ; datapath:D0|next_board[660]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.673      ; 6.587      ;
; -3.369 ; KEY[0]                              ; datapath:D0|next_board[410]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.693      ; 6.598      ;
; -3.366 ; KEY[0]                              ; datapath:D0|next_board[1478]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.693      ; 6.595      ;
; -3.358 ; KEY[0]                              ; datapath:D0|next_board[173]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.656      ; 6.550      ;
; -3.358 ; KEY[0]                              ; datapath:D0|next_board[13]                                ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.656      ; 6.550      ;
; -3.354 ; KEY[0]                              ; datapath:D0|next_board[396]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.669      ; 6.559      ;
; -3.348 ; KEY[0]                              ; datapath:D0|next_board[140]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.669      ; 6.553      ;
; -3.343 ; KEY[0]                              ; datapath:D0|next_board[260]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.680      ; 6.559      ;
; -3.342 ; KEY[0]                              ; datapath:D0|next_board[1088]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.664      ; 6.542      ;
; -3.342 ; KEY[0]                              ; datapath:D0|next_board[187]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.653      ; 6.531      ;
; -3.333 ; KEY[0]                              ; datapath:D0|next_board[1184]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.663      ; 6.532      ;
; -3.333 ; KEY[0]                              ; datapath:D0|next_board[1482]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.693      ; 6.562      ;
; -3.332 ; KEY[0]                              ; datapath:D0|next_board[171]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.653      ; 6.521      ;
; -3.331 ; KEY[0]                              ; datapath:D0|next_board[1420]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.663      ; 6.530      ;
; -3.330 ; KEY[0]                              ; datapath:D0|next_board[566]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.664      ; 6.530      ;
; -3.326 ; KEY[0]                              ; datapath:D0|next_board[238]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.670      ; 6.532      ;
; -3.325 ; KEY[0]                              ; datapath:D0|next_board[1378]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.664      ; 6.525      ;
; -3.323 ; KEY[0]                              ; datapath:D0|next_board[80]                                ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.668      ; 6.527      ;
; -3.321 ; tickGenerator:t0|selected_speed[19] ; control:C0|current_state.S_LOAD_NEXT~_Duplicate_1         ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.719      ; 5.076      ;
; -3.319 ; KEY[0]                              ; datapath:D0|next_board[661]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.674      ; 6.529      ;
; -3.317 ; KEY[0]                              ; datapath:D0|next_board[645]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.674      ; 6.527      ;
; -3.313 ; tickGenerator:t0|selected_speed[19] ; control:C0|current_state.S_RESET_LOAD~_Duplicate_1        ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.719      ; 5.068      ;
; -3.313 ; KEY[0]                              ; datapath:D0|next_board[582]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.689      ; 6.538      ;
; -3.312 ; tickGenerator:t0|selected_speed[14] ; tickGenerator:t0|hertzCount[24]~_emulated                 ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.419      ; 4.767      ;
; -3.311 ; tickGenerator:t0|selected_speed[19] ; control:C0|current_state.S_DISPLAY_AND_COUNT~_Duplicate_1 ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.719      ; 5.066      ;
; -3.311 ; KEY[0]                              ; datapath:D0|next_board[932]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.666      ; 6.513      ;
; -3.310 ; KEY[0]                              ; datapath:D0|next_board[1062]                              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.668      ; 6.514      ;
; -3.309 ; KEY[0]                              ; datapath:D0|next_board[177]                               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.680      ; 6.525      ;
+--------+-------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.888 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.153      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.930 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.111      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.963 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.078      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.986 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.049      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 31.994 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 8.047      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.028 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 8.007      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.057 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 7.984      ;
; 32.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 7.974      ;
; 32.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 7.974      ;
; 32.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 7.974      ;
; 32.061 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 7.974      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.357 ; tickGenerator:t0|selected_speed[17] ; tickGenerator:t0|hertzCount[17]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.864      ; 0.773      ;
; -0.350 ; tickGenerator:t0|selected_speed[23] ; tickGenerator:t0|hertzCount[23]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.862      ; 0.778      ;
; -0.300 ; tickGenerator:t0|selected_speed[19] ; tickGenerator:t0|hertzCount[19]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.668      ; 0.634      ;
; -0.299 ; tickGenerator:t0|selected_speed[19] ; tickGenerator:t0|hertzCount[12]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.668      ; 0.635      ;
; -0.236 ; tickGenerator:t0|selected_speed[23] ; tickGenerator:t0|hertzCount[21]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.862      ; 0.892      ;
; 0.025  ; tickGenerator:t0|selected_speed[25] ; tickGenerator:t0|hertzCount[6]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.618      ; 0.909      ;
; 0.050  ; tickGenerator:t0|selected_speed[24] ; tickGenerator:t0|hertzCount[24]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.622      ; 0.938      ;
; 0.051  ; tickGenerator:t0|selected_speed[24] ; tickGenerator:t0|hertzCount[7]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.622      ; 0.939      ;
; 0.063  ; tickGenerator:t0|selected_speed[25] ; tickGenerator:t0|hertzCount[22]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.619      ; 0.948      ;
; 0.063  ; tickGenerator:t0|selected_speed[25] ; tickGenerator:t0|hertzCount[25]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.619      ; 0.948      ;
; 0.229  ; tickGenerator:t0|selected_speed[18] ; tickGenerator:t0|hertzCount[13]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.416      ; 0.911      ;
; 0.231  ; tickGenerator:t0|selected_speed[18] ; tickGenerator:t0|hertzCount[18]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.416      ; 0.913      ;
; 0.261  ; tickGenerator:t0|selected_speed[20] ; tickGenerator:t0|hertzCount[10]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.389      ; 0.916      ;
; 0.282  ; tickGenerator:t0|selected_speed[20] ; tickGenerator:t0|hertzCount[20]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.390      ; 0.938      ;
; 0.362  ; tickGenerator:t0|selected_speed[15] ; tickGenerator:t0|hertzCount[15]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.410      ; 1.038      ;
; 0.391  ; tickGenerator:t0|hertzCount[0]      ; tickGenerator:t0|hertzCount[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|emit_reset_load         ; datapath:D0|emit_reset_load               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|emit_conway             ; datapath:D0|emit_conway                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|environmentCycle        ; datapath:D0|environmentCycle              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|ncount[0]               ; datapath:D0|ncount[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|ncount[1]               ; datapath:D0|ncount[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|ncount[2]               ; datapath:D0|ncount[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|ncount[3]               ; datapath:D0|ncount[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|ncount[4]               ; datapath:D0|ncount[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|ncount[5]               ; datapath:D0|ncount[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|ncount[6]               ; datapath:D0|ncount[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|ncount[7]               ; datapath:D0|ncount[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|ncount[8]               ; datapath:D0|ncount[8]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|ncount[9]               ; datapath:D0|ncount[9]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|mcount[0]               ; datapath:D0|mcount[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|mcount[1]               ; datapath:D0|mcount[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|mcount[2]               ; datapath:D0|mcount[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|mcount[3]               ; datapath:D0|mcount[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|mcount[4]               ; datapath:D0|mcount[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|mcount[5]               ; datapath:D0|mcount[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|mcount[6]               ; datapath:D0|mcount[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|mcount[7]               ; datapath:D0|mcount[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|mcount[8]               ; datapath:D0|mcount[8]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|mcount[9]               ; datapath:D0|mcount[9]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|checkEnvironment        ; datapath:D0|checkEnvironment              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|emit_load               ; datapath:D0|emit_load                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1159]        ; datapath:D0|next_board[1159]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[282]         ; datapath:D0|next_board[282]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[278]         ; datapath:D0|next_board[278]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[278]      ; datapath:D0|current_board[278]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[290]         ; datapath:D0|next_board[290]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[286]         ; datapath:D0|next_board[286]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[290]      ; datapath:D0|current_board[290]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[294]         ; datapath:D0|next_board[294]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[298]         ; datapath:D0|next_board[298]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[306]         ; datapath:D0|next_board[306]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[302]         ; datapath:D0|next_board[302]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[302]      ; datapath:D0|current_board[302]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[240]         ; datapath:D0|next_board[240]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[238]         ; datapath:D0|next_board[238]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[238]      ; datapath:D0|current_board[238]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[244]         ; datapath:D0|next_board[244]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[244]      ; datapath:D0|current_board[244]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[242]         ; datapath:D0|next_board[242]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[242]      ; datapath:D0|current_board[242]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[230]         ; datapath:D0|next_board[230]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[232]         ; datapath:D0|next_board[232]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1571]        ; datapath:D0|next_board[1571]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|environment[0]          ; datapath:D0|environment[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|environment[1]          ; datapath:D0|environment[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1575]        ; datapath:D0|next_board[1575]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1575]     ; datapath:D0|current_board[1575]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1591]        ; datapath:D0|next_board[1591]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1587]        ; datapath:D0|next_board[1587]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1579]        ; datapath:D0|next_board[1579]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1579]     ; datapath:D0|current_board[1579]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1583]        ; datapath:D0|next_board[1583]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1599]        ; datapath:D0|next_board[1599]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1595]        ; datapath:D0|next_board[1595]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1547]        ; datapath:D0|next_board[1547]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1563]        ; datapath:D0|next_board[1563]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1563]     ; datapath:D0|current_board[1563]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1551]        ; datapath:D0|next_board[1551]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1551]     ; datapath:D0|current_board[1551]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1567]        ; datapath:D0|next_board[1567]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1567]     ; datapath:D0|current_board[1567]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1559]        ; datapath:D0|next_board[1559]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1543]        ; datapath:D0|next_board[1543]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1543]     ; datapath:D0|current_board[1543]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1539]        ; datapath:D0|next_board[1539]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1539]     ; datapath:D0|current_board[1539]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1555]        ; datapath:D0|next_board[1555]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1555]     ; datapath:D0|current_board[1555]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1569]        ; datapath:D0|next_board[1569]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1569]     ; datapath:D0|current_board[1569]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1589]        ; datapath:D0|next_board[1589]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1589]     ; datapath:D0|current_board[1589]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1573]        ; datapath:D0|next_board[1573]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1585]        ; datapath:D0|next_board[1585]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1585]     ; datapath:D0|current_board[1585]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1577]        ; datapath:D0|next_board[1577]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1593]        ; datapath:D0|next_board[1593]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|current_board[1593]     ; datapath:D0|current_board[1593]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1581]        ; datapath:D0|next_board[1581]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; datapath:D0|next_board[1597]        ; datapath:D0|next_board[1597]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.539 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.007      ;
; 0.809 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.816 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.820 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.842 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.110      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.972 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.245      ;
; 0.976 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.249      ;
; 1.103 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.387      ;
; 1.113 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.386      ;
; 1.124 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.390      ;
; 1.203 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.230 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.496      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.270 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.284 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.550      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.341 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.607      ;
; 1.346 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.612      ;
; 1.347 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.613      ;
; 1.355 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.621      ;
; 1.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.636      ;
; 1.372 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.638      ;
; 1.376 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.642      ;
; 1.376 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.642      ;
; 1.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.643      ;
; 1.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.643      ;
; 1.399 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.665      ;
; 1.417 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.683      ;
; 1.417 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.683      ;
; 1.419 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.693      ;
; 1.423 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.689      ;
; 1.424 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.690      ;
; 1.424 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.690      ;
; 1.425 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.691      ;
; 1.443 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.709      ;
; 1.443 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.709      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.736      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.736      ;
; 1.474 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.496 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.762      ;
; 1.497 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.763      ;
; 1.541 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.807      ;
; 1.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.834      ;
; 1.576 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.589 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.855      ;
; 1.612 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.878      ;
; 1.622 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.888      ;
; 1.627 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.910      ;
; 1.633 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.907      ;
; 1.637 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.903      ;
; 1.679 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.945      ;
; 1.683 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.683 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.693 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.959      ;
; 1.714 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.980      ;
; 1.717 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.983      ;
; 1.726 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.992      ;
; 1.736 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.002      ;
; 1.754 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.020      ;
; 1.798 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.072      ;
; 1.804 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.062      ;
; 1.821 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.087      ;
; 1.833 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 2.081      ;
; 1.838 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.104      ;
; 1.851 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.109      ;
; 1.853 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.119      ;
; 1.853 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.119      ;
; 1.853 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.119      ;
; 1.869 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.135      ;
; 1.880 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 2.128      ;
; 1.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.157      ;
; 1.893 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.159      ;
; 1.897 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.163      ;
; 1.897 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.163      ;
; 1.898 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.164      ;
; 1.898 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.164      ;
; 1.901 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.167      ;
; 1.911 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.184      ;
; 1.915 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 2.213      ;
; 1.939 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.205      ;
; 1.943 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.226      ;
; 1.944 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 2.227      ;
; 1.944 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.210      ;
; 1.946 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.219      ;
; 1.947 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.213      ;
; 1.948 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.214      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                               ;
+--------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -1.839 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.275      ; 2.650      ;
; -1.839 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.275      ; 2.650      ;
; -1.839 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.275      ; 2.650      ;
; -1.839 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.275      ; 2.650      ;
; -1.839 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.275      ; 2.650      ;
; -1.839 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.275      ; 2.650      ;
; -1.839 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.275      ; 2.650      ;
; -1.839 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.275      ; 2.650      ;
; -1.839 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.275      ; 2.650      ;
; -1.837 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.283      ; 2.656      ;
; -1.837 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.283      ; 2.656      ;
; -1.837 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.283      ; 2.656      ;
; -1.837 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.283      ; 2.656      ;
; -1.837 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.283      ; 2.656      ;
; -1.837 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.283      ; 2.656      ;
; -1.837 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.283      ; 2.656      ;
; -1.801 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.275      ; 2.612      ;
; -1.801 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.275      ; 2.612      ;
; -1.766 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.265      ; 2.567      ;
; -1.766 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.265      ; 2.567      ;
; -1.339 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.275      ; 2.650      ;
; -1.339 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.275      ; 2.650      ;
; -1.339 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.275      ; 2.650      ;
; -1.339 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.275      ; 2.650      ;
; -1.339 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.275      ; 2.650      ;
; -1.339 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.275      ; 2.650      ;
; -1.339 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.275      ; 2.650      ;
; -1.339 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.275      ; 2.650      ;
; -1.339 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.275      ; 2.650      ;
; -1.337 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.283      ; 2.656      ;
; -1.337 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.283      ; 2.656      ;
; -1.337 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.283      ; 2.656      ;
; -1.337 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.283      ; 2.656      ;
; -1.337 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.283      ; 2.656      ;
; -1.337 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.283      ; 2.656      ;
; -1.337 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.283      ; 2.656      ;
; -1.301 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.275      ; 2.612      ;
; -1.301 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.275      ; 2.612      ;
; -1.266 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.265      ; 2.567      ;
; -1.266 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.265      ; 2.567      ;
+--------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                      ;
+--------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.043 ; KEY[0]    ; tickGenerator:t0|hertzCount[7]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.229      ;
; -0.043 ; KEY[0]    ; tickGenerator:t0|hertzCount[12]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.229      ;
; -0.043 ; KEY[0]    ; tickGenerator:t0|hertzCount[13]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.229      ;
; -0.043 ; KEY[0]    ; tickGenerator:t0|hertzCount[15]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.229      ;
; -0.043 ; KEY[0]    ; tickGenerator:t0|hertzCount[18]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.229      ;
; -0.043 ; KEY[0]    ; tickGenerator:t0|hertzCount[19]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.229      ;
; -0.043 ; KEY[0]    ; tickGenerator:t0|hertzCount[23]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.229      ;
; -0.043 ; KEY[0]    ; tickGenerator:t0|hertzCount[24]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.229      ;
; 0.019  ; KEY[0]    ; tickGenerator:t0|hertzCount[6]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.649      ; 3.166      ;
; 0.019  ; KEY[0]    ; tickGenerator:t0|hertzCount[10]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.649      ; 3.166      ;
; 0.027  ; KEY[0]    ; tickGenerator:t0|hertzCount[1]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.159      ;
; 0.027  ; KEY[0]    ; tickGenerator:t0|hertzCount[2]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.159      ;
; 0.027  ; KEY[0]    ; tickGenerator:t0|hertzCount[3]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.159      ;
; 0.027  ; KEY[0]    ; tickGenerator:t0|hertzCount[5]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.159      ;
; 0.027  ; KEY[0]    ; tickGenerator:t0|hertzCount[8]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 3.159      ;
; 0.457  ; KEY[0]    ; tickGenerator:t0|hertzCount[7]~_emulated  ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.229      ;
; 0.457  ; KEY[0]    ; tickGenerator:t0|hertzCount[12]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.229      ;
; 0.457  ; KEY[0]    ; tickGenerator:t0|hertzCount[13]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.229      ;
; 0.457  ; KEY[0]    ; tickGenerator:t0|hertzCount[15]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.229      ;
; 0.457  ; KEY[0]    ; tickGenerator:t0|hertzCount[18]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.229      ;
; 0.457  ; KEY[0]    ; tickGenerator:t0|hertzCount[19]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.229      ;
; 0.457  ; KEY[0]    ; tickGenerator:t0|hertzCount[23]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.229      ;
; 0.457  ; KEY[0]    ; tickGenerator:t0|hertzCount[24]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.229      ;
; 0.519  ; KEY[0]    ; tickGenerator:t0|hertzCount[6]~_emulated  ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.649      ; 3.166      ;
; 0.519  ; KEY[0]    ; tickGenerator:t0|hertzCount[10]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.649      ; 3.166      ;
; 0.527  ; KEY[0]    ; tickGenerator:t0|hertzCount[1]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.159      ;
; 0.527  ; KEY[0]    ; tickGenerator:t0|hertzCount[2]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.159      ;
; 0.527  ; KEY[0]    ; tickGenerator:t0|hertzCount[3]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.159      ;
; 0.527  ; KEY[0]    ; tickGenerator:t0|hertzCount[5]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.159      ;
; 0.527  ; KEY[0]    ; tickGenerator:t0|hertzCount[8]~_emulated  ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 3.159      ;
; 0.546  ; KEY[0]    ; tickGenerator:t0|hertzCount[0]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.660      ; 2.650      ;
; 0.619  ; KEY[0]    ; tickGenerator:t0|hertzCount[4]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 2.567      ;
; 0.619  ; KEY[0]    ; tickGenerator:t0|hertzCount[9]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 2.567      ;
; 0.619  ; KEY[0]    ; tickGenerator:t0|hertzCount[11]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 2.567      ;
; 0.619  ; KEY[0]    ; tickGenerator:t0|hertzCount[14]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 2.567      ;
; 0.619  ; KEY[0]    ; tickGenerator:t0|hertzCount[16]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 2.567      ;
; 0.619  ; KEY[0]    ; tickGenerator:t0|hertzCount[17]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 2.567      ;
; 0.619  ; KEY[0]    ; tickGenerator:t0|hertzCount[20]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 2.567      ;
; 0.619  ; KEY[0]    ; tickGenerator:t0|hertzCount[21]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 2.567      ;
; 0.619  ; KEY[0]    ; tickGenerator:t0|hertzCount[22]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 2.567      ;
; 0.619  ; KEY[0]    ; tickGenerator:t0|hertzCount[25]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 2.650      ; 2.567      ;
; 1.046  ; KEY[0]    ; tickGenerator:t0|hertzCount[0]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.660      ; 2.650      ;
; 1.119  ; KEY[0]    ; tickGenerator:t0|hertzCount[4]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 2.567      ;
; 1.119  ; KEY[0]    ; tickGenerator:t0|hertzCount[9]~_emulated  ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 2.567      ;
; 1.119  ; KEY[0]    ; tickGenerator:t0|hertzCount[11]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 2.567      ;
; 1.119  ; KEY[0]    ; tickGenerator:t0|hertzCount[14]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 2.567      ;
; 1.119  ; KEY[0]    ; tickGenerator:t0|hertzCount[16]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 2.567      ;
; 1.119  ; KEY[0]    ; tickGenerator:t0|hertzCount[17]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 2.567      ;
; 1.119  ; KEY[0]    ; tickGenerator:t0|hertzCount[20]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 2.567      ;
; 1.119  ; KEY[0]    ; tickGenerator:t0|hertzCount[21]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 2.567      ;
; 1.119  ; KEY[0]    ; tickGenerator:t0|hertzCount[22]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 2.567      ;
; 1.119  ; KEY[0]    ; tickGenerator:t0|hertzCount[25]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 2.650      ; 2.567      ;
+--------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                       ;
+--------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.349 ; KEY[0]    ; tickGenerator:t0|hertzCount[4]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 2.567      ;
; -0.349 ; KEY[0]    ; tickGenerator:t0|hertzCount[9]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 2.567      ;
; -0.349 ; KEY[0]    ; tickGenerator:t0|hertzCount[11]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 2.567      ;
; -0.349 ; KEY[0]    ; tickGenerator:t0|hertzCount[14]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 2.567      ;
; -0.349 ; KEY[0]    ; tickGenerator:t0|hertzCount[16]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 2.567      ;
; -0.349 ; KEY[0]    ; tickGenerator:t0|hertzCount[17]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 2.567      ;
; -0.349 ; KEY[0]    ; tickGenerator:t0|hertzCount[20]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 2.567      ;
; -0.349 ; KEY[0]    ; tickGenerator:t0|hertzCount[21]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 2.567      ;
; -0.349 ; KEY[0]    ; tickGenerator:t0|hertzCount[22]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 2.567      ;
; -0.349 ; KEY[0]    ; tickGenerator:t0|hertzCount[25]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 2.567      ;
; -0.276 ; KEY[0]    ; tickGenerator:t0|hertzCount[0]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.650      ;
; 0.151  ; KEY[0]    ; tickGenerator:t0|hertzCount[4]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 2.567      ;
; 0.151  ; KEY[0]    ; tickGenerator:t0|hertzCount[9]~_emulated  ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 2.567      ;
; 0.151  ; KEY[0]    ; tickGenerator:t0|hertzCount[11]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 2.567      ;
; 0.151  ; KEY[0]    ; tickGenerator:t0|hertzCount[14]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 2.567      ;
; 0.151  ; KEY[0]    ; tickGenerator:t0|hertzCount[16]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 2.567      ;
; 0.151  ; KEY[0]    ; tickGenerator:t0|hertzCount[17]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 2.567      ;
; 0.151  ; KEY[0]    ; tickGenerator:t0|hertzCount[20]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 2.567      ;
; 0.151  ; KEY[0]    ; tickGenerator:t0|hertzCount[21]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 2.567      ;
; 0.151  ; KEY[0]    ; tickGenerator:t0|hertzCount[22]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 2.567      ;
; 0.151  ; KEY[0]    ; tickGenerator:t0|hertzCount[25]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 2.567      ;
; 0.224  ; KEY[0]    ; tickGenerator:t0|hertzCount[0]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.660      ; 2.650      ;
; 0.243  ; KEY[0]    ; tickGenerator:t0|hertzCount[1]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.159      ;
; 0.243  ; KEY[0]    ; tickGenerator:t0|hertzCount[2]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.159      ;
; 0.243  ; KEY[0]    ; tickGenerator:t0|hertzCount[3]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.159      ;
; 0.243  ; KEY[0]    ; tickGenerator:t0|hertzCount[5]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.159      ;
; 0.243  ; KEY[0]    ; tickGenerator:t0|hertzCount[8]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.159      ;
; 0.251  ; KEY[0]    ; tickGenerator:t0|hertzCount[6]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.649      ; 3.166      ;
; 0.251  ; KEY[0]    ; tickGenerator:t0|hertzCount[10]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.649      ; 3.166      ;
; 0.313  ; KEY[0]    ; tickGenerator:t0|hertzCount[7]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.229      ;
; 0.313  ; KEY[0]    ; tickGenerator:t0|hertzCount[12]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.229      ;
; 0.313  ; KEY[0]    ; tickGenerator:t0|hertzCount[13]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.229      ;
; 0.313  ; KEY[0]    ; tickGenerator:t0|hertzCount[15]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.229      ;
; 0.313  ; KEY[0]    ; tickGenerator:t0|hertzCount[18]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.229      ;
; 0.313  ; KEY[0]    ; tickGenerator:t0|hertzCount[19]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.229      ;
; 0.313  ; KEY[0]    ; tickGenerator:t0|hertzCount[23]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.229      ;
; 0.313  ; KEY[0]    ; tickGenerator:t0|hertzCount[24]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 2.650      ; 3.229      ;
; 0.743  ; KEY[0]    ; tickGenerator:t0|hertzCount[1]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.159      ;
; 0.743  ; KEY[0]    ; tickGenerator:t0|hertzCount[2]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.159      ;
; 0.743  ; KEY[0]    ; tickGenerator:t0|hertzCount[3]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.159      ;
; 0.743  ; KEY[0]    ; tickGenerator:t0|hertzCount[5]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.159      ;
; 0.743  ; KEY[0]    ; tickGenerator:t0|hertzCount[8]~_emulated  ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.159      ;
; 0.751  ; KEY[0]    ; tickGenerator:t0|hertzCount[6]~_emulated  ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.649      ; 3.166      ;
; 0.751  ; KEY[0]    ; tickGenerator:t0|hertzCount[10]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.649      ; 3.166      ;
; 0.813  ; KEY[0]    ; tickGenerator:t0|hertzCount[7]~_emulated  ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.229      ;
; 0.813  ; KEY[0]    ; tickGenerator:t0|hertzCount[12]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.229      ;
; 0.813  ; KEY[0]    ; tickGenerator:t0|hertzCount[13]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.229      ;
; 0.813  ; KEY[0]    ; tickGenerator:t0|hertzCount[15]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.229      ;
; 0.813  ; KEY[0]    ; tickGenerator:t0|hertzCount[18]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.229      ;
; 0.813  ; KEY[0]    ; tickGenerator:t0|hertzCount[19]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.229      ;
; 0.813  ; KEY[0]    ; tickGenerator:t0|hertzCount[23]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.229      ;
; 0.813  ; KEY[0]    ; tickGenerator:t0|hertzCount[24]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 2.650      ; 3.229      ;
+--------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                               ;
+-------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 2.036 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.265      ; 2.567      ;
; 2.036 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.265      ; 2.567      ;
; 2.071 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.275      ; 2.612      ;
; 2.071 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.275      ; 2.612      ;
; 2.107 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.283      ; 2.656      ;
; 2.107 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.283      ; 2.656      ;
; 2.107 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.283      ; 2.656      ;
; 2.107 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.283      ; 2.656      ;
; 2.107 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.283      ; 2.656      ;
; 2.107 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.283      ; 2.656      ;
; 2.107 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.283      ; 2.656      ;
; 2.109 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.275      ; 2.650      ;
; 2.109 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.275      ; 2.650      ;
; 2.109 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.275      ; 2.650      ;
; 2.109 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.275      ; 2.650      ;
; 2.109 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.275      ; 2.650      ;
; 2.109 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.275      ; 2.650      ;
; 2.109 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.275      ; 2.650      ;
; 2.109 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.275      ; 2.650      ;
; 2.109 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.275      ; 2.650      ;
; 2.536 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.265      ; 2.567      ;
; 2.536 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.265      ; 2.567      ;
; 2.571 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.275      ; 2.612      ;
; 2.571 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.275      ; 2.612      ;
; 2.607 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.283      ; 2.656      ;
; 2.607 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.283      ; 2.656      ;
; 2.607 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.283      ; 2.656      ;
; 2.607 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.283      ; 2.656      ;
; 2.607 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.283      ; 2.656      ;
; 2.607 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.283      ; 2.656      ;
; 2.607 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.283      ; 2.656      ;
; 2.609 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.275      ; 2.650      ;
; 2.609 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.275      ; 2.650      ;
; 2.609 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.275      ; 2.650      ;
; 2.609 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.275      ; 2.650      ;
; 2.609 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.275      ; 2.650      ;
; 2.609 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.275      ; 2.650      ;
; 2.609 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.275      ; 2.650      ;
; 2.609 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.275      ; 2.650      ;
; 2.609 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.275      ; 2.650      ;
+-------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[0]'                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[14]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[14]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[15]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[15]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[16]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[16]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[17]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[17]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[18]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[18]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[19]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[19]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[20]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[20]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[23]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[23]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[24]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[24]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[25]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[25]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[14] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[14] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[15] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[15] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[16] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[16] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[17] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[17] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[18] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[18] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[19] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[19] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[20] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[20] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[23] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[23] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[24] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[24] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[25] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[25] ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.643 ; 4.643 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.643 ; 4.643 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 9.796 ; 9.796 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.078 ; 0.078 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.276 ; 0.276 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.580 ; 0.580 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 8.721 ; 8.721 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 7.905 ; 7.905 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 9.379 ; 9.379 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 9.796 ; 9.796 ; Rise       ; CLOCK_50        ;
; SW[*]     ; KEY[0]     ; 5.466 ; 5.466 ; Rise       ; KEY[0]          ;
;  SW[5]    ; KEY[0]     ; 5.466 ; 5.466 ; Rise       ; KEY[0]          ;
;  SW[6]    ; KEY[0]     ; 5.454 ; 5.454 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.335 ; -1.335 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.335 ; -1.335 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.152  ; 0.152  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.152  ; 0.152  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.046 ; -0.046 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.350 ; -0.350 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.957 ; -0.957 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.065  ; 0.065  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -4.086 ; -4.086 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -3.911 ; -3.911 ; Rise       ; CLOCK_50        ;
; SW[*]     ; KEY[0]     ; -2.044 ; -2.044 ; Rise       ; KEY[0]          ;
;  SW[5]    ; KEY[0]     ; -2.044 ; -2.044 ; Rise       ; KEY[0]          ;
;  SW[6]    ; KEY[0]     ; -2.104 ; -2.104 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 9.531 ; 9.531 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 9.518 ; 9.518 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 9.514 ; 9.514 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 9.531 ; 9.531 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 9.308 ; 9.308 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 9.298 ; 9.298 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 9.234 ; 9.234 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 9.261 ; 9.261 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 8.838 ; 8.838 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 8.838 ; 8.838 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]  ; CLOCK_50   ; 8.797 ; 8.797 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 8.678 ; 8.678 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 8.618 ; 8.618 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 8.646 ; 8.646 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 8.614 ; 8.614 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 8.539 ; 8.539 ; Rise       ; CLOCK_50                              ;
; HEX2[*]   ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]  ; CLOCK_50   ; 8.535 ; 8.535 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]  ; CLOCK_50   ; 8.468 ; 8.468 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]  ; CLOCK_50   ; 8.287 ; 8.287 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]  ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]  ; CLOCK_50   ; 8.291 ; 8.291 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]  ; CLOCK_50   ; 8.498 ; 8.498 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]  ; CLOCK_50   ; 8.510 ; 8.510 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 5.873 ; 5.873 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 5.854 ; 5.854 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 5.854 ; 5.854 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 5.834 ; 5.834 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 5.834 ; 5.834 ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50   ; 5.873 ; 5.873 ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50   ; 5.863 ; 5.863 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.801 ; 8.801 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.801 ; 8.801 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.787 ; 8.787 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.777 ; 8.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.837 ; 8.837 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.571 ; 8.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.571 ; 8.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.561 ; 8.561 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.561 ; 8.561 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.447 ; 3.447 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 3.388 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.441 ; 9.441 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 9.441 ; 9.441 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 9.441 ; 9.441 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 9.431 ; 9.431 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 9.431 ; 9.431 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 9.426 ; 9.426 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 9.426 ; 9.426 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.389 ; 9.389 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.409 ; 9.409 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.174 ; 9.174 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.174 ; 9.174 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.457 ; 3.457 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.864 ; 9.864 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.864 ; 9.864 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.844 ; 9.844 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.844 ; 9.844 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.848 ; 9.848 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.848 ; 9.848 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 9.858 ; 9.858 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 9.578 ; 9.578 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 9.588 ; 9.588 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 9.568 ; 9.568 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 9.568 ; 9.568 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.436 ; 3.436 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 3.388 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 8.694 ; 8.694 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 8.952 ; 8.952 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 8.947 ; 8.947 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 8.963 ; 8.963 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 8.743 ; 8.743 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 8.733 ; 8.733 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 8.694 ; 8.694 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 8.696 ; 8.696 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 8.275 ; 8.275 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 8.591 ; 8.591 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]  ; CLOCK_50   ; 8.549 ; 8.549 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 8.431 ; 8.431 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 8.362 ; 8.362 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 8.399 ; 8.399 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 8.355 ; 8.355 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 8.275 ; 8.275 ; Rise       ; CLOCK_50                              ;
; HEX2[*]   ; CLOCK_50   ; 7.935 ; 7.935 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]  ; CLOCK_50   ; 8.183 ; 8.183 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]  ; CLOCK_50   ; 8.115 ; 8.115 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]  ; CLOCK_50   ; 7.935 ; 7.935 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]  ; CLOCK_50   ; 8.184 ; 8.184 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]  ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]  ; CLOCK_50   ; 8.172 ; 8.172 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]  ; CLOCK_50   ; 8.159 ; 8.159 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 5.834 ; 5.834 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 5.854 ; 5.854 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 5.854 ; 5.854 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 5.834 ; 5.834 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 5.834 ; 5.834 ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50   ; 5.873 ; 5.873 ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50   ; 5.863 ; 5.863 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 6.637 ; 6.637 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 6.877 ; 6.877 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 6.877 ; 6.877 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 6.863 ; 6.863 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 6.853 ; 6.853 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 6.923 ; 6.923 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 6.913 ; 6.913 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 6.647 ; 6.647 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 6.647 ; 6.647 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 6.637 ; 6.637 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 6.637 ; 6.637 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.447 ; 3.447 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 3.388 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.892 ; 5.892 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 6.159 ; 6.159 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 6.159 ; 6.159 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 6.149 ; 6.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 6.149 ; 6.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 6.144 ; 6.144 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 6.144 ; 6.144 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 6.107 ; 6.107 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 6.127 ; 6.127 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.892 ; 5.892 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.892 ; 5.892 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.457 ; 3.457 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 7.028 ; 7.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 7.324 ; 7.324 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 7.304 ; 7.304 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 7.304 ; 7.304 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 7.308 ; 7.308 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 7.308 ; 7.308 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 7.318 ; 7.318 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 7.048 ; 7.048 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 7.028 ; 7.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 7.028 ; 7.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.436 ; 3.436 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 3.388 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; SW[0]      ; LEDR[0]     ; 6.067  ;       ;       ; 6.067  ;
; SW[1]      ; LEDR[1]     ; 6.124  ;       ;       ; 6.124  ;
; SW[2]      ; LEDR[2]     ; 5.605  ;       ;       ; 5.605  ;
; SW[3]      ; HEX6[0]     ; 7.199  ;       ;       ; 7.199  ;
; SW[3]      ; HEX6[2]     ;        ; 7.157 ; 7.157 ;        ;
; SW[3]      ; HEX6[3]     ; 7.738  ;       ;       ; 7.738  ;
; SW[3]      ; HEX6[4]     ; 6.567  ;       ;       ; 6.567  ;
; SW[3]      ; HEX6[5]     ; 10.951 ;       ;       ; 10.951 ;
; SW[3]      ; LEDR[3]     ; 6.027  ;       ;       ; 6.027  ;
; SW[4]      ; HEX6[0]     ;        ; 7.131 ; 7.131 ;        ;
; SW[4]      ; HEX6[2]     ; 7.129  ;       ;       ; 7.129  ;
; SW[4]      ; HEX6[3]     ;        ; 7.670 ; 7.670 ;        ;
; SW[4]      ; HEX6[5]     ; 10.135 ;       ;       ; 10.135 ;
; SW[4]      ; HEX6[6]     ;        ; 6.711 ; 6.711 ;        ;
; SW[4]      ; LEDR[4]     ; 6.183  ;       ;       ; 6.183  ;
; SW[5]      ; HEX7[0]     ; 9.772  ;       ;       ; 9.772  ;
; SW[5]      ; HEX7[2]     ;        ; 8.981 ; 8.981 ;        ;
; SW[5]      ; HEX7[3]     ; 9.742  ;       ;       ; 9.742  ;
; SW[5]      ; HEX7[4]     ; 6.239  ;       ;       ; 6.239  ;
; SW[5]      ; HEX7[5]     ; 9.995  ;       ;       ; 9.995  ;
; SW[5]      ; LEDR[5]     ; 5.915  ;       ;       ; 5.915  ;
; SW[6]      ; HEX7[0]     ;        ; 9.455 ; 9.455 ;        ;
; SW[6]      ; HEX7[2]     ; 9.418  ;       ;       ; 9.418  ;
; SW[6]      ; HEX7[3]     ;        ; 9.425 ; 9.425 ;        ;
; SW[6]      ; HEX7[5]     ; 9.966  ;       ;       ; 9.966  ;
; SW[6]      ; HEX7[6]     ;        ; 6.571 ; 6.571 ;        ;
; SW[6]      ; LEDR[6]     ; 5.726  ;       ;       ; 5.726  ;
+------------+-------------+--------+-------+-------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; SW[0]      ; LEDR[0]     ; 6.067  ;       ;       ; 6.067  ;
; SW[1]      ; LEDR[1]     ; 6.124  ;       ;       ; 6.124  ;
; SW[2]      ; LEDR[2]     ; 5.605  ;       ;       ; 5.605  ;
; SW[3]      ; HEX6[0]     ; 7.199  ;       ;       ; 7.199  ;
; SW[3]      ; HEX6[2]     ;        ; 7.157 ; 7.157 ;        ;
; SW[3]      ; HEX6[3]     ; 7.738  ;       ;       ; 7.738  ;
; SW[3]      ; HEX6[4]     ; 6.567  ;       ;       ; 6.567  ;
; SW[3]      ; HEX6[5]     ; 10.951 ;       ;       ; 10.951 ;
; SW[3]      ; LEDR[3]     ; 6.027  ;       ;       ; 6.027  ;
; SW[4]      ; HEX6[0]     ;        ; 7.131 ; 7.131 ;        ;
; SW[4]      ; HEX6[2]     ; 7.129  ;       ;       ; 7.129  ;
; SW[4]      ; HEX6[3]     ;        ; 7.670 ; 7.670 ;        ;
; SW[4]      ; HEX6[5]     ; 10.135 ;       ;       ; 10.135 ;
; SW[4]      ; HEX6[6]     ;        ; 6.711 ; 6.711 ;        ;
; SW[4]      ; LEDR[4]     ; 6.183  ;       ;       ; 6.183  ;
; SW[5]      ; HEX7[0]     ; 9.772  ;       ;       ; 9.772  ;
; SW[5]      ; HEX7[2]     ;        ; 8.981 ; 8.981 ;        ;
; SW[5]      ; HEX7[3]     ; 9.742  ;       ;       ; 9.742  ;
; SW[5]      ; HEX7[4]     ; 6.239  ;       ;       ; 6.239  ;
; SW[5]      ; HEX7[5]     ; 9.995  ;       ;       ; 9.995  ;
; SW[5]      ; LEDR[5]     ; 5.915  ;       ;       ; 5.915  ;
; SW[6]      ; HEX7[0]     ;        ; 9.455 ; 9.455 ;        ;
; SW[6]      ; HEX7[2]     ; 9.418  ;       ;       ; 9.418  ;
; SW[6]      ; HEX7[3]     ;        ; 9.425 ; 9.425 ;        ;
; SW[6]      ; HEX7[5]     ; 9.966  ;       ;       ; 9.966  ;
; SW[6]      ; HEX7[6]     ;        ; 6.571 ; 6.571 ;        ;
; SW[6]      ; LEDR[6]     ; 5.726  ;       ;       ; 5.726  ;
+------------+-------------+--------+-------+-------+--------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -1.453 ; -1957.613     ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.331 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -0.491 ; -5.220        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; VGA|mypll|altpll_component|pll|clk[0] ; -0.886 ; -17.590       ;
; CLOCK_50                              ; 0.428  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Removal Summary                                     ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -0.374 ; -5.134        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 1.231  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[0]                                ; -1.222 ; -1.222        ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                      ;
+--------+-------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.453 ; KEY[0]                              ; datapath:D0|next_board[921]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.651      ; 3.636      ;
; -1.442 ; KEY[0]                              ; control:C0|current_state.S_LOAD_NEXT         ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.620      ; 3.524      ;
; -1.437 ; KEY[0]                              ; control:C0|current_state.S_RESET_LOAD        ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.621      ; 3.520      ;
; -1.432 ; KEY[0]                              ; control:C0|current_state.S_DISPLAY_AND_COUNT ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.621      ; 3.515      ;
; -1.169 ; tickGenerator:t0|selected_speed[19] ; control:C0|current_state.S_LOAD_NEXT         ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.590      ; 2.721      ;
; -1.167 ; KEY[0]                              ; datapath:D0|next_board[267]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.645      ; 3.344      ;
; -1.166 ; tickGenerator:t0|selected_speed[20] ; control:C0|current_state.S_LOAD_NEXT         ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.460      ; 2.588      ;
; -1.164 ; tickGenerator:t0|selected_speed[19] ; control:C0|current_state.S_RESET_LOAD        ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.591      ; 2.717      ;
; -1.163 ; tickGenerator:t0|selected_speed[23] ; control:C0|current_state.S_LOAD_NEXT         ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.670      ; 2.795      ;
; -1.161 ; tickGenerator:t0|selected_speed[20] ; control:C0|current_state.S_RESET_LOAD        ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.461      ; 2.584      ;
; -1.159 ; tickGenerator:t0|selected_speed[19] ; control:C0|current_state.S_DISPLAY_AND_COUNT ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.591      ; 2.712      ;
; -1.158 ; tickGenerator:t0|selected_speed[23] ; control:C0|current_state.S_RESET_LOAD        ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.671      ; 2.791      ;
; -1.156 ; tickGenerator:t0|selected_speed[20] ; control:C0|current_state.S_DISPLAY_AND_COUNT ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.461      ; 2.579      ;
; -1.153 ; tickGenerator:t0|selected_speed[23] ; control:C0|current_state.S_DISPLAY_AND_COUNT ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.671      ; 2.786      ;
; -1.145 ; tickGenerator:t0|selected_speed[25] ; control:C0|current_state.S_LOAD_NEXT         ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.559      ; 2.666      ;
; -1.144 ; KEY[0]                              ; datapath:D0|next_board[297]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.647      ; 3.323      ;
; -1.142 ; KEY[0]                              ; datapath:D0|next_board[289]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.647      ; 3.321      ;
; -1.142 ; KEY[0]                              ; datapath:D0|next_board[992]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.643      ; 3.317      ;
; -1.142 ; KEY[0]                              ; datapath:D0|next_board[984]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.643      ; 3.317      ;
; -1.141 ; KEY[0]                              ; datapath:D0|next_board[301]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.647      ; 3.320      ;
; -1.140 ; tickGenerator:t0|selected_speed[25] ; control:C0|current_state.S_RESET_LOAD        ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.560      ; 2.662      ;
; -1.139 ; KEY[0]                              ; datapath:D0|next_board[790]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.624      ; 3.295      ;
; -1.137 ; KEY[0]                              ; datapath:D0|next_board[254]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.661      ; 3.330      ;
; -1.135 ; tickGenerator:t0|selected_speed[25] ; control:C0|current_state.S_DISPLAY_AND_COUNT ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.560      ; 2.657      ;
; -1.133 ; KEY[0]                              ; datapath:D0|next_board[934]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.624      ; 3.289      ;
; -1.131 ; KEY[0]                              ; datapath:D0|next_board[250]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.661      ; 3.324      ;
; -1.130 ; KEY[0]                              ; datapath:D0|next_board[336]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.649      ; 3.311      ;
; -1.124 ; KEY[0]                              ; datapath:D0|next_board[427]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.610      ; 3.266      ;
; -1.122 ; KEY[0]                              ; datapath:D0|next_board[169]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.610      ; 3.264      ;
; -1.117 ; KEY[0]                              ; datapath:D0|next_board[1525]                 ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.620      ; 3.269      ;
; -1.112 ; KEY[0]                              ; datapath:D0|next_board[962]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.637      ; 3.281      ;
; -1.111 ; KEY[0]                              ; datapath:D0|next_board[494]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.660      ; 3.303      ;
; -1.099 ; KEY[0]                              ; datapath:D0|next_board[554]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.639      ; 3.270      ;
; -1.094 ; KEY[0]                              ; datapath:D0|next_board[1518]                 ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.660      ; 3.286      ;
; -1.093 ; tickGenerator:t0|selected_speed[18] ; control:C0|current_state.S_LOAD_NEXT         ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.475      ; 2.530      ;
; -1.093 ; KEY[0]                              ; datapath:D0|next_board[1381]                 ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.643      ; 3.268      ;
; -1.092 ; KEY[0]                              ; datapath:D0|next_board[84]                   ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.649      ; 3.273      ;
; -1.088 ; tickGenerator:t0|selected_speed[18] ; control:C0|current_state.S_RESET_LOAD        ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.476      ; 2.526      ;
; -1.083 ; tickGenerator:t0|selected_speed[18] ; control:C0|current_state.S_DISPLAY_AND_COUNT ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.476      ; 2.521      ;
; -1.083 ; KEY[0]                              ; datapath:D0|next_board[276]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.642      ; 3.257      ;
; -1.079 ; KEY[0]                              ; datapath:D0|next_board[340]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.649      ; 3.260      ;
; -1.079 ; KEY[0]                              ; datapath:D0|next_board[756]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.644      ; 3.255      ;
; -1.078 ; KEY[0]                              ; datapath:D0|next_board[1547]                 ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.661      ; 3.271      ;
; -1.077 ; KEY[0]                              ; datapath:D0|next_board[651]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.661      ; 3.270      ;
; -1.074 ; KEY[0]                              ; datapath:D0|next_board[592]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.646      ; 3.252      ;
; -1.073 ; tickGenerator:t0|selected_speed[17] ; control:C0|current_state.S_LOAD_NEXT         ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.673      ; 2.708      ;
; -1.070 ; KEY[0]                              ; datapath:D0|next_board[1331]                 ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.662      ; 3.264      ;
; -1.069 ; KEY[0]                              ; datapath:D0|next_board[454]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.667      ; 3.268      ;
; -1.068 ; tickGenerator:t0|selected_speed[17] ; control:C0|current_state.S_RESET_LOAD        ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.674      ; 2.704      ;
; -1.067 ; tickGenerator:t0|selected_speed[14] ; control:C0|current_state.S_LOAD_NEXT         ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.480      ; 2.509      ;
; -1.067 ; KEY[0]                              ; datapath:D0|next_board[106]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.639      ; 3.238      ;
; -1.065 ; KEY[0]                              ; datapath:D0|current_board[269]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.648      ; 3.245      ;
; -1.065 ; KEY[0]                              ; datapath:D0|next_board[660]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.648      ; 3.245      ;
; -1.065 ; KEY[0]                              ; datapath:D0|next_board[492]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.660      ; 3.257      ;
; -1.064 ; KEY[0]                              ; datapath:D0|next_board[260]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.654      ; 3.250      ;
; -1.063 ; tickGenerator:t0|selected_speed[17] ; control:C0|current_state.S_DISPLAY_AND_COUNT ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.674      ; 2.699      ;
; -1.063 ; tickGenerator:t0|selected_speed[24] ; control:C0|current_state.S_LOAD_NEXT         ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.562      ; 2.587      ;
; -1.062 ; tickGenerator:t0|selected_speed[14] ; control:C0|current_state.S_RESET_LOAD        ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.481      ; 2.505      ;
; -1.062 ; KEY[0]                              ; datapath:D0|next_board[1184]                 ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.638      ; 3.232      ;
; -1.062 ; KEY[0]                              ; datapath:D0|current_board[159]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.650      ; 3.244      ;
; -1.062 ; KEY[0]                              ; datapath:D0|current_board[158]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.650      ; 3.244      ;
; -1.062 ; KEY[0]                              ; datapath:D0|current_board[248]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.650      ; 3.244      ;
; -1.062 ; KEY[0]                              ; datapath:D0|current_board[618]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.650      ; 3.244      ;
; -1.061 ; KEY[0]                              ; datapath:D0|next_board[1420]                 ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.638      ; 3.231      ;
; -1.061 ; KEY[0]                              ; datapath:D0|current_board[948]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.648      ; 3.241      ;
; -1.059 ; KEY[0]                              ; datapath:D0|next_board[238]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.644      ; 3.235      ;
; -1.058 ; tickGenerator:t0|selected_speed[24] ; control:C0|current_state.S_RESET_LOAD        ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.563      ; 2.583      ;
; -1.057 ; tickGenerator:t0|selected_speed[14] ; control:C0|current_state.S_DISPLAY_AND_COUNT ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.481      ; 2.500      ;
; -1.057 ; KEY[0]                              ; datapath:D0|current_board[982]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.643      ; 3.232      ;
; -1.057 ; KEY[0]                              ; datapath:D0|current_board[992]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.643      ; 3.232      ;
; -1.057 ; KEY[0]                              ; datapath:D0|current_board[208]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.643      ; 3.232      ;
; -1.057 ; KEY[0]                              ; datapath:D0|current_board[984]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.643      ; 3.232      ;
; -1.055 ; KEY[0]                              ; datapath:D0|current_board[1356]              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.646      ; 3.233      ;
; -1.055 ; KEY[0]                              ; datapath:D0|next_board[932]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.642      ; 3.229      ;
; -1.055 ; KEY[0]                              ; datapath:D0|current_board[204]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.642      ; 3.229      ;
; -1.055 ; KEY[0]                              ; datapath:D0|current_board[168]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.646      ; 3.233      ;
; -1.055 ; KEY[0]                              ; datapath:D0|current_board[210]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.642      ; 3.229      ;
; -1.055 ; KEY[0]                              ; datapath:D0|current_board[202]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.642      ; 3.229      ;
; -1.055 ; KEY[0]                              ; datapath:D0|current_board[200]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.642      ; 3.229      ;
; -1.053 ; tickGenerator:t0|selected_speed[24] ; control:C0|current_state.S_DISPLAY_AND_COUNT ; KEY[0]       ; CLOCK_50    ; 1.000        ; 0.563      ; 2.578      ;
; -1.051 ; KEY[0]                              ; datapath:D0|next_board[590]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.640      ; 3.223      ;
; -1.049 ; KEY[0]                              ; datapath:D0|current_board[56]                ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.631      ; 3.212      ;
; -1.047 ; KEY[0]                              ; datapath:D0|next_board[1467]                 ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.610      ; 3.189      ;
; -1.047 ; KEY[0]                              ; datapath:D0|current_board[222]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.639      ; 3.218      ;
; -1.047 ; KEY[0]                              ; datapath:D0|current_board[214]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.639      ; 3.218      ;
; -1.047 ; KEY[0]                              ; datapath:D0|current_board[224]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.639      ; 3.218      ;
; -1.047 ; KEY[0]                              ; datapath:D0|current_board[226]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.639      ; 3.218      ;
; -1.046 ; KEY[0]                              ; datapath:D0|next_board[1465]                 ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.610      ; 3.188      ;
; -1.043 ; KEY[0]                              ; datapath:D0|next_board[13]                   ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.635      ; 3.210      ;
; -1.042 ; KEY[0]                              ; datapath:D0|current_board[1027]              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.662      ; 3.236      ;
; -1.042 ; KEY[0]                              ; datapath:D0|next_board[173]                  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.635      ; 3.209      ;
; -1.042 ; KEY[0]                              ; datapath:D0|current_board[739]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.662      ; 3.236      ;
; -1.041 ; KEY[0]                              ; datapath:D0|current_board[881]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.634      ; 3.207      ;
; -1.041 ; KEY[0]                              ; datapath:D0|current_board[170]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.634      ; 3.207      ;
; -1.039 ; KEY[0]                              ; datapath:D0|current_board[1014]              ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.656      ; 3.227      ;
; -1.037 ; KEY[0]                              ; datapath:D0|current_board[207]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.642      ; 3.211      ;
; -1.037 ; KEY[0]                              ; datapath:D0|current_board[833]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.642      ; 3.211      ;
; -1.037 ; KEY[0]                              ; datapath:D0|current_board[830]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.642      ; 3.211      ;
; -1.037 ; KEY[0]                              ; datapath:D0|current_board[836]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.642      ; 3.211      ;
; -1.037 ; KEY[0]                              ; datapath:D0|current_board[832]               ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.642      ; 3.211      ;
+--------+-------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.331 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.745      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.349 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.727      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.706      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.374 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.697      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.377 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.680      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.379 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.697      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.392 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.679      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.395 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.662      ;
; 36.410 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.666      ;
; 36.410 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.666      ;
; 36.410 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.666      ;
; 36.410 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.666      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.491 ; tickGenerator:t0|selected_speed[23] ; tickGenerator:t0|hertzCount[23]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.679      ; 0.340      ;
; -0.490 ; tickGenerator:t0|selected_speed[17] ; tickGenerator:t0|hertzCount[17]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.682      ; 0.344      ;
; -0.479 ; tickGenerator:t0|selected_speed[19] ; tickGenerator:t0|hertzCount[19]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.599      ; 0.272      ;
; -0.478 ; tickGenerator:t0|selected_speed[19] ; tickGenerator:t0|hertzCount[12]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.599      ; 0.273      ;
; -0.445 ; tickGenerator:t0|selected_speed[23] ; tickGenerator:t0|hertzCount[21]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.679      ; 0.386      ;
; -0.326 ; tickGenerator:t0|selected_speed[25] ; tickGenerator:t0|hertzCount[6]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.567      ; 0.393      ;
; -0.309 ; tickGenerator:t0|selected_speed[24] ; tickGenerator:t0|hertzCount[24]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.571      ; 0.414      ;
; -0.308 ; tickGenerator:t0|selected_speed[24] ; tickGenerator:t0|hertzCount[7]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.571      ; 0.415      ;
; -0.304 ; tickGenerator:t0|selected_speed[25] ; tickGenerator:t0|hertzCount[22]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.568      ; 0.416      ;
; -0.301 ; tickGenerator:t0|selected_speed[25] ; tickGenerator:t0|hertzCount[25]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.568      ; 0.419      ;
; -0.237 ; tickGenerator:t0|selected_speed[18] ; tickGenerator:t0|hertzCount[13]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.484      ; 0.399      ;
; -0.236 ; tickGenerator:t0|selected_speed[18] ; tickGenerator:t0|hertzCount[18]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.484      ; 0.400      ;
; -0.222 ; tickGenerator:t0|selected_speed[20] ; tickGenerator:t0|hertzCount[10]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.468      ; 0.398      ;
; -0.209 ; tickGenerator:t0|selected_speed[20] ; tickGenerator:t0|hertzCount[20]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.469      ; 0.412      ;
; -0.182 ; tickGenerator:t0|selected_speed[15] ; tickGenerator:t0|hertzCount[15]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.479      ; 0.449      ;
; -0.097 ; tickGenerator:t0|selected_speed[14] ; tickGenerator:t0|hertzCount[14]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.489      ; 0.544      ;
; -0.073 ; tickGenerator:t0|selected_speed[20] ; tickGenerator:t0|hertzCount[11]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.469      ; 0.548      ;
; -0.033 ; tickGenerator:t0|selected_speed[14] ; tickGenerator:t0|hertzCount[9]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 0.489      ; 0.608      ;
; 0.215  ; tickGenerator:t0|hertzCount[0]      ; tickGenerator:t0|hertzCount[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|emit_reset_load         ; datapath:D0|emit_reset_load               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|emit_conway             ; datapath:D0|emit_conway                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|environmentCycle        ; datapath:D0|environmentCycle              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|ncount[0]               ; datapath:D0|ncount[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|ncount[1]               ; datapath:D0|ncount[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|ncount[2]               ; datapath:D0|ncount[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|ncount[3]               ; datapath:D0|ncount[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|ncount[4]               ; datapath:D0|ncount[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|ncount[5]               ; datapath:D0|ncount[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|ncount[6]               ; datapath:D0|ncount[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|ncount[7]               ; datapath:D0|ncount[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|ncount[8]               ; datapath:D0|ncount[8]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|ncount[9]               ; datapath:D0|ncount[9]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|mcount[0]               ; datapath:D0|mcount[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|mcount[1]               ; datapath:D0|mcount[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|mcount[2]               ; datapath:D0|mcount[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|mcount[3]               ; datapath:D0|mcount[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|mcount[4]               ; datapath:D0|mcount[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|mcount[5]               ; datapath:D0|mcount[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|mcount[6]               ; datapath:D0|mcount[6]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|mcount[7]               ; datapath:D0|mcount[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|mcount[8]               ; datapath:D0|mcount[8]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|mcount[9]               ; datapath:D0|mcount[9]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|checkEnvironment        ; datapath:D0|checkEnvironment              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|emit_load               ; datapath:D0|emit_load                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1159]        ; datapath:D0|next_board[1159]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[282]         ; datapath:D0|next_board[282]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[278]         ; datapath:D0|next_board[278]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[278]      ; datapath:D0|current_board[278]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[290]         ; datapath:D0|next_board[290]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[286]         ; datapath:D0|next_board[286]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[290]      ; datapath:D0|current_board[290]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[294]         ; datapath:D0|next_board[294]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[298]         ; datapath:D0|next_board[298]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[306]         ; datapath:D0|next_board[306]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[302]         ; datapath:D0|next_board[302]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[302]      ; datapath:D0|current_board[302]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[240]         ; datapath:D0|next_board[240]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[238]         ; datapath:D0|next_board[238]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[238]      ; datapath:D0|current_board[238]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[244]         ; datapath:D0|next_board[244]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[244]      ; datapath:D0|current_board[244]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[242]         ; datapath:D0|next_board[242]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[242]      ; datapath:D0|current_board[242]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[230]         ; datapath:D0|next_board[230]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[232]         ; datapath:D0|next_board[232]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1571]        ; datapath:D0|next_board[1571]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|environment[0]          ; datapath:D0|environment[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|environment[1]          ; datapath:D0|environment[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1575]        ; datapath:D0|next_board[1575]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[1575]     ; datapath:D0|current_board[1575]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1591]        ; datapath:D0|next_board[1591]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1587]        ; datapath:D0|next_board[1587]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1579]        ; datapath:D0|next_board[1579]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[1579]     ; datapath:D0|current_board[1579]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1583]        ; datapath:D0|next_board[1583]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1599]        ; datapath:D0|next_board[1599]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1595]        ; datapath:D0|next_board[1595]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1547]        ; datapath:D0|next_board[1547]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1563]        ; datapath:D0|next_board[1563]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[1563]     ; datapath:D0|current_board[1563]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1551]        ; datapath:D0|next_board[1551]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[1551]     ; datapath:D0|current_board[1551]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1567]        ; datapath:D0|next_board[1567]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[1567]     ; datapath:D0|current_board[1567]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1559]        ; datapath:D0|next_board[1559]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1543]        ; datapath:D0|next_board[1543]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[1543]     ; datapath:D0|current_board[1543]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1539]        ; datapath:D0|next_board[1539]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[1539]     ; datapath:D0|current_board[1539]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1555]        ; datapath:D0|next_board[1555]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[1555]     ; datapath:D0|current_board[1555]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1569]        ; datapath:D0|next_board[1569]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[1569]     ; datapath:D0|current_board[1569]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1589]        ; datapath:D0|next_board[1589]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[1589]     ; datapath:D0|current_board[1589]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1573]        ; datapath:D0|next_board[1573]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1585]        ; datapath:D0|next_board[1585]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|current_board[1585]     ; datapath:D0|current_board[1585]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1577]        ; datapath:D0|next_board[1577]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; datapath:D0|next_board[1593]        ; datapath:D0|next_board[1593]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+--------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.268 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.420      ;
; 0.343 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.494      ;
; 0.363 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.366 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.374 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.437 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.595      ;
; 0.439 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.597      ;
; 0.500 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 0.668      ;
; 0.506 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.514 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.522 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.674      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.524 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.682      ;
; 0.539 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.691      ;
; 0.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.574 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.726      ;
; 0.584 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
; 0.587 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.591 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.743      ;
; 0.604 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.756      ;
; 0.608 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.609 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.761      ;
; 0.614 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.767      ;
; 0.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.767      ;
; 0.617 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.619 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.628 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.787      ;
; 0.643 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.648 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.650 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.650 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.655 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.657 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.808      ;
; 0.661 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.687 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.839      ;
; 0.696 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.848      ;
; 0.705 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.857      ;
; 0.718 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.870      ;
; 0.719 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 0.911      ;
; 0.722 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.874      ;
; 0.725 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.876      ;
; 0.727 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.878      ;
; 0.733 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.892      ;
; 0.739 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.891      ;
; 0.751 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.902      ;
; 0.753 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.754 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.757 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.909      ;
; 0.757 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.909      ;
; 0.778 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.932      ;
; 0.790 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.949      ;
; 0.792 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.944      ;
; 0.799 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.951      ;
; 0.799 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.951      ;
; 0.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.944      ;
; 0.819 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.971      ;
; 0.819 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.971      ;
; 0.823 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 0.958      ;
; 0.826 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.978      ;
; 0.839 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.990      ;
; 0.841 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.992      ;
; 0.841 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.985      ;
; 0.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.997      ;
; 0.847 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.031      ;
; 0.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.002      ;
; 0.851 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.002      ;
; 0.852 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.058      ;
; 0.853 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.004      ;
; 0.855 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.007      ;
; 0.855 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.007      ;
; 0.856 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.008      ;
; 0.856 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.008      ;
; 0.863 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.864 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 0.999      ;
; 0.865 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.049      ;
; 0.865 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.058      ;
; 0.872 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.072      ;
; 0.872 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.024      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                               ;
+--------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -0.886 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.033      ; 1.451      ;
; -0.886 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.033      ; 1.451      ;
; -0.886 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.033      ; 1.451      ;
; -0.886 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.033      ; 1.451      ;
; -0.886 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.033      ; 1.451      ;
; -0.886 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.033      ; 1.451      ;
; -0.886 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.033      ; 1.451      ;
; -0.886 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.033      ; 1.451      ;
; -0.886 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.033      ; 1.451      ;
; -0.884 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.041      ; 1.457      ;
; -0.884 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.041      ; 1.457      ;
; -0.884 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.041      ; 1.457      ;
; -0.884 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.041      ; 1.457      ;
; -0.884 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.041      ; 1.457      ;
; -0.884 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.041      ; 1.457      ;
; -0.884 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.041      ; 1.457      ;
; -0.863 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.033      ; 1.428      ;
; -0.863 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.033      ; 1.428      ;
; -0.851 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.024      ; 1.407      ;
; -0.851 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.024      ; 1.407      ;
; -0.386 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.033      ; 1.451      ;
; -0.386 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.033      ; 1.451      ;
; -0.386 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.033      ; 1.451      ;
; -0.386 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.033      ; 1.451      ;
; -0.386 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.033      ; 1.451      ;
; -0.386 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.033      ; 1.451      ;
; -0.386 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.033      ; 1.451      ;
; -0.386 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.033      ; 1.451      ;
; -0.386 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.033      ; 1.451      ;
; -0.384 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.041      ; 1.457      ;
; -0.384 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.041      ; 1.457      ;
; -0.384 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.041      ; 1.457      ;
; -0.384 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.041      ; 1.457      ;
; -0.384 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.041      ; 1.457      ;
; -0.384 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.041      ; 1.457      ;
; -0.384 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.041      ; 1.457      ;
; -0.363 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.033      ; 1.428      ;
; -0.363 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.033      ; 1.428      ;
; -0.351 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.024      ; 1.407      ;
; -0.351 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.024      ; 1.407      ;
+--------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                     ;
+-------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.428 ; KEY[0]    ; tickGenerator:t0|hertzCount[7]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.733      ;
; 0.428 ; KEY[0]    ; tickGenerator:t0|hertzCount[12]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.733      ;
; 0.428 ; KEY[0]    ; tickGenerator:t0|hertzCount[13]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.733      ;
; 0.428 ; KEY[0]    ; tickGenerator:t0|hertzCount[15]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.733      ;
; 0.428 ; KEY[0]    ; tickGenerator:t0|hertzCount[18]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.733      ;
; 0.428 ; KEY[0]    ; tickGenerator:t0|hertzCount[19]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.733      ;
; 0.428 ; KEY[0]    ; tickGenerator:t0|hertzCount[23]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.733      ;
; 0.428 ; KEY[0]    ; tickGenerator:t0|hertzCount[24]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.733      ;
; 0.468 ; KEY[0]    ; tickGenerator:t0|hertzCount[6]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.628      ; 1.692      ;
; 0.468 ; KEY[0]    ; tickGenerator:t0|hertzCount[10]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.628      ; 1.692      ;
; 0.479 ; KEY[0]    ; tickGenerator:t0|hertzCount[1]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.682      ;
; 0.479 ; KEY[0]    ; tickGenerator:t0|hertzCount[2]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.682      ;
; 0.479 ; KEY[0]    ; tickGenerator:t0|hertzCount[3]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.682      ;
; 0.479 ; KEY[0]    ; tickGenerator:t0|hertzCount[5]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.682      ;
; 0.479 ; KEY[0]    ; tickGenerator:t0|hertzCount[8]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.682      ;
; 0.719 ; KEY[0]    ; tickGenerator:t0|hertzCount[0]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.638      ; 1.451      ;
; 0.754 ; KEY[0]    ; tickGenerator:t0|hertzCount[4]            ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.407      ;
; 0.754 ; KEY[0]    ; tickGenerator:t0|hertzCount[9]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.407      ;
; 0.754 ; KEY[0]    ; tickGenerator:t0|hertzCount[11]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.407      ;
; 0.754 ; KEY[0]    ; tickGenerator:t0|hertzCount[14]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.407      ;
; 0.754 ; KEY[0]    ; tickGenerator:t0|hertzCount[16]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.407      ;
; 0.754 ; KEY[0]    ; tickGenerator:t0|hertzCount[17]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.407      ;
; 0.754 ; KEY[0]    ; tickGenerator:t0|hertzCount[20]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.407      ;
; 0.754 ; KEY[0]    ; tickGenerator:t0|hertzCount[21]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.407      ;
; 0.754 ; KEY[0]    ; tickGenerator:t0|hertzCount[22]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.407      ;
; 0.754 ; KEY[0]    ; tickGenerator:t0|hertzCount[25]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.500        ; 1.629      ; 1.407      ;
; 0.928 ; KEY[0]    ; tickGenerator:t0|hertzCount[7]~_emulated  ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.733      ;
; 0.928 ; KEY[0]    ; tickGenerator:t0|hertzCount[12]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.733      ;
; 0.928 ; KEY[0]    ; tickGenerator:t0|hertzCount[13]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.733      ;
; 0.928 ; KEY[0]    ; tickGenerator:t0|hertzCount[15]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.733      ;
; 0.928 ; KEY[0]    ; tickGenerator:t0|hertzCount[18]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.733      ;
; 0.928 ; KEY[0]    ; tickGenerator:t0|hertzCount[19]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.733      ;
; 0.928 ; KEY[0]    ; tickGenerator:t0|hertzCount[23]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.733      ;
; 0.928 ; KEY[0]    ; tickGenerator:t0|hertzCount[24]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.733      ;
; 0.968 ; KEY[0]    ; tickGenerator:t0|hertzCount[6]~_emulated  ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.628      ; 1.692      ;
; 0.968 ; KEY[0]    ; tickGenerator:t0|hertzCount[10]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.628      ; 1.692      ;
; 0.979 ; KEY[0]    ; tickGenerator:t0|hertzCount[1]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.682      ;
; 0.979 ; KEY[0]    ; tickGenerator:t0|hertzCount[2]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.682      ;
; 0.979 ; KEY[0]    ; tickGenerator:t0|hertzCount[3]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.682      ;
; 0.979 ; KEY[0]    ; tickGenerator:t0|hertzCount[5]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.682      ;
; 0.979 ; KEY[0]    ; tickGenerator:t0|hertzCount[8]~_emulated  ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.682      ;
; 1.219 ; KEY[0]    ; tickGenerator:t0|hertzCount[0]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.638      ; 1.451      ;
; 1.254 ; KEY[0]    ; tickGenerator:t0|hertzCount[4]            ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.407      ;
; 1.254 ; KEY[0]    ; tickGenerator:t0|hertzCount[9]~_emulated  ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.407      ;
; 1.254 ; KEY[0]    ; tickGenerator:t0|hertzCount[11]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.407      ;
; 1.254 ; KEY[0]    ; tickGenerator:t0|hertzCount[14]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.407      ;
; 1.254 ; KEY[0]    ; tickGenerator:t0|hertzCount[16]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.407      ;
; 1.254 ; KEY[0]    ; tickGenerator:t0|hertzCount[17]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.407      ;
; 1.254 ; KEY[0]    ; tickGenerator:t0|hertzCount[20]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.407      ;
; 1.254 ; KEY[0]    ; tickGenerator:t0|hertzCount[21]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.407      ;
; 1.254 ; KEY[0]    ; tickGenerator:t0|hertzCount[22]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.407      ;
; 1.254 ; KEY[0]    ; tickGenerator:t0|hertzCount[25]~_emulated ; KEY[0]       ; CLOCK_50    ; 1.000        ; 1.629      ; 1.407      ;
+-------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                       ;
+--------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.374 ; KEY[0]    ; tickGenerator:t0|hertzCount[4]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.407      ;
; -0.374 ; KEY[0]    ; tickGenerator:t0|hertzCount[9]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.407      ;
; -0.374 ; KEY[0]    ; tickGenerator:t0|hertzCount[11]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.407      ;
; -0.374 ; KEY[0]    ; tickGenerator:t0|hertzCount[14]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.407      ;
; -0.374 ; KEY[0]    ; tickGenerator:t0|hertzCount[16]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.407      ;
; -0.374 ; KEY[0]    ; tickGenerator:t0|hertzCount[17]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.407      ;
; -0.374 ; KEY[0]    ; tickGenerator:t0|hertzCount[20]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.407      ;
; -0.374 ; KEY[0]    ; tickGenerator:t0|hertzCount[21]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.407      ;
; -0.374 ; KEY[0]    ; tickGenerator:t0|hertzCount[22]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.407      ;
; -0.374 ; KEY[0]    ; tickGenerator:t0|hertzCount[25]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.407      ;
; -0.339 ; KEY[0]    ; tickGenerator:t0|hertzCount[0]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.638      ; 1.451      ;
; -0.099 ; KEY[0]    ; tickGenerator:t0|hertzCount[1]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.682      ;
; -0.099 ; KEY[0]    ; tickGenerator:t0|hertzCount[2]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.682      ;
; -0.099 ; KEY[0]    ; tickGenerator:t0|hertzCount[3]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.682      ;
; -0.099 ; KEY[0]    ; tickGenerator:t0|hertzCount[5]            ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.682      ;
; -0.099 ; KEY[0]    ; tickGenerator:t0|hertzCount[8]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.682      ;
; -0.088 ; KEY[0]    ; tickGenerator:t0|hertzCount[6]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.628      ; 1.692      ;
; -0.088 ; KEY[0]    ; tickGenerator:t0|hertzCount[10]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.628      ; 1.692      ;
; -0.048 ; KEY[0]    ; tickGenerator:t0|hertzCount[7]~_emulated  ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.733      ;
; -0.048 ; KEY[0]    ; tickGenerator:t0|hertzCount[12]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.733      ;
; -0.048 ; KEY[0]    ; tickGenerator:t0|hertzCount[13]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.733      ;
; -0.048 ; KEY[0]    ; tickGenerator:t0|hertzCount[15]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.733      ;
; -0.048 ; KEY[0]    ; tickGenerator:t0|hertzCount[18]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.733      ;
; -0.048 ; KEY[0]    ; tickGenerator:t0|hertzCount[19]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.733      ;
; -0.048 ; KEY[0]    ; tickGenerator:t0|hertzCount[23]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.733      ;
; -0.048 ; KEY[0]    ; tickGenerator:t0|hertzCount[24]~_emulated ; KEY[0]       ; CLOCK_50    ; 0.000        ; 1.629      ; 1.733      ;
; 0.126  ; KEY[0]    ; tickGenerator:t0|hertzCount[4]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.407      ;
; 0.126  ; KEY[0]    ; tickGenerator:t0|hertzCount[9]~_emulated  ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.407      ;
; 0.126  ; KEY[0]    ; tickGenerator:t0|hertzCount[11]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.407      ;
; 0.126  ; KEY[0]    ; tickGenerator:t0|hertzCount[14]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.407      ;
; 0.126  ; KEY[0]    ; tickGenerator:t0|hertzCount[16]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.407      ;
; 0.126  ; KEY[0]    ; tickGenerator:t0|hertzCount[17]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.407      ;
; 0.126  ; KEY[0]    ; tickGenerator:t0|hertzCount[20]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.407      ;
; 0.126  ; KEY[0]    ; tickGenerator:t0|hertzCount[21]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.407      ;
; 0.126  ; KEY[0]    ; tickGenerator:t0|hertzCount[22]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.407      ;
; 0.126  ; KEY[0]    ; tickGenerator:t0|hertzCount[25]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.407      ;
; 0.161  ; KEY[0]    ; tickGenerator:t0|hertzCount[0]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.638      ; 1.451      ;
; 0.401  ; KEY[0]    ; tickGenerator:t0|hertzCount[1]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.682      ;
; 0.401  ; KEY[0]    ; tickGenerator:t0|hertzCount[2]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.682      ;
; 0.401  ; KEY[0]    ; tickGenerator:t0|hertzCount[3]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.682      ;
; 0.401  ; KEY[0]    ; tickGenerator:t0|hertzCount[5]            ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.682      ;
; 0.401  ; KEY[0]    ; tickGenerator:t0|hertzCount[8]~_emulated  ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.682      ;
; 0.412  ; KEY[0]    ; tickGenerator:t0|hertzCount[6]~_emulated  ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.628      ; 1.692      ;
; 0.412  ; KEY[0]    ; tickGenerator:t0|hertzCount[10]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.628      ; 1.692      ;
; 0.452  ; KEY[0]    ; tickGenerator:t0|hertzCount[7]~_emulated  ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.733      ;
; 0.452  ; KEY[0]    ; tickGenerator:t0|hertzCount[12]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.733      ;
; 0.452  ; KEY[0]    ; tickGenerator:t0|hertzCount[13]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.733      ;
; 0.452  ; KEY[0]    ; tickGenerator:t0|hertzCount[15]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.733      ;
; 0.452  ; KEY[0]    ; tickGenerator:t0|hertzCount[18]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.733      ;
; 0.452  ; KEY[0]    ; tickGenerator:t0|hertzCount[19]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.733      ;
; 0.452  ; KEY[0]    ; tickGenerator:t0|hertzCount[23]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.733      ;
; 0.452  ; KEY[0]    ; tickGenerator:t0|hertzCount[24]~_emulated ; KEY[0]       ; CLOCK_50    ; -0.500       ; 1.629      ; 1.733      ;
+--------+-----------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                               ;
+-------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 1.231 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.407      ;
; 1.231 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.407      ;
; 1.243 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.428      ;
; 1.243 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.428      ;
; 1.264 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.457      ;
; 1.264 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.457      ;
; 1.264 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.457      ;
; 1.264 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.457      ;
; 1.264 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.457      ;
; 1.264 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.457      ;
; 1.264 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.457      ;
; 1.266 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.451      ;
; 1.266 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.451      ;
; 1.266 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.451      ;
; 1.266 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.451      ;
; 1.266 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.451      ;
; 1.266 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.451      ;
; 1.266 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.451      ;
; 1.266 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.451      ;
; 1.266 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 1.451      ;
; 1.731 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.024      ; 1.407      ;
; 1.731 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.024      ; 1.407      ;
; 1.743 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.033      ; 1.428      ;
; 1.743 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[9] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.033      ; 1.428      ;
; 1.764 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.041      ; 1.457      ;
; 1.764 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.041      ; 1.457      ;
; 1.764 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.041      ; 1.457      ;
; 1.764 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.041      ; 1.457      ;
; 1.764 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.041      ; 1.457      ;
; 1.764 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.041      ; 1.457      ;
; 1.764 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.041      ; 1.457      ;
; 1.766 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[0] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.033      ; 1.451      ;
; 1.766 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[1] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.033      ; 1.451      ;
; 1.766 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[2] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.033      ; 1.451      ;
; 1.766 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[3] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.033      ; 1.451      ;
; 1.766 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[4] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.033      ; 1.451      ;
; 1.766 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[8] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.033      ; 1.451      ;
; 1.766 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[6] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.033      ; 1.451      ;
; 1.766 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[5] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.033      ; 1.451      ;
; 1.766 ; KEY[0]    ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; KEY[0]       ; VGA|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.033      ; 1.451      ;
+-------+-----------+-------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[0]'                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[14]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[14]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[15]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[15]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[16]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[16]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[17]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[17]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[18]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[18]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[19]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[19]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[20]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[20]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[23]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[23]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[24]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[24]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; t0|selected_speed[25]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; t0|selected_speed[25]|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[14] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[14] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[15] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[15] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[16] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[16] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[17] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[17] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[18] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[18] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[19] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[19] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[20] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[20] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[23] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[23] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[24] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[24] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[25] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; tickGenerator:t0|selected_speed[25] ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 1.953  ; 1.953  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 1.953  ; 1.953  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.540  ; 4.540  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.281 ; -0.281 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.164 ; -0.164 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.001  ; 0.001  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 3.890  ; 3.890  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 4.318  ; 4.318  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 4.540  ; 4.540  ; Rise       ; CLOCK_50        ;
; SW[*]     ; KEY[0]     ; 2.691  ; 2.691  ; Rise       ; KEY[0]          ;
;  SW[5]    ; KEY[0]     ; 2.593  ; 2.593  ; Rise       ; KEY[0]          ;
;  SW[6]    ; KEY[0]     ; 2.691  ; 2.691  ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.355 ; -0.355 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.355 ; -0.355 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.401  ; 0.401  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.401  ; 0.401  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.284  ; 0.284  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.119  ; 0.119  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.228 ; -0.228 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.308  ; 0.308  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -1.571 ; -1.571 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -1.575 ; -1.575 ; Rise       ; CLOCK_50        ;
; SW[*]     ; KEY[0]     ; -1.055 ; -1.055 ; Rise       ; KEY[0]          ;
;  SW[5]    ; KEY[0]     ; -1.055 ; -1.055 ; Rise       ; KEY[0]          ;
;  SW[6]    ; KEY[0]     ; -1.117 ; -1.117 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 5.198 ; 5.198 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 5.194 ; 5.194 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 5.179 ; 5.179 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 5.198 ; 5.198 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 5.095 ; 5.095 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 5.089 ; 5.089 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 5.064 ; 5.064 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 5.065 ; 5.065 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 4.888 ; 4.888 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 4.888 ; 4.888 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]  ; CLOCK_50   ; 4.866 ; 4.866 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 4.762 ; 4.762 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 4.720 ; 4.720 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 4.751 ; 4.751 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 4.716 ; 4.716 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 4.687 ; 4.687 ; Rise       ; CLOCK_50                              ;
; HEX2[*]   ; CLOCK_50   ; 4.708 ; 4.708 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]  ; CLOCK_50   ; 4.708 ; 4.708 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]  ; CLOCK_50   ; 4.639 ; 4.639 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]  ; CLOCK_50   ; 4.614 ; 4.614 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]  ; CLOCK_50   ; 4.697 ; 4.697 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]  ; CLOCK_50   ; 4.604 ; 4.604 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]  ; CLOCK_50   ; 4.682 ; 4.682 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]  ; CLOCK_50   ; 4.669 ; 4.669 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 3.437 ; 3.437 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50   ; 3.437 ; 3.437 ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50   ; 3.427 ; 3.427 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 4.394 ; 4.394 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.349 ; 4.349 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.349 ; 4.349 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.334 ; 4.334 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.324 ; 4.324 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.394 ; 4.394 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.384 ; 4.384 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.251 ; 4.251 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.251 ; 4.251 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.241 ; 4.241 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.241 ; 4.241 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 1.789 ; 1.789 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.793 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.619 ; 4.619 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.619 ; 4.619 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.619 ; 4.619 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.609 ; 4.609 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.609 ; 4.609 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.609 ; 4.609 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.609 ; 4.609 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.570 ; 4.570 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.590 ; 4.590 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.490 ; 4.490 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.490 ; 4.490 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.799 ; 1.799 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.808 ; 4.808 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.808 ; 4.808 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.788 ; 4.788 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.788 ; 4.788 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.796 ; 4.796 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.796 ; 4.796 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.806 ; 4.806 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.664 ; 4.664 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.674 ; 4.674 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.654 ; 4.654 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.654 ; 4.654 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.778 ; 1.778 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.793 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 4.852 ; 4.852 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 4.982 ; 4.982 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 4.967 ; 4.967 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 4.979 ; 4.979 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 4.883 ; 4.883 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 4.877 ; 4.877 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 4.852 ; 4.852 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 4.853 ; 4.853 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 4.567 ; 4.567 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 4.771 ; 4.771 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]  ; CLOCK_50   ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 4.639 ; 4.639 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 4.602 ; 4.602 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 4.633 ; 4.633 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 4.567 ; 4.567 ; Rise       ; CLOCK_50                              ;
; HEX2[*]   ; CLOCK_50   ; 4.464 ; 4.464 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]  ; CLOCK_50   ; 4.571 ; 4.571 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]  ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]  ; CLOCK_50   ; 4.468 ; 4.468 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]  ; CLOCK_50   ; 4.556 ; 4.556 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]  ; CLOCK_50   ; 4.464 ; 4.464 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]  ; CLOCK_50   ; 4.543 ; 4.543 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]  ; CLOCK_50   ; 4.532 ; 4.532 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50   ; 3.437 ; 3.437 ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50   ; 3.427 ; 3.427 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 3.365 ; 3.365 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.473 ; 3.473 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.473 ; 3.473 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.458 ; 3.458 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.448 ; 3.448 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.518 ; 3.518 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.508 ; 3.508 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.375 ; 3.375 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.375 ; 3.375 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.365 ; 3.365 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.365 ; 3.365 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 1.789 ; 1.789 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.793 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.043 ; 3.043 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.172 ; 3.172 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.172 ; 3.172 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.162 ; 3.162 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.162 ; 3.162 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.162 ; 3.162 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.162 ; 3.162 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.123 ; 3.123 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.143 ; 3.143 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.043 ; 3.043 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.043 ; 3.043 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.799 ; 1.799 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.539 ; 3.539 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.693 ; 3.693 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.673 ; 3.673 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.673 ; 3.673 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.681 ; 3.681 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.681 ; 3.681 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.691 ; 3.691 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.549 ; 3.549 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.559 ; 3.559 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.539 ; 3.539 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.539 ; 3.539 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.778 ; 1.778 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.793 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 3.317 ;       ;       ; 3.317 ;
; SW[1]      ; LEDR[1]     ; 3.343 ;       ;       ; 3.343 ;
; SW[2]      ; LEDR[2]     ; 3.126 ;       ;       ; 3.126 ;
; SW[3]      ; HEX6[0]     ; 3.848 ;       ;       ; 3.848 ;
; SW[3]      ; HEX6[2]     ;       ; 3.842 ; 3.842 ;       ;
; SW[3]      ; HEX6[3]     ; 4.127 ;       ;       ; 4.127 ;
; SW[3]      ; HEX6[4]     ; 3.645 ;       ;       ; 3.645 ;
; SW[3]      ; HEX6[5]     ; 5.661 ;       ;       ; 5.661 ;
; SW[3]      ; LEDR[3]     ; 3.337 ;       ;       ; 3.337 ;
; SW[4]      ; HEX6[0]     ;       ; 3.809 ; 3.809 ;       ;
; SW[4]      ; HEX6[2]     ; 3.810 ;       ;       ; 3.810 ;
; SW[4]      ; HEX6[3]     ;       ; 4.088 ; 4.088 ;       ;
; SW[4]      ; HEX6[5]     ; 5.202 ;       ;       ; 5.202 ;
; SW[4]      ; HEX6[6]     ;       ; 3.681 ; 3.681 ;       ;
; SW[4]      ; LEDR[4]     ; 3.404 ;       ;       ; 3.404 ;
; SW[5]      ; HEX7[0]     ; 5.202 ;       ;       ; 5.202 ;
; SW[5]      ; HEX7[2]     ;       ; 4.728 ; 4.728 ;       ;
; SW[5]      ; HEX7[3]     ; 5.172 ;       ;       ; 5.172 ;
; SW[5]      ; HEX7[4]     ; 3.435 ;       ;       ; 3.435 ;
; SW[5]      ; HEX7[5]     ; 5.291 ;       ;       ; 5.291 ;
; SW[5]      ; LEDR[5]     ; 3.263 ;       ;       ; 3.263 ;
; SW[6]      ; HEX7[0]     ;       ; 5.046 ; 5.046 ;       ;
; SW[6]      ; HEX7[2]     ; 4.950 ;       ;       ; 4.950 ;
; SW[6]      ; HEX7[3]     ;       ; 5.016 ; 5.016 ;       ;
; SW[6]      ; HEX7[5]     ; 5.288 ;       ;       ; 5.288 ;
; SW[6]      ; HEX7[6]     ;       ; 3.613 ; 3.613 ;       ;
; SW[6]      ; LEDR[6]     ; 3.152 ;       ;       ; 3.152 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 3.317 ;       ;       ; 3.317 ;
; SW[1]      ; LEDR[1]     ; 3.343 ;       ;       ; 3.343 ;
; SW[2]      ; LEDR[2]     ; 3.126 ;       ;       ; 3.126 ;
; SW[3]      ; HEX6[0]     ; 3.848 ;       ;       ; 3.848 ;
; SW[3]      ; HEX6[2]     ;       ; 3.842 ; 3.842 ;       ;
; SW[3]      ; HEX6[3]     ; 4.127 ;       ;       ; 4.127 ;
; SW[3]      ; HEX6[4]     ; 3.645 ;       ;       ; 3.645 ;
; SW[3]      ; HEX6[5]     ; 5.661 ;       ;       ; 5.661 ;
; SW[3]      ; LEDR[3]     ; 3.337 ;       ;       ; 3.337 ;
; SW[4]      ; HEX6[0]     ;       ; 3.809 ; 3.809 ;       ;
; SW[4]      ; HEX6[2]     ; 3.810 ;       ;       ; 3.810 ;
; SW[4]      ; HEX6[3]     ;       ; 4.088 ; 4.088 ;       ;
; SW[4]      ; HEX6[5]     ; 5.202 ;       ;       ; 5.202 ;
; SW[4]      ; HEX6[6]     ;       ; 3.681 ; 3.681 ;       ;
; SW[4]      ; LEDR[4]     ; 3.404 ;       ;       ; 3.404 ;
; SW[5]      ; HEX7[0]     ; 5.202 ;       ;       ; 5.202 ;
; SW[5]      ; HEX7[2]     ;       ; 4.728 ; 4.728 ;       ;
; SW[5]      ; HEX7[3]     ; 5.172 ;       ;       ; 5.172 ;
; SW[5]      ; HEX7[4]     ; 3.435 ;       ;       ; 3.435 ;
; SW[5]      ; HEX7[5]     ; 5.291 ;       ;       ; 5.291 ;
; SW[5]      ; LEDR[5]     ; 3.263 ;       ;       ; 3.263 ;
; SW[6]      ; HEX7[0]     ;       ; 5.046 ; 5.046 ;       ;
; SW[6]      ; HEX7[2]     ; 4.950 ;       ;       ; 4.950 ;
; SW[6]      ; HEX7[3]     ;       ; 5.016 ; 5.016 ;       ;
; SW[6]      ; HEX7[5]     ; 5.288 ;       ;       ; 5.288 ;
; SW[6]      ; HEX7[6]     ;       ; 3.613 ; 3.613 ;       ;
; SW[6]      ; LEDR[6]     ; 3.152 ;       ;       ; 3.152 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+----------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                       ; -4.204    ; -0.491 ; -1.839   ; -0.374  ; -1.222              ;
;  CLOCK_50                              ; -4.204    ; -0.491 ; -0.043   ; -0.374  ; 7.620               ;
;  KEY[0]                                ; N/A       ; N/A    ; N/A      ; N/A     ; -1.222              ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 31.888    ; 0.215  ; -1.839   ; 1.231   ; 17.873              ;
; Design-wide TNS                        ; -7596.909 ; -5.22  ; -36.888  ; -5.134  ; -1.222              ;
;  CLOCK_50                              ; -7596.909 ; -5.220 ; -0.344   ; -5.134  ; 0.000               ;
;  KEY[0]                                ; N/A       ; N/A    ; N/A      ; N/A     ; -1.222              ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000     ; 0.000  ; -36.544  ; 0.000   ; 0.000               ;
+----------------------------------------+-----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.643 ; 4.643 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.643 ; 4.643 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 9.796 ; 9.796 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.078 ; 0.078 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.276 ; 0.276 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.580 ; 0.580 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 8.721 ; 8.721 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 7.905 ; 7.905 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 9.379 ; 9.379 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 9.796 ; 9.796 ; Rise       ; CLOCK_50        ;
; SW[*]     ; KEY[0]     ; 5.466 ; 5.466 ; Rise       ; KEY[0]          ;
;  SW[5]    ; KEY[0]     ; 5.466 ; 5.466 ; Rise       ; KEY[0]          ;
;  SW[6]    ; KEY[0]     ; 5.454 ; 5.454 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.355 ; -0.355 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.355 ; -0.355 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.401  ; 0.401  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.401  ; 0.401  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.284  ; 0.284  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.119  ; 0.119  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.228 ; -0.228 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.308  ; 0.308  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -1.571 ; -1.571 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -1.575 ; -1.575 ; Rise       ; CLOCK_50        ;
; SW[*]     ; KEY[0]     ; -1.055 ; -1.055 ; Rise       ; KEY[0]          ;
;  SW[5]    ; KEY[0]     ; -1.055 ; -1.055 ; Rise       ; KEY[0]          ;
;  SW[6]    ; KEY[0]     ; -1.117 ; -1.117 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 9.531 ; 9.531 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 9.518 ; 9.518 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 9.514 ; 9.514 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 9.531 ; 9.531 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 9.308 ; 9.308 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 9.298 ; 9.298 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 9.234 ; 9.234 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 9.261 ; 9.261 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 8.838 ; 8.838 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 8.838 ; 8.838 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]  ; CLOCK_50   ; 8.797 ; 8.797 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 8.678 ; 8.678 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 8.618 ; 8.618 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 8.646 ; 8.646 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 8.614 ; 8.614 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 8.539 ; 8.539 ; Rise       ; CLOCK_50                              ;
; HEX2[*]   ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]  ; CLOCK_50   ; 8.535 ; 8.535 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]  ; CLOCK_50   ; 8.468 ; 8.468 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]  ; CLOCK_50   ; 8.287 ; 8.287 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]  ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]  ; CLOCK_50   ; 8.291 ; 8.291 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]  ; CLOCK_50   ; 8.498 ; 8.498 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]  ; CLOCK_50   ; 8.510 ; 8.510 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 5.873 ; 5.873 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 5.854 ; 5.854 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 5.854 ; 5.854 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 5.834 ; 5.834 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 5.834 ; 5.834 ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50   ; 5.873 ; 5.873 ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50   ; 5.863 ; 5.863 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.801 ; 8.801 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.801 ; 8.801 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.787 ; 8.787 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.777 ; 8.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.837 ; 8.837 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.571 ; 8.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.571 ; 8.571 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.561 ; 8.561 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.561 ; 8.561 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.447 ; 3.447 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 3.388 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.441 ; 9.441 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 9.441 ; 9.441 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 9.441 ; 9.441 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 9.431 ; 9.431 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 9.431 ; 9.431 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 9.426 ; 9.426 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 9.426 ; 9.426 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.389 ; 9.389 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.409 ; 9.409 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.174 ; 9.174 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.174 ; 9.174 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.457 ; 3.457 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.864 ; 9.864 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.864 ; 9.864 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.844 ; 9.844 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.844 ; 9.844 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.848 ; 9.848 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.848 ; 9.848 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 9.858 ; 9.858 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 9.578 ; 9.578 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 9.588 ; 9.588 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 9.568 ; 9.568 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 9.568 ; 9.568 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.436 ; 3.436 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 3.388 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 4.852 ; 4.852 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]  ; CLOCK_50   ; 4.982 ; 4.982 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]  ; CLOCK_50   ; 4.967 ; 4.967 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]  ; CLOCK_50   ; 4.979 ; 4.979 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]  ; CLOCK_50   ; 4.883 ; 4.883 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]  ; CLOCK_50   ; 4.877 ; 4.877 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]  ; CLOCK_50   ; 4.852 ; 4.852 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]  ; CLOCK_50   ; 4.853 ; 4.853 ; Rise       ; CLOCK_50                              ;
; HEX1[*]   ; CLOCK_50   ; 4.567 ; 4.567 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]  ; CLOCK_50   ; 4.771 ; 4.771 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]  ; CLOCK_50   ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]  ; CLOCK_50   ; 4.639 ; 4.639 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]  ; CLOCK_50   ; 4.602 ; 4.602 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]  ; CLOCK_50   ; 4.633 ; 4.633 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]  ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]  ; CLOCK_50   ; 4.567 ; 4.567 ; Rise       ; CLOCK_50                              ;
; HEX2[*]   ; CLOCK_50   ; 4.464 ; 4.464 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]  ; CLOCK_50   ; 4.571 ; 4.571 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]  ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]  ; CLOCK_50   ; 4.468 ; 4.468 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]  ; CLOCK_50   ; 4.556 ; 4.556 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]  ; CLOCK_50   ; 4.464 ; 4.464 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]  ; CLOCK_50   ; 4.543 ; 4.543 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]  ; CLOCK_50   ; 4.532 ; 4.532 ; Rise       ; CLOCK_50                              ;
; LEDG[*]   ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 3.418 ; 3.418 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; CLOCK_50                              ;
;  LEDG[4]  ; CLOCK_50   ; 3.437 ; 3.437 ; Rise       ; CLOCK_50                              ;
;  LEDG[5]  ; CLOCK_50   ; 3.427 ; 3.427 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 3.365 ; 3.365 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.473 ; 3.473 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.473 ; 3.473 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.458 ; 3.458 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.448 ; 3.448 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.518 ; 3.518 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.508 ; 3.508 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.375 ; 3.375 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.375 ; 3.375 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.365 ; 3.365 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.365 ; 3.365 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 1.789 ; 1.789 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.793 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.043 ; 3.043 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.172 ; 3.172 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.172 ; 3.172 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.162 ; 3.162 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.162 ; 3.162 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.162 ; 3.162 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.162 ; 3.162 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.123 ; 3.123 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.143 ; 3.143 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.043 ; 3.043 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.043 ; 3.043 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.799 ; 1.799 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.539 ; 3.539 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.693 ; 3.693 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.673 ; 3.673 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.673 ; 3.673 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.681 ; 3.681 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.681 ; 3.681 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.691 ; 3.691 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.549 ; 3.549 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.559 ; 3.559 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.539 ; 3.539 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.539 ; 3.539 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.778 ; 1.778 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.793 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; SW[0]      ; LEDR[0]     ; 6.067  ;       ;       ; 6.067  ;
; SW[1]      ; LEDR[1]     ; 6.124  ;       ;       ; 6.124  ;
; SW[2]      ; LEDR[2]     ; 5.605  ;       ;       ; 5.605  ;
; SW[3]      ; HEX6[0]     ; 7.199  ;       ;       ; 7.199  ;
; SW[3]      ; HEX6[2]     ;        ; 7.157 ; 7.157 ;        ;
; SW[3]      ; HEX6[3]     ; 7.738  ;       ;       ; 7.738  ;
; SW[3]      ; HEX6[4]     ; 6.567  ;       ;       ; 6.567  ;
; SW[3]      ; HEX6[5]     ; 10.951 ;       ;       ; 10.951 ;
; SW[3]      ; LEDR[3]     ; 6.027  ;       ;       ; 6.027  ;
; SW[4]      ; HEX6[0]     ;        ; 7.131 ; 7.131 ;        ;
; SW[4]      ; HEX6[2]     ; 7.129  ;       ;       ; 7.129  ;
; SW[4]      ; HEX6[3]     ;        ; 7.670 ; 7.670 ;        ;
; SW[4]      ; HEX6[5]     ; 10.135 ;       ;       ; 10.135 ;
; SW[4]      ; HEX6[6]     ;        ; 6.711 ; 6.711 ;        ;
; SW[4]      ; LEDR[4]     ; 6.183  ;       ;       ; 6.183  ;
; SW[5]      ; HEX7[0]     ; 9.772  ;       ;       ; 9.772  ;
; SW[5]      ; HEX7[2]     ;        ; 8.981 ; 8.981 ;        ;
; SW[5]      ; HEX7[3]     ; 9.742  ;       ;       ; 9.742  ;
; SW[5]      ; HEX7[4]     ; 6.239  ;       ;       ; 6.239  ;
; SW[5]      ; HEX7[5]     ; 9.995  ;       ;       ; 9.995  ;
; SW[5]      ; LEDR[5]     ; 5.915  ;       ;       ; 5.915  ;
; SW[6]      ; HEX7[0]     ;        ; 9.455 ; 9.455 ;        ;
; SW[6]      ; HEX7[2]     ; 9.418  ;       ;       ; 9.418  ;
; SW[6]      ; HEX7[3]     ;        ; 9.425 ; 9.425 ;        ;
; SW[6]      ; HEX7[5]     ; 9.966  ;       ;       ; 9.966  ;
; SW[6]      ; HEX7[6]     ;        ; 6.571 ; 6.571 ;        ;
; SW[6]      ; LEDR[6]     ; 5.726  ;       ;       ; 5.726  ;
+------------+-------------+--------+-------+-------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 3.317 ;       ;       ; 3.317 ;
; SW[1]      ; LEDR[1]     ; 3.343 ;       ;       ; 3.343 ;
; SW[2]      ; LEDR[2]     ; 3.126 ;       ;       ; 3.126 ;
; SW[3]      ; HEX6[0]     ; 3.848 ;       ;       ; 3.848 ;
; SW[3]      ; HEX6[2]     ;       ; 3.842 ; 3.842 ;       ;
; SW[3]      ; HEX6[3]     ; 4.127 ;       ;       ; 4.127 ;
; SW[3]      ; HEX6[4]     ; 3.645 ;       ;       ; 3.645 ;
; SW[3]      ; HEX6[5]     ; 5.661 ;       ;       ; 5.661 ;
; SW[3]      ; LEDR[3]     ; 3.337 ;       ;       ; 3.337 ;
; SW[4]      ; HEX6[0]     ;       ; 3.809 ; 3.809 ;       ;
; SW[4]      ; HEX6[2]     ; 3.810 ;       ;       ; 3.810 ;
; SW[4]      ; HEX6[3]     ;       ; 4.088 ; 4.088 ;       ;
; SW[4]      ; HEX6[5]     ; 5.202 ;       ;       ; 5.202 ;
; SW[4]      ; HEX6[6]     ;       ; 3.681 ; 3.681 ;       ;
; SW[4]      ; LEDR[4]     ; 3.404 ;       ;       ; 3.404 ;
; SW[5]      ; HEX7[0]     ; 5.202 ;       ;       ; 5.202 ;
; SW[5]      ; HEX7[2]     ;       ; 4.728 ; 4.728 ;       ;
; SW[5]      ; HEX7[3]     ; 5.172 ;       ;       ; 5.172 ;
; SW[5]      ; HEX7[4]     ; 3.435 ;       ;       ; 3.435 ;
; SW[5]      ; HEX7[5]     ; 5.291 ;       ;       ; 5.291 ;
; SW[5]      ; LEDR[5]     ; 3.263 ;       ;       ; 3.263 ;
; SW[6]      ; HEX7[0]     ;       ; 5.046 ; 5.046 ;       ;
; SW[6]      ; HEX7[2]     ; 4.950 ;       ;       ; 4.950 ;
; SW[6]      ; HEX7[3]     ;       ; 5.016 ; 5.016 ;       ;
; SW[6]      ; HEX7[5]     ; 5.288 ;       ;       ; 5.288 ;
; SW[6]      ; HEX7[6]     ;       ; 3.613 ; 3.613 ;       ;
; SW[6]      ; LEDR[6]     ; 3.152 ;       ;       ; 3.152 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 117596891 ; 0        ; 0        ; 0        ;
; KEY[0]                                ; CLOCK_50                              ; 5097      ; 4327     ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648     ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                             ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 117596891 ; 0        ; 0        ; 0        ;
; KEY[0]                                ; CLOCK_50                              ; 5097      ; 4327     ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648     ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+---------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------+----------+----------+----------+----------+
; KEY[0]     ; CLOCK_50                              ; 26       ; 26       ; 0        ; 0        ;
; KEY[0]     ; VGA|mypll|altpll_component|pll|clk[0] ; 20       ; 20       ; 0        ; 0        ;
+------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+---------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------+----------+----------+----------+----------+
; KEY[0]     ; CLOCK_50                              ; 26       ; 26       ; 0        ; 0        ;
; KEY[0]     ; VGA|mypll|altpll_component|pll|clk[0] ; 20       ; 20       ; 0        ; 0        ;
+------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 2063  ; 2063 ;
; Unconstrained Output Ports      ; 80    ; 80   ;
; Unconstrained Output Port Paths ; 361   ; 361  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Apr 05 20:30:46 2016
Info: Command: quartus_sta lab7part3 -c lab7part3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab7part3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.204
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.204     -7596.909 CLOCK_50 
    Info (332119):    31.888         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.357        -1.542 CLOCK_50 
    Info (332119):     0.391         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -1.839
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.839       -36.544 VGA|mypll|altpll_component|pll|clk[0] 
    Info (332119):    -0.043        -0.344 CLOCK_50 
Info (332146): Worst-case removal slack is -0.349
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.349        -3.766 CLOCK_50 
    Info (332119):     2.036         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -1.222 KEY[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.453     -1957.613 CLOCK_50 
    Info (332119):    36.331         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -0.491
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.491        -5.220 CLOCK_50 
    Info (332119):     0.215         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -0.886
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.886       -17.590 VGA|mypll|altpll_component|pll|clk[0] 
    Info (332119):     0.428         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is -0.374
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.374        -5.134 CLOCK_50 
    Info (332119):     1.231         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -1.222 KEY[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 420 megabytes
    Info: Processing ended: Tue Apr 05 20:30:51 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


