strict digraph "" {
	node [label="\N"];
	"140:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfb08915d0>",
		fillcolor=springgreen,
		label="140:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"147:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb08910d0>",
		fillcolor=turquoise,
		label="147:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"140:IF" -> "147:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=140];
	"141:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0865e50>",
		fillcolor=turquoise,
		label="141:BL
Mdo_2d <= #Tp 1'b0;
Mdo_d <= #Tp 1'b0;
Mdo <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0865e90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fcfb0878090>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0878250>]",
		style=filled,
		typ=Block];
	"140:IF" -> "141:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=140];
	"148:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfb0891e50>",
		fillcolor=springgreen,
		label="148:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"147:BL" -> "148:IF"	 [cond="[]",
		lineno=None];
	"Leaf_138:AL"	 [def_var="['Mdo_2d', 'Mdo_d', 'Mdo']",
		label="Leaf_138:AL"];
	"141:BL" -> "Leaf_138:AL"	 [cond="[]",
		lineno=None];
	"149:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb0891290>",
		fillcolor=turquoise,
		label="149:BL
Mdo_2d <= #Tp ~SerialEn & (BitCounter < 32);
Mdo_d <= #Tp ShiftedBit | Mdo_2d;
Mdo <= #Tp Mdo_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0891950>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fcfb0865a10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfb0865c50>]",
		style=filled,
		typ=Block];
	"149:BL" -> "Leaf_138:AL"	 [cond="[]",
		lineno=None];
	"138:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fcfb0878450>",
		clk_sens=True,
		fillcolor=gold,
		label="138:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Mdo_d', 'MdcEn_n', 'SerialEn', 'ShiftedBit', 'Mdo_2d', 'BitCounter']"];
	"139:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcfb08785d0>",
		fillcolor=turquoise,
		label="139:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"138:AL" -> "139:BL"	 [cond="[]",
		lineno=None];
	"139:BL" -> "140:IF"	 [cond="[]",
		lineno=None];
	"148:IF" -> "149:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=148];
}
