# MIPS32-New-single-cycle


Implemented bne,addi,j instructions in MIPS single cycle verilog code

It was given as a assignement in our Computer Architecture course and asked to inlcude the above instructions which previously not there in the Single cycle Verilog code
