Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 7a998fe0abfe46918ad5cbba8b012036 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot mandelbrot_calculator_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.mandelbrot_calculator xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "mandelbrot_calculator_time_synth.sdf", for root module "mandelbrot_calculator".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "mandelbrot_calculator_time_synth.sdf", for root module "mandelbrot_calculator".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_add_mult_add_xbip_dsp48_macr...
Compiling module xil_defaultlib.dsp_add_mult_add
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.dsp_simple_xbip_dsp48_macro_v3_0...
Compiling module xil_defaultlib.dsp_simple
Compiling module xil_defaultlib.dsp_simple_xbip_dsp48_macro_v3_0...
Compiling module xil_defaultlib.dsp_simple_HD1134
Compiling module xil_defaultlib.mandel_iter
Compiling module xil_defaultlib.mandelbrot_calculator
Compiling module xil_defaultlib.glbl
Built simulation snapshot mandelbrot_calculator_time_synth
