{"vcs1":{"timestamp_begin":1730463795.882805355, "rt":1.43, "ut":0.39, "st":0.27}}
{"vcselab":{"timestamp_begin":1730463797.379793809, "rt":1.00, "ut":0.24, "st":0.16}}
{"link":{"timestamp_begin":1730463798.438938651, "rt":0.32, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730463795.314135797}
{"VCS_COMP_START_TIME": 1730463795.314135797}
{"VCS_COMP_END_TIME": 1730463807.254082778}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331700}}
{"stitch_vcselab": {"peak_mem": 223352}}
