../../../modules/bios/verilog/bios1_rom.v
../../../modules/bios/verilog/bios.v
../../../modules/bus_arbiter/verilog/busArbiter.v
../../../modules/bus_arbiter/verilog/queueMemory.v
../../../modules/hdmi_720p/font/ami386__8x8.v
../../../modules/hdmi_720p/verilog/graphicsController.v
../../../modules/hdmi_720p/verilog/hdmi_720p.v
../../../modules/hdmi_720p/verilog/ram2kdp.v
../../../modules/hdmi_720p/verilog/ram4kdp.v
../../../modules/hdmi_720p/verilog/textController.v
../../../modules/hdmi_720p/verilog/tmds_encoder.v
../../../modules/hdmi_720p/verilog/screens.v
../../../modules/spi/verilog/spiShiftSingle.v
../../../modules/spi/verilog/spiShiftQuad.v
../../../modules/spi/verilog/spiBus.v
../../../modules/i2c/verilog/i2cMaster.v
../../../modules/i2c/verilog/i2cCustomInstr.v
../../../modules/profileCi/verilog/counter.v
../../../modules/profileCi/verilog/profileCi.v
../../../modules/grayscaleCi/verilog/rgb565Grayscale.v
../../../modules/grayscaleCi/verilog/rgb565ISE.v
../../../modules/gpio/verilog/gpio.v
../../../modules/ramDmaCi/verilog/dualPortSSram.v
../../../modules/ramDmaCi/verilog/ramDmaCi.v
../../../modules/camera/verilog/camera.v
../../../modules/delay/verilog/delayIse.v
../../../modules/swapbyteIse/verilog/swapByteIse.v
../../../modules/uart/verilog/baudGenerator.v
../../../modules/uart/verilog/uartFifoMemory.v
../../../modules/uart/verilog/uartRx.v
../../../modules/uart/verilog/uartTx.v
../../../modules/uart/verilog/uartRxFifo.v
../../../modules/uart/verilog/uartTxFifo.v
../../../modules/uart/verilog/uartBus.v
../../../modules/or1420/verilog/adder.v
../../../modules/or1420/verilog/dCacheSpm.v
../../../modules/or1420/verilog/dCache.v
../../../modules/or1420/verilog/decodeStage.v
../../../modules/or1420/verilog/executeStage.v
../../../modules/or1420/verilog/fetchStage.v
../../../modules/or1420/verilog/logicUnit.v
../../../modules/or1420/verilog/lutram_32x1.v
../../../modules/or1420/verilog/memoryStage.v
../../../modules/or1420/verilog/multiplier.v
../../../modules/or1420/verilog/or1420Top.v
../../../modules/or1420/verilog/regiserFile.v
../../../modules/or1420/verilog/shifter.v
../../../modules/or1420/verilog/sprUnit.v
../../../modules/sdram/verilog/sdramFifo.v
../../../modules/sdram/verilog/sdram.v
../../../modules/support/verilog/decimalCounter.v
../../../modules/support/verilog/processorId.v
../../../modules/support/verilog/synchroFlop.v
../../../modules/support/verilog/sram_16x32_dp_ar.v
../../../modules/support/verilog/sram_32x32_dp_ar.v
../../../modules/support/verilog/sram_512x32_dp.v
../../../modules/support/verilog/sram_512x32.v
../../../modules/support/verilog/sram_1024x16_dp.v
../../../modules/support/verilog/sram2048x8Dp.v
../verilog/or1420SingleCore.v
