# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 62
attribute \src "dut.sv:1.1-63.10"
attribute \cells_not_processed 1
module \scopes_test_01
  attribute \src "dut.sv:50.7-50.22"
  wire width 16 $0\func_01$func$dut.sv:50$2.$result$9
  attribute \src "dut.sv:50.7-50.22"
  wire width 16 $0\func_01$func$dut.sv:50$3.$result$7
  attribute \src "dut.sv:50.7-50.22"
  wire width 64 $0\func_01$func$dut.sv:50$3.x$5
  attribute \src "dut.sv:50.7-50.22"
  wire width 64 $0\func_01$func$dut.sv:50$3.y$6
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$38.$result$45
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$39.$result$43
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$39.x$41
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$39.y$42
  attribute \src "dut.sv:51.7-51.22"
  wire width 16 $0\func_02$func$dut.sv:51$16.$result$23
  attribute \src "dut.sv:51.7-51.22"
  wire width 16 $0\func_02$func$dut.sv:51$17.$result$21
  attribute \src "dut.sv:51.7-51.22"
  wire width 64 $0\func_02$func$dut.sv:51$17.x$19
  attribute \src "dut.sv:51.7-51.22"
  wire width 64 $0\func_02$func$dut.sv:51$17.y$20
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$52.$result$59
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$53.$result$57
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$53.x$55
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$53.y$56
  attribute \src "dut.sv:49.2-62.5"
  wire width 16 $0\x
  attribute \src "dut.sv:49.2-62.5"
  wire width 16 $0\y
  attribute \src "dut.sv:50.7-50.22"
  wire width 16 $1\func_01$func$dut.sv:50$3.$result$8
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $1\func_01$func$dut.sv:60$39.$result$44
  attribute \src "dut.sv:51.7-51.22"
  wire width 16 $1\func_02$func$dut.sv:51$17.$result$22
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $1\func_02$func$dut.sv:61$53.$result$58
  wire width 16 $auto$expression.cpp:1537:import_operation$32
  wire width 64 $auto$expression.cpp:1703:import_operation$10
  wire width 16 $auto$expression.cpp:1703:import_operation$28
  wire width 64 $auto$expression.cpp:1703:import_operation$30
  wire width 16 $auto$expression.cpp:1703:import_operation$36
  wire width 16 $auto$expression.cpp:1703:import_operation$46
  wire width 64 $auto$expression.cpp:1726:import_operation$24
  wire width 16 $auto$expression.cpp:1726:import_operation$60
  wire width 68 $auto$expression.cpp:1772:import_operation$26
  wire width 64 $auto$rtlil.cc:3008:Xor$13
  wire width 64 $auto$rtlil.cc:3008:Xor$15
  wire width 16 $auto$rtlil.cc:3008:Xor$35
  wire width 16 $auto$rtlil.cc:3008:Xor$49
  wire width 16 $auto$rtlil.cc:3008:Xor$51
  wire width 16 $func_01$func$dut.sv:50$0_result
  wire width 16 $func_01$func$dut.sv:60$2_result
  wire width 16 $func_02$func$dut.sv:51$1_result
  wire width 16 $func_02$func$dut.sv:61$3_result
  wire width 16 \func_01$func$dut.sv:50$2.$result
  attribute \nosync 1
  attribute \src "dut.sv:50.7-50.22"
  wire width 16 \func_01$func$dut.sv:50$3.$result
  wire width 16 \func_01$func$dut.sv:60$38.$result
  attribute \nosync 1
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 \func_01$func$dut.sv:60$39.$result
  wire width 16 \func_02$func$dut.sv:51$16.$result
  attribute \nosync 1
  attribute \src "dut.sv:51.7-51.22"
  wire width 16 \func_02$func$dut.sv:51$17.$result
  wire width 16 \func_02$func$dut.sv:61$52.$result
  attribute \nosync 1
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 \func_02$func$dut.sv:61$53.$result
  attribute \src "dut.sv:1.35-1.36"
  wire width 4 input 1 \k
  attribute \nosync 1
  wire width 4 \task_01$func$dut.sv:52$0.a
  attribute \nosync 1
  wire width 16 \task_01$func$dut.sv:52$0.y
  attribute \nosync 1
  wire width 4 \task_02$func$dut.sv:53$1.a
  attribute \nosync 1
  wire width 16 \task_02$func$dut.sv:53$1.bar.x
  attribute \nosync 1
  wire width 16 \task_02$func$dut.sv:53$1.foo.bar.x
  attribute \nosync 1
  wire width 16 \task_02$func$dut.sv:53$1.foo.x
  attribute \nosync 1
  wire width 16 \task_02$func$dut.sv:53$1.foo.z
  attribute \src "dut.sv:1.56-1.57"
  wire width 16 output 2 \x
  attribute \src "dut.sv:1.59-1.60"
  wire width 16 output 3 \y
  cell $add $add$dut.sv:31$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \x
    connect \B \task_01$func$dut.sv:52$0.y
    connect \Y $auto$expression.cpp:1703:import_operation$28
  end
  cell $add $add$dut.sv:42$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000001001101
    connect \B \task_02$func$dut.sv:53$1.a
    connect \Y $auto$expression.cpp:1703:import_operation$30
  end
  cell $add $add$dut.sv:5$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000000001011
    connect \B 64'0000000000000000000000000000000000000000000000000000000000010110
    connect \Y $auto$expression.cpp:1703:import_operation$10
  end
  cell $add $add$dut.sv:5$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $0\func_01$func$dut.sv:60$39.x$41
    connect \B $0\func_01$func$dut.sv:60$39.y$42
    connect \Y $auto$expression.cpp:1703:import_operation$46
  end
  cell $add $add$dut.sv:57$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 16
    connect \A \y
    connect \B \k
    connect \Y $auto$expression.cpp:1703:import_operation$36
  end
  cell $mul $mul$dut.sv:30$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 68
    connect \A \task_01$func$dut.sv:52$0.a
    connect \B 64'0000000000000000000000000000000000000000000000000000000000010111
    connect \Y $auto$expression.cpp:1772:import_operation$26
  end
  cell $neg $neg$dut.sv:43$33
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \task_02$func$dut.sv:53$1.foo.bar.x
    connect \Y $auto$expression.cpp:1537:import_operation$32
  end
  cell $sub $sub$dut.sv:18$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000000100001
    connect \B 64'0000000000000000000000000000000000000000000000000000000000101100
    connect \Y $auto$expression.cpp:1726:import_operation$24
  end
  cell $sub $sub$dut.sv:18$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $0\func_02$func$dut.sv:61$53.x$55
    connect \B $0\func_02$func$dut.sv:61$53.y$56
    connect \Y $auto$expression.cpp:1726:import_operation$60
  end
  cell $xor $xor$dut.sv:11$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $1\func_01$func$dut.sv:50$3.$result$8
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001011
    connect \Y $auto$rtlil.cc:3008:Xor$15
  end
  cell $xor $xor$dut.sv:11$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $1\func_01$func$dut.sv:60$39.$result$44
    connect \B $0\func_01$func$dut.sv:60$39.x$41
    connect \Y $auto$rtlil.cc:3008:Xor$51
  end
  cell $xor $xor$dut.sv:45$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \task_02$func$dut.sv:53$1.foo.x
    connect \B \task_02$func$dut.sv:53$1.foo.z
    connect \Y $auto$rtlil.cc:3008:Xor$35
  end
  cell $xor $xor$dut.sv:9$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $1\func_01$func$dut.sv:50$3.$result$8
    connect \B 64'0000000000000000000000000000000000000000000000000000000000001011
    connect \Y $auto$rtlil.cc:3008:Xor$13
  end
  cell $xor $xor$dut.sv:9$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $1\func_01$func$dut.sv:60$39.$result$44
    connect \B $0\func_01$func$dut.sv:60$39.x$41
    connect \Y $auto$rtlil.cc:3008:Xor$49
  end
  attribute \src "dut.sv:49.2-62.5"
  process $proc$dut.sv:49$1
    assign $0\x \x
    assign $0\y \y
    assign $0\x $func_01$func$dut.sv:50$0_result
    assign $0\y $func_02$func$dut.sv:51$1_result
    assign \task_01$func$dut.sv:52$0.a \k
    assign \task_01$func$dut.sv:52$0.y $auto$expression.cpp:1772:import_operation$26 [15:0]
    assign $0\x $auto$expression.cpp:1703:import_operation$28
    assign \task_02$func$dut.sv:53$1.a \k
    assign \task_02$func$dut.sv:53$1.foo.x \y
    assign \task_02$func$dut.sv:53$1.foo.bar.x $auto$expression.cpp:1703:import_operation$30 [15:0]
    assign \task_02$func$dut.sv:53$1.foo.z $auto$expression.cpp:1537:import_operation$32
    assign $0\y $auto$rtlil.cc:3008:Xor$35
    assign $0\y \x
    assign $0\y $auto$expression.cpp:1703:import_operation$36
    assign $0\x \y
    assign $0\x $func_01$func$dut.sv:60$2_result
    assign $0\y $func_02$func$dut.sv:61$3_result
    sync always
      update \x $0\x
      update \y $0\y
  end
  attribute \src "dut.sv:50.7-50.22"
  process $proc$dut.sv:50$4
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_01$func$dut.sv:50$3.x$5 64'0000000000000000000000000000000000000000000000000000000000001011
    assign $0\func_01$func$dut.sv:50$3.y$6 64'0000000000000000000000000000000000000000000000000000000000010110
    assign $0\func_01$func$dut.sv:50$3.$result$7 $1\func_01$func$dut.sv:50$3.$result$8
    assign $0\func_01$func$dut.sv:50$2.$result$9 $1\func_01$func$dut.sv:50$3.$result$8
    assign $1\func_01$func$dut.sv:50$3.$result$8 $auto$expression.cpp:1703:import_operation$10 [15:0]
    assign $0\func_01$func$dut.sv:50$3.x$5 64'0000000000000000000000000000000000000000000000000000000000010110
    assign $1\func_01$func$dut.sv:50$3.$result$8 $auto$rtlil.cc:3008:Xor$13 [15:0]
    assign $1\func_01$func$dut.sv:50$3.$result$8 $auto$rtlil.cc:3008:Xor$15 [15:0]
    sync always
      update \func_01$func$dut.sv:50$2.$result $0\func_01$func$dut.sv:50$2.$result$9
      update \func_01$func$dut.sv:50$3.$result 16'x
  end
  attribute \src "dut.sv:51.7-51.22"
  process $proc$dut.sv:51$18
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_02$func$dut.sv:51$17.x$19 64'0000000000000000000000000000000000000000000000000000000000100001
    assign $0\func_02$func$dut.sv:51$17.y$20 64'0000000000000000000000000000000000000000000000000000000000101100
    assign $0\func_02$func$dut.sv:51$17.$result$21 $1\func_02$func$dut.sv:51$17.$result$22
    assign $0\func_02$func$dut.sv:51$16.$result$23 $1\func_02$func$dut.sv:51$17.$result$22
    assign $1\func_02$func$dut.sv:51$17.$result$22 $auto$expression.cpp:1726:import_operation$24 [15:0]
    assign $1\func_02$func$dut.sv:51$17.$result$22 16'0000000000000000
    sync always
      update \func_02$func$dut.sv:51$16.$result $0\func_02$func$dut.sv:51$16.$result$23
      update \func_02$func$dut.sv:51$17.$result 16'x
  end
  attribute \src "dut.sv:60.7-60.20"
  process $proc$dut.sv:60$40
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_01$func$dut.sv:60$39.x$41 \y
    assign $0\func_01$func$dut.sv:60$39.y$42 \x
    assign $0\func_01$func$dut.sv:60$39.$result$43 $1\func_01$func$dut.sv:60$39.$result$44
    assign $0\func_01$func$dut.sv:60$38.$result$45 $1\func_01$func$dut.sv:60$39.$result$44
    assign $1\func_01$func$dut.sv:60$39.$result$44 $auto$expression.cpp:1703:import_operation$46
    assign $0\func_01$func$dut.sv:60$39.x$41 $0\func_01$func$dut.sv:60$39.y$42
    assign $1\func_01$func$dut.sv:60$39.$result$44 $auto$rtlil.cc:3008:Xor$49
    assign $1\func_01$func$dut.sv:60$39.$result$44 $auto$rtlil.cc:3008:Xor$51
    sync always
      update \func_01$func$dut.sv:60$38.$result $0\func_01$func$dut.sv:60$38.$result$45
      update \func_01$func$dut.sv:60$39.$result 16'x
  end
  attribute \src "dut.sv:61.7-61.20"
  process $proc$dut.sv:61$54
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_02$func$dut.sv:61$53.x$55 \y
    assign $0\func_02$func$dut.sv:61$53.y$56 \x
    assign $0\func_02$func$dut.sv:61$53.$result$57 $1\func_02$func$dut.sv:61$53.$result$58
    assign $0\func_02$func$dut.sv:61$52.$result$59 $1\func_02$func$dut.sv:61$53.$result$58
    assign $1\func_02$func$dut.sv:61$53.$result$58 $auto$expression.cpp:1726:import_operation$60
    assign $1\func_02$func$dut.sv:61$53.$result$58 16'0000000000000000
    sync always
      update \func_02$func$dut.sv:61$52.$result $0\func_02$func$dut.sv:61$52.$result$59
      update \func_02$func$dut.sv:61$53.$result 16'x
  end
  connect $func_01$func$dut.sv:50$0_result \func_01$func$dut.sv:50$2.$result
  connect $func_02$func$dut.sv:51$1_result \func_02$func$dut.sv:51$16.$result
  connect $func_01$func$dut.sv:60$2_result \func_01$func$dut.sv:60$38.$result
  connect $func_02$func$dut.sv:61$3_result \func_02$func$dut.sv:61$52.$result
end
