$comment
	File created using the following command:
		vcd file fpMultiplier.msim.vcd -direction
$end
$date
	Sun Feb 01 18:45:24 2026
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module toplevelmMULT_vlg_vec_tst $end
$var reg 7 ! ExponentA [6:0] $end
$var reg 7 " ExponentB [6:0] $end
$var reg 1 # Gclock $end
$var reg 8 $ MantissaA [7:0] $end
$var reg 8 % MantissaB [7:0] $end
$var reg 1 & resetBar $end
$var reg 1 ' SignA $end
$var reg 1 ( SignB $end
$var wire 1 ) ExponentOut [6] $end
$var wire 1 * ExponentOut [5] $end
$var wire 1 + ExponentOut [4] $end
$var wire 1 , ExponentOut [3] $end
$var wire 1 - ExponentOut [2] $end
$var wire 1 . ExponentOut [1] $end
$var wire 1 / ExponentOut [0] $end
$var wire 1 0 MantissaOut [7] $end
$var wire 1 1 MantissaOut [6] $end
$var wire 1 2 MantissaOut [5] $end
$var wire 1 3 MantissaOut [4] $end
$var wire 1 4 MantissaOut [3] $end
$var wire 1 5 MantissaOut [2] $end
$var wire 1 6 MantissaOut [1] $end
$var wire 1 7 MantissaOut [0] $end
$var wire 1 8 overflow $end
$var wire 1 9 s1 $end
$var wire 1 : s2 $end
$var wire 1 ; s3 $end
$var wire 1 < s4 $end
$var wire 1 = s6 $end
$var wire 1 > SignOut $end
$var wire 1 ? so $end
$var wire 1 @ sampler $end
$scope module i1 $end
$var wire 1 A gnd $end
$var wire 1 B vcc $end
$var wire 1 C unknown $end
$var tri1 1 D devclrn $end
$var tri1 1 E devpor $end
$var tri1 1 F devoe $end
$var wire 1 G inst2|inst12|pp[1][5]~combout $end
$var wire 1 H inst2|inst12|pp[1][4]~combout $end
$var wire 1 I inst2|inst12|pp[2][6]~combout $end
$var wire 1 J inst2|inst12|row0|gen_adder:6:add_inst|int_CarryOut1~combout $end
$var wire 1 K inst2|inst12|row0|gen_adder:2:add_inst|o_Sum~0_combout $end
$var wire 1 L inst2|inst12|pp[3][1]~combout $end
$var wire 1 M inst2|inst12|pp[4][6]~combout $end
$var wire 1 N inst2|inst12|pp[4][5]~combout $end
$var wire 1 O inst2|inst12|pp[4][4]~combout $end
$var wire 1 P inst2|inst12|pp[4][2]~combout $end
$var wire 1 Q inst2|inst12|pp[4][0]~combout $end
$var wire 1 R inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout $end
$var wire 1 S inst2|inst12|pp[5][2]~combout $end
$var wire 1 T inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_Sum~combout $end
$var wire 1 U inst2|inst12|pp[6][5]~combout $end
$var wire 1 V inst2|inst12|pp[6][4]~combout $end
$var wire 1 W inst2|inst12|pp[6][3]~combout $end
$var wire 1 X inst2|inst12|pp[7][7]~combout $end
$var wire 1 Y inst2|inst12|pp[7][5]~combout $end
$var wire 1 Z inst2|inst12|pp[7][1]~combout $end
$var wire 1 [ inst2|inst7|gen_adder:3:add_inst|o_CarryOut~combout $end
$var wire 1 \ inst2|inst9|reg_q~2_combout $end
$var wire 1 ] inst2|inst9|reg_q~7_combout $end
$var wire 1 ^ inst2|inst9|reg_q~10_combout $end
$var wire 1 _ inst2|inst9|reg_q[0]~14_combout $end
$var wire 1 ` inst2|inst13|G1~1_combout $end
$var wire 1 a inst2|inst1|gen_reg:4:bit_inst|int_q~q $end
$var wire 1 b inst2|inst1|gen_reg:3:bit_inst|int_q~q $end
$var wire 1 c inst2|inst67|gen_adder:4:add_inst|o_CarryOut~0_combout $end
$var wire 1 d ExponentB[4]~input_o $end
$var wire 1 e ExponentB[3]~input_o $end
$var wire 1 f inst2|inst1|gen_reg:4:bit_inst|int_q~feeder_combout $end
$var wire 1 g inst2|inst1|gen_reg:3:bit_inst|int_q~feeder_combout $end
$var wire 1 h SignOut~output_o $end
$var wire 1 i so~output_o $end
$var wire 1 j s1~output_o $end
$var wire 1 k s2~output_o $end
$var wire 1 l s3~output_o $end
$var wire 1 m s6~output_o $end
$var wire 1 n s4~output_o $end
$var wire 1 o overflow~output_o $end
$var wire 1 p ExponentOut[6]~output_o $end
$var wire 1 q ExponentOut[5]~output_o $end
$var wire 1 r ExponentOut[4]~output_o $end
$var wire 1 s ExponentOut[3]~output_o $end
$var wire 1 t ExponentOut[2]~output_o $end
$var wire 1 u ExponentOut[1]~output_o $end
$var wire 1 v ExponentOut[0]~output_o $end
$var wire 1 w MantissaOut[7]~output_o $end
$var wire 1 x MantissaOut[6]~output_o $end
$var wire 1 y MantissaOut[5]~output_o $end
$var wire 1 z MantissaOut[4]~output_o $end
$var wire 1 { MantissaOut[3]~output_o $end
$var wire 1 | MantissaOut[2]~output_o $end
$var wire 1 } MantissaOut[1]~output_o $end
$var wire 1 ~ MantissaOut[0]~output_o $end
$var wire 1 !! MantissaA[7]~input_o $end
$var wire 1 "! resetBar~input_o $end
$var wire 1 #! resetBar~inputclkctrl_outclk $end
$var wire 1 $! inst|FF0|int_q~feeder_combout $end
$var wire 1 %! inst|FF0|int_q~q $end
$var wire 1 &! inst2|inst10|gen_reg:7:bit_inst|int_q~q $end
$var wire 1 '! MantissaA[6]~input_o $end
$var wire 1 (! inst2|inst10|gen_reg:6:bit_inst|int_q~q $end
$var wire 1 )! MantissaA[5]~input_o $end
$var wire 1 *! inst2|inst10|gen_reg:5:bit_inst|int_q~q $end
$var wire 1 +! MantissaB[6]~input_o $end
$var wire 1 ,! inst2|inst11|gen_reg:6:bit_inst|int_q~q $end
$var wire 1 -! inst2|inst12|pp[6][6]~combout $end
$var wire 1 .! MantissaA[4]~input_o $end
$var wire 1 /! inst2|inst10|gen_reg:4:bit_inst|int_q~q $end
$var wire 1 0! inst2|inst12|pp[5][6]~combout $end
$var wire 1 1! MantissaA[3]~input_o $end
$var wire 1 2! inst2|inst10|gen_reg:3:bit_inst|int_q~q $end
$var wire 1 3! MantissaB[7]~input_o $end
$var wire 1 4! inst2|inst11|gen_reg:7:bit_inst|int_q~q $end
$var wire 1 5! inst2|inst12|pp[3][7]~combout $end
$var wire 1 6! MantissaA[0]~input_o $end
$var wire 1 7! inst2|inst10|gen_reg:0:bit_inst|int_q~q $end
$var wire 1 8! MantissaA[1]~input_o $end
$var wire 1 9! inst2|inst10|gen_reg:1:bit_inst|int_q~q $end
$var wire 1 :! inst2|inst12|pp[1][6]~combout $end
$var wire 1 ;! MantissaB[5]~input_o $end
$var wire 1 <! inst2|inst11|gen_reg:5:bit_inst|int_q~q $end
$var wire 1 =! inst2|inst12|pp[1][3]~combout $end
$var wire 1 >! MantissaB[3]~input_o $end
$var wire 1 ?! inst2|inst11|gen_reg:3:bit_inst|int_q~q $end
$var wire 1 @! MantissaB[0]~input_o $end
$var wire 1 A! inst2|inst11|gen_reg:0:bit_inst|int_q~q $end
$var wire 1 B! MantissaB[2]~input_o $end
$var wire 1 C! inst2|inst11|gen_reg:2:bit_inst|int_q~q $end
$var wire 1 D! inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~0_combout $end
$var wire 1 E! inst2|inst12|row0|gen_adder:1:add_inst|o_CarryOut~1_combout $end
$var wire 1 F! inst2|inst12|pp[1][2]~combout $end
$var wire 1 G! inst2|inst12|row0|gen_adder:2:add_inst|o_CarryOut~0_combout $end
$var wire 1 H! inst2|inst12|row0|gen_adder:3:add_inst|o_CarryOut~0_combout $end
$var wire 1 I! inst2|inst12|row0|gen_adder:4:add_inst|o_CarryOut~0_combout $end
$var wire 1 J! inst2|inst12|row0|gen_adder:5:add_inst|o_CarryOut~0_combout $end
$var wire 1 K! inst2|inst12|row0|gen_adder:6:add_inst|o_CarryOut~0_combout $end
$var wire 1 L! inst2|inst12|row0|gen_adder:7:add_inst|o_CarryOut~0_combout $end
$var wire 1 M! inst2|inst12|pp[2][7]~combout $end
$var wire 1 N! inst2|inst12|pp[1][7]~combout $end
$var wire 1 O! inst2|inst12|row0|gen_adder:7:add_inst|int_CarryOut1~combout $end
$var wire 1 P! MantissaA[2]~input_o $end
$var wire 1 Q! inst2|inst10|gen_reg:2:bit_inst|int_q~q $end
$var wire 1 R! inst2|inst12|pp[2][5]~combout $end
$var wire 1 S! MantissaB[4]~input_o $end
$var wire 1 T! inst2|inst11|gen_reg:4:bit_inst|int_q~q $end
$var wire 1 U! inst2|inst12|pp[2][4]~combout $end
$var wire 1 V! inst2|inst12|row0|gen_adder:5:add_inst|int_CarryOut1~combout $end
$var wire 1 W! inst2|inst12|pp[2][3]~combout $end
$var wire 1 X! inst2|inst12|row0|gen_adder:4:add_inst|int_CarryOut1~combout $end
$var wire 1 Y! inst2|inst12|pp[2][2]~combout $end
$var wire 1 Z! inst2|inst12|row0|gen_adder:3:add_inst|int_CarryOut1~combout $end
$var wire 1 [! MantissaB[1]~input_o $end
$var wire 1 \! inst2|inst11|gen_reg:1:bit_inst|int_q~q $end
$var wire 1 ]! inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~2_combout $end
$var wire 1 ^! inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~4_combout $end
$var wire 1 _! inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~3_combout $end
$var wire 1 `! inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~5_combout $end
$var wire 1 a! inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_CarryOut~6_combout $end
$var wire 1 b! inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout $end
$var wire 1 c! inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout $end
$var wire 1 d! inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout $end
$var wire 1 e! inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout $end
$var wire 1 f! inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout $end
$var wire 1 g! inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout $end
$var wire 1 h! inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|int_CarryOut1~0_combout $end
$var wire 1 i! inst2|inst12|pp[3][5]~combout $end
$var wire 1 j! inst2|inst12|gen_rows:1:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout $end
$var wire 1 k! inst2|inst12|pp[3][4]~combout $end
$var wire 1 l! inst2|inst12|gen_rows:1:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout $end
$var wire 1 m! inst2|inst12|gen_rows:1:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout $end
$var wire 1 n! inst2|inst12|pp[3][2]~combout $end
$var wire 1 o! inst2|inst12|gen_rows:1:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout $end
$var wire 1 p! inst2|inst12|pp[3][0]~combout $end
$var wire 1 q! inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~4_combout $end
$var wire 1 r! inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~7_combout $end
$var wire 1 s! inst2|inst12|gen_rows:1:row_inst|gen_adder:1:add_inst|o_Sum~combout $end
$var wire 1 t! inst2|inst12|gen_rows:1:row_inst|gen_adder:2:add_inst|o_Sum~combout $end
$var wire 1 u! inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout $end
$var wire 1 v! inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout $end
$var wire 1 w! inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout $end
$var wire 1 x! inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout $end
$var wire 1 y! inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout $end
$var wire 1 z! inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout $end
$var wire 1 {! inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout $end
$var wire 1 |! inst2|inst12|gen_rows:2:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout $end
$var wire 1 }! inst2|inst12|pp[3][6]~combout $end
$var wire 1 ~! inst2|inst12|gen_rows:2:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout $end
$var wire 1 !" inst2|inst12|gen_rows:2:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout $end
$var wire 1 "" inst2|inst12|gen_rows:2:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout $end
$var wire 1 #" inst2|inst12|pp[3][3]~combout $end
$var wire 1 $" inst2|inst12|pp[4][1]~combout $end
$var wire 1 %" inst2|inst12|gen_rows:2:row_inst|gen_adder:2:add_inst|o_Sum~0_combout $end
$var wire 1 &" inst2|inst12|gen_rows:2:row_inst|gen_adder:1:add_inst|o_Sum~combout $end
$var wire 1 '" inst2|inst12|gen_rows:3:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout $end
$var wire 1 (" inst2|inst12|gen_rows:2:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout $end
$var wire 1 )" inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout $end
$var wire 1 *" inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout $end
$var wire 1 +" inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout $end
$var wire 1 ," inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout $end
$var wire 1 -" inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout $end
$var wire 1 ." inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|int_CarryOut1~2_combout $end
$var wire 1 /" inst2|inst12|pp[5][5]~combout $end
$var wire 1 0" inst2|inst12|gen_rows:3:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout $end
$var wire 1 1" inst2|inst12|pp[5][4]~combout $end
$var wire 1 2" inst2|inst12|pp[5][3]~combout $end
$var wire 1 3" inst2|inst12|pp[4][3]~combout $end
$var wire 1 4" inst2|inst12|pp[5][0]~combout $end
$var wire 1 5" inst2|inst12|pp[5][1]~combout $end
$var wire 1 6" inst2|inst12|gen_rows:3:row_inst|gen_adder:2:add_inst|o_Sum~combout $end
$var wire 1 7" inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout $end
$var wire 1 8" inst2|inst12|gen_rows:3:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout $end
$var wire 1 9" inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout $end
$var wire 1 :" inst2|inst12|gen_rows:3:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout $end
$var wire 1 ;" inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout $end
$var wire 1 <" inst2|inst12|gen_rows:3:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout $end
$var wire 1 =" inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout $end
$var wire 1 >" inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout $end
$var wire 1 ?" inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout $end
$var wire 1 @" inst2|inst12|gen_rows:1:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout $end
$var wire 1 A" inst2|inst12|gen_rows:1:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout $end
$var wire 1 B" inst2|inst12|gen_rows:2:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout $end
$var wire 1 C" inst2|inst12|pp[4][7]~combout $end
$var wire 1 D" inst2|inst12|gen_rows:3:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout $end
$var wire 1 E" inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout $end
$var wire 1 F" inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout $end
$var wire 1 G" inst2|inst12|gen_rows:4:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout $end
$var wire 1 H" inst2|inst12|gen_rows:4:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout $end
$var wire 1 I" inst2|inst12|pp[6][2]~combout $end
$var wire 1 J" inst2|inst12|gen_rows:4:row_inst|gen_adder:1:add_inst|o_Sum~combout $end
$var wire 1 K" inst2|inst12|pp[6][0]~combout $end
$var wire 1 L" inst2|inst12|gen_rows:4:row_inst|gen_adder:2:add_inst|o_Sum~combout $end
$var wire 1 M" inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout $end
$var wire 1 N" inst2|inst12|gen_rows:4:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout $end
$var wire 1 O" inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout $end
$var wire 1 P" inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout $end
$var wire 1 Q" inst2|inst12|gen_rows:4:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout $end
$var wire 1 R" inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout $end
$var wire 1 S" inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout $end
$var wire 1 T" inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout $end
$var wire 1 U" inst2|inst12|pp[5][7]~combout $end
$var wire 1 V" inst2|inst12|gen_rows:4:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout $end
$var wire 1 W" inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout $end
$var wire 1 X" inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout $end
$var wire 1 Y" inst2|inst12|gen_rows:3:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout $end
$var wire 1 Z" inst2|inst12|gen_rows:4:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout $end
$var wire 1 [" inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout $end
$var wire 1 \" inst2|inst12|gen_rows:5:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout $end
$var wire 1 ]" inst2|inst12|pp[6][7]~combout $end
$var wire 1 ^" inst2|inst12|gen_rows:5:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout $end
$var wire 1 _" inst2|inst12|pp[7][4]~combout $end
$var wire 1 `" inst2|inst12|gen_rows:5:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout $end
$var wire 1 a" inst2|inst12|pp[7][3]~combout $end
$var wire 1 b" inst2|inst12|pp[7][2]~combout $end
$var wire 1 c" inst2|inst12|pp[7][0]~combout $end
$var wire 1 d" inst2|inst12|pp[6][1]~combout $end
$var wire 1 e" inst2|inst12|gen_rows:5:row_inst|gen_adder:1:add_inst|o_Sum~combout $end
$var wire 1 f" inst2|inst12|gen_rows:5:row_inst|gen_adder:2:add_inst|o_Sum~combout $end
$var wire 1 g" inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout $end
$var wire 1 h" inst2|inst12|gen_rows:5:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout $end
$var wire 1 i" inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout $end
$var wire 1 j" inst2|inst12|gen_rows:5:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout $end
$var wire 1 k" inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout $end
$var wire 1 l" inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout $end
$var wire 1 m" inst2|inst12|gen_rows:5:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout $end
$var wire 1 n" inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout $end
$var wire 1 o" inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout $end
$var wire 1 p" inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout $end
$var wire 1 q" inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|o_CarryOut~0_combout $end
$var wire 1 r" inst2|inst12|gen_rows:6:row_inst|gen_adder:7:add_inst|int_CarryOut1~combout $end
$var wire 1 s" inst2|inst12|gen_rows:6:row_inst|gen_adder:6:add_inst|int_CarryOut1~combout $end
$var wire 1 t" inst2|inst12|gen_rows:6:row_inst|gen_adder:4:add_inst|int_CarryOut1~combout $end
$var wire 1 u" inst2|inst12|gen_rows:6:row_inst|gen_adder:1:add_inst|o_Sum~combout $end
$var wire 1 v" inst2|inst12|gen_rows:6:row_inst|gen_adder:2:add_inst|o_Sum~combout $end
$var wire 1 w" inst2|inst12|gen_rows:7:row_inst|gen_adder:1:add_inst|o_CarryOut~0_combout $end
$var wire 1 x" inst2|inst12|gen_rows:6:row_inst|gen_adder:3:add_inst|int_CarryOut1~combout $end
$var wire 1 y" inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_CarryOut~0_combout $end
$var wire 1 z" inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_CarryOut~0_combout $end
$var wire 1 {" inst2|inst12|gen_rows:6:row_inst|gen_adder:5:add_inst|int_CarryOut1~combout $end
$var wire 1 |" inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_CarryOut~0_combout $end
$var wire 1 }" inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_CarryOut~0_combout $end
$var wire 1 ~" inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_CarryOut~0_combout $end
$var wire 1 !# inst2|inst12|gen_rows:6:row_inst|gen_adder:8:add_inst|int_CarryOut1~combout $end
$var wire 1 "# inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_CarryOut~0_combout $end
$var wire 1 ## inst2|inst25~0_combout $end
$var wire 1 $# inst|FF3|int_q~q $end
$var wire 1 %# inst|d_S5~0_combout $end
$var wire 1 &# inst|FF5|int_q~q $end
$var wire 1 '# inst|FF6|int_q~feeder_combout $end
$var wire 1 (# inst|FF6|int_q~q $end
$var wire 1 )# SignB~input_o $end
$var wire 1 *# SignA~input_o $end
$var wire 1 +# inst2|inst2|o_signProd~combout $end
$var wire 1 ,# Gclock~input_o $end
$var wire 1 -# Gclock~inputclkctrl_outclk $end
$var wire 1 .# inst|FF1|int_q~0_combout $end
$var wire 1 /# inst|FF1|int_q~q $end
$var wire 1 0# inst|FF2|int_q~feeder_combout $end
$var wire 1 1# inst|FF2|int_q~q $end
$var wire 1 2# ExponentA[5]~input_o $end
$var wire 1 3# inst2|inst|gen_reg:5:bit_inst|int_q~q $end
$var wire 1 4# ExponentB[5]~input_o $end
$var wire 1 5# inst2|inst1|gen_reg:5:bit_inst|int_q~feeder_combout $end
$var wire 1 6# inst2|inst1|gen_reg:5:bit_inst|int_q~q $end
$var wire 1 7# ExponentB[6]~input_o $end
$var wire 1 8# inst2|inst1|gen_reg:6:bit_inst|int_q~q $end
$var wire 1 9# ExponentA[6]~input_o $end
$var wire 1 :# inst2|inst|gen_reg:6:bit_inst|int_q~feeder_combout $end
$var wire 1 ;# inst2|inst|gen_reg:6:bit_inst|int_q~q $end
$var wire 1 <# inst2|inst67|gen_adder:6:add_inst|o_Sum~0_combout $end
$var wire 1 =# inst2|inst67|gen_adder:6:add_inst|o_Sum~combout $end
$var wire 1 ># inst2|inst4|gen_reg:6:bit_inst|int_q~q $end
$var wire 1 ?# inst2|inst9|reg_q[5]~6_combout $end
$var wire 1 @# inst2|inst9|reg_q[0]~15_combout $end
$var wire 1 A# ExponentB[2]~input_o $end
$var wire 1 B# inst2|inst1|gen_reg:2:bit_inst|int_q~feeder_combout $end
$var wire 1 C# inst2|inst1|gen_reg:2:bit_inst|int_q~q $end
$var wire 1 D# ExponentA[2]~input_o $end
$var wire 1 E# inst2|inst|gen_reg:2:bit_inst|int_q~q $end
$var wire 1 F# ExponentB[1]~input_o $end
$var wire 1 G# inst2|inst1|gen_reg:1:bit_inst|int_q~q $end
$var wire 1 H# ExponentA[1]~input_o $end
$var wire 1 I# inst2|inst|gen_reg:1:bit_inst|int_q~q $end
$var wire 1 J# ExponentA[0]~input_o $end
$var wire 1 K# inst2|inst|gen_reg:0:bit_inst|int_q~feeder_combout $end
$var wire 1 L# inst2|inst|gen_reg:0:bit_inst|int_q~q $end
$var wire 1 M# inst2|inst67|gen_adder:1:add_inst|o_CarryOut~0_combout $end
$var wire 1 N# inst2|inst67|gen_adder:2:add_inst|o_Sum~0_combout $end
$var wire 1 O# inst2|inst4|gen_reg:2:bit_inst|int_q~q $end
$var wire 1 P# ExponentB[0]~input_o $end
$var wire 1 Q# inst2|inst1|gen_reg:0:bit_inst|int_q~feeder_combout $end
$var wire 1 R# inst2|inst1|gen_reg:0:bit_inst|int_q~q $end
$var wire 1 S# inst2|inst67|add0|o_Sum~combout $end
$var wire 1 T# inst2|inst4|gen_reg:0:bit_inst|int_q~q $end
$var wire 1 U# inst2|inst5|gen_reg:0:bit_inst|int_q~feeder_combout $end
$var wire 1 V# inst2|inst5|gen_reg:0:bit_inst|int_q~q $end
$var wire 1 W# inst2|inst6|gen_reg:5:ff_i|int_q~q $end
$var wire 1 X# inst2|inst7|gen_adder:2:add_inst|int_CarryOut1~combout $end
$var wire 1 Y# inst2|inst9|reg_q~11_combout $end
$var wire 1 Z# inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut1~combout $end
$var wire 1 [# inst2|inst67|gen_adder:1:add_inst|o_Sum~0_combout $end
$var wire 1 \# inst2|inst4|gen_reg:1:bit_inst|int_q~q $end
$var wire 1 ]# inst2|inst7|gen_adder:1:add_inst|o_CarryOut~combout $end
$var wire 1 ^# ExponentA[3]~input_o $end
$var wire 1 _# inst2|inst|gen_reg:3:bit_inst|int_q~q $end
$var wire 1 `# inst2|inst67|gen_adder:2:add_inst|o_CarryOut~0_combout $end
$var wire 1 a# inst2|inst67|gen_adder:3:add_inst|o_Sum~combout $end
$var wire 1 b# inst2|inst4|gen_reg:3:bit_inst|int_q~q $end
$var wire 1 c# inst2|inst7|gen_adder:3:add_inst|o_Sum~combout $end
$var wire 1 d# inst2|inst9|reg_q~9_combout $end
$var wire 1 e# inst2|inst9|u_inc|gen_adder:3:add_inst|int_CarryOut3~combout $end
$var wire 1 f# inst2|inst9|reg_q~8_combout $end
$var wire 1 g# inst2|inst9|reg_q~4_combout $end
$var wire 1 h# ExponentA[4]~input_o $end
$var wire 1 i# inst2|inst|gen_reg:4:bit_inst|int_q~feeder_combout $end
$var wire 1 j# inst2|inst|gen_reg:4:bit_inst|int_q~q $end
$var wire 1 k# inst2|inst67|gen_adder:3:add_inst|o_CarryOut~0_combout $end
$var wire 1 l# inst2|inst67|gen_adder:4:add_inst|o_Sum~combout $end
$var wire 1 m# inst2|inst4|gen_reg:4:bit_inst|int_q~q $end
$var wire 1 n# inst2|inst67|gen_adder:5:add_inst|o_Sum~combout $end
$var wire 1 o# inst2|inst4|gen_reg:5:bit_inst|int_q~q $end
$var wire 1 p# inst2|inst7|gen_adder:5:add_inst|o_Sum~combout $end
$var wire 1 q# inst2|inst9|reg_q~5_combout $end
$var wire 1 r# inst2|inst9|reg_q~0_combout $end
$var wire 1 s# inst2|inst9|reg_q~1_combout $end
$var wire 1 t# inst2|inst9|reg_q~3_combout $end
$var wire 1 u# inst2|inst9|reg_q~12_combout $end
$var wire 1 v# inst2|inst9|reg_q~13_combout $end
$var wire 1 w# inst2|inst25~1_combout $end
$var wire 1 x# inst2|inst13|G1~0_combout $end
$var wire 1 y# inst2|inst13|MSB|int_q~q $end
$var wire 1 z# inst2|inst13|G1~2_combout $end
$var wire 1 {# inst2|inst13|G1:16:dFF_i|int_q~q $end
$var wire 1 |# inst2|inst12|gen_rows:7:row_inst|gen_adder:7:add_inst|o_Sum~combout $end
$var wire 1 }# inst2|inst13|G1~3_combout $end
$var wire 1 ~# inst2|inst13|G1:15:dFF_i|int_q~q $end
$var wire 1 !$ inst2|inst12|gen_rows:7:row_inst|gen_adder:6:add_inst|o_Sum~combout $end
$var wire 1 "$ inst2|inst13|G1~4_combout $end
$var wire 1 #$ inst2|inst13|G1:14:dFF_i|int_q~q $end
$var wire 1 $$ inst2|inst12|pp[7][6]~combout $end
$var wire 1 %$ inst2|inst12|gen_rows:7:row_inst|gen_adder:5:add_inst|o_Sum~combout $end
$var wire 1 &$ inst2|inst13|G1~5_combout $end
$var wire 1 '$ inst2|inst13|G1:13:dFF_i|int_q~q $end
$var wire 1 ($ inst2|inst12|gen_rows:7:row_inst|gen_adder:4:add_inst|o_Sum~combout $end
$var wire 1 )$ inst2|inst13|G1~6_combout $end
$var wire 1 *$ inst2|inst13|G1:12:dFF_i|int_q~q $end
$var wire 1 +$ inst2|inst12|gen_rows:7:row_inst|gen_adder:3:add_inst|o_Sum~combout $end
$var wire 1 ,$ inst2|inst13|G1~7_combout $end
$var wire 1 -$ inst2|inst13|G1:11:dFF_i|int_q~q $end
$var wire 1 .$ inst2|inst12|gen_rows:7:row_inst|gen_adder:2:add_inst|o_Sum~combout $end
$var wire 1 /$ inst2|inst13|G1~8_combout $end
$var wire 1 0$ inst2|inst13|G1:10:dFF_i|int_q~q $end
$var wire 1 1$ inst2|inst9|reg_q [6] $end
$var wire 1 2$ inst2|inst9|reg_q [5] $end
$var wire 1 3$ inst2|inst9|reg_q [4] $end
$var wire 1 4$ inst2|inst9|reg_q [3] $end
$var wire 1 5$ inst2|inst9|reg_q [2] $end
$var wire 1 6$ inst2|inst9|reg_q [1] $end
$var wire 1 7$ inst2|inst9|reg_q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111 !
b111110 "
0#
b1100000 $
b10000000 %
1&
1'
0(
0/
0.
0-
0,
0+
0*
0)
07
06
05
04
03
02
01
00
08
09
0:
0;
0<
0=
0>
1?
x@
0A
1B
xC
1D
1E
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
1d
1e
1f
1g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
1"!
1#!
1$!
0%!
0&!
1'!
0(!
1)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
13!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
1*#
0+#
0,#
0-#
1.#
0/#
00#
01#
12#
03#
14#
15#
06#
07#
08#
19#
1:#
0;#
0<#
0=#
0>#
0?#
0@#
1A#
1B#
0C#
1D#
0E#
1F#
0G#
1H#
0I#
1J#
1K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
1U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
1^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
1i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
07$
06$
05$
04$
03$
02$
01$
$end
#40000
1#
1,#
1-#
0@
1j#
1_#
1V#
1L#
1I#
1G#
1E#
1C#
1;#
16#
13#
14!
1*!
1(!
1%!
1b
1a
1/#
1c
1k#
1S#
1M#
1`#
1<#
1=#
1|#
1s"
1m"
1]"
1U"
1^"
1r"
0.#
10#
0i
1j
0?
19
1n#
0=#
1l#
1N#
1a#
1%$
1{"
1X"
0s"
1!$
1($
1!#
1\"
1["
0%$
0|#
1"#
0r"
0!$
#80000
0#
0,#
0-#
1@
#120000
1#
1,#
1-#
0@
1o#
1m#
1b#
1W#
1T#
1O#
11#
0/#
1]
1u#
1X#
0_
1)$
1x#
1w#
1t#
1q#
1d#
1?#
1##
00#
1k
0j
1:
09
1f#
1v#
1Y#
#160000
0#
0,#
0-#
1@
#200000
1#
1,#
1-#
0@
1*$
1y#
16$
11$
12$
13$
14$
15$
01#
1$#
1,$
1`
1Z#
1^
1s#
1g#
0)$
0w#
0u#
0t#
0q#
0d#
0Y#
1%#
0##
1_
0]
1|
1w
1u
1p
1q
1r
1s
1t
0k
1l
15
10
1.
1)
1*
1+
1,
1-
0:
1;
1z#
1d#
1Y#
1t#
1q#
1@#
#240000
0#
0,#
0-#
1@
#280000
1#
1,#
1-#
0@
1&#
1-$
0*$
1{#
0y#
17$
0$#
1'#
0,$
0`
0v#
1e#
0Z#
0@#
0^
0x#
0?#
0%#
1}
0|
1x
0w
1v
0l
16
05
11
00
1/
0;
0z#
0g#
0f#
0d#
0Y#
1@#
0q#
#320000
0#
0,#
0-#
1@
#360000
1#
1,#
1-#
0@
0&#
1(#
0'#
1m
1=
1+#
1h
1>
#400000
0#
0,#
0-#
1@
#440000
1#
1,#
1-#
0@
0(#
0m
0=
0+#
0h
0>
#480000
0#
0,#
0-#
1@
#520000
1#
1,#
1-#
0@
#560000
0#
0,#
0-#
1@
#600000
1#
1,#
1-#
0@
#640000
0#
0,#
0-#
1@
#680000
1#
1,#
1-#
0@
#720000
0#
0,#
0-#
1@
#760000
1#
1,#
1-#
0@
#800000
0#
0,#
0-#
1@
#840000
1#
1,#
1-#
0@
#880000
0#
0,#
0-#
1@
#920000
1#
1,#
1-#
0@
#960000
0#
0,#
0-#
1@
#1000000
