<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:8:8" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:8:8" LoopName="merge" ParentFunc="merge_sort_iterative(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:79:26" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:79:26" LoopName="VITIS_LOOP_79_1" ParentFunc="merge_sort_iterative(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:41:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1024 has been inferred" BundleName="gmem" VarName="input" LoopLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:41:5" LoopName="read" ParentFunc="read_input(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;)" Length="1024" Direction="read" AccessID="input2seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:43:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 1024 has been inferred" BundleName="gmem" VarName="output" LoopLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49:5" LoopName="write" ParentFunc="write_output(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;)" Length="1024" Direction="write" AccessID="output2seq" OrigID="for.inc.store.5" OrigAccess-DebugLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:51:12" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:41:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" LoopLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:41:5" LoopName="read" ParentFunc="read_input(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;)" OrigID="input2seq" OrigAccess-DebugLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:41:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="output" LoopLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49:5" LoopName="write" ParentFunc="write_output(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;)" OrigID="output2seq" OrigAccess-DebugLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49:5" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:41:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1024 and bit width 8 in loop 'read' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:41:5" LoopName="read" Length="1024" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 1024 and bit width 8 in loop 'write' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="/home/claxl/Documents/NECSTCamp/merge_sort/merge_sort.cpp:49:5" LoopName="write" Length="1024" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

