// Seed: 1443193900
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    output tri0 id_3,
    input uwire id_4,
    input supply1 id_5
);
  wire id_7;
  id_8(
      .id_0(1'b0), .id_1(id_3), .id_2(1), .id_3(id_3), .id_4(id_2)
  );
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    input wand id_11,
    output uwire id_12,
    output tri0 id_13,
    output supply1 id_14,
    input wand id_15,
    inout wand id_16,
    input supply0 id_17,
    input wor id_18,
    input uwire id_19,
    input wand id_20
);
  wire id_22;
  wire id_23;
  wire id_24;
  module_0(
      id_7, id_18, id_17, id_13, id_16, id_16
  );
endmodule
