
# Messages from "go new"


# Messages from "go analyze"

solution file add ./fir.h
/INPUTFILES/1
solution file add ./fir_tb.cpp
/INPUTFILES/2
solution file set /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/fir_tb.cpp -exclude true
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Creating project directory '/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/'. (PRJ-1)
Moving session transcript to file "/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/catapult.log"
Front End called with arguments: -- /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/fir.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.09 seconds, memory usage 1423528kB, peak memory usage 1423528kB (SOL-9)
# Error: go analyze: Failed analyze
options set Input/TargetPlatform x86_64
x86_64
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Front End called with arguments: -- /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/fir.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 5.47 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'fir.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'fir' specified by directive (CIN-52)
Inlining member function 'fir::fir' on object '' (CIN-64)
Synthesizing method 'fir::run' (CIN-13)
Inlining member function 'fir::run' on object '' (CIN-64)
Inlining routine 'operator>><19, true>' (CIN-14)
Optimizing block '/fir' ... (CIN-4)
INOUT port 'input' is only used as an input. (OPT-10)
INOUT port 'coeffs' is only used as an input. (OPT-10)
INOUT port 'coeff_addr' is only used as an input. (OPT-10)
INOUT port 'output' is only used as an output. (OPT-11)
# Info: Partition '/fir/constructor' is found empty and is optimized away. (OPT-12)
Loop '/fir/run/SHIFT' iterated at most 8 times. (LOOP-2)
Loop '/fir/run/MAC' iterated at most 8 times. (LOOP-2)
Design 'fir' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir.v1': elapsed time 4.35 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 31, Real ops = 5, Vars = 10 (SOL-21)

# Messages from "go libraries"

solution library add nangate-45nm_beh -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm
solution library add ccs_sample_mem
go libraries
# Info: Starting transformation 'libraries' on solution 'fir.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: Component library 'nangate-45nm_beh' created with a newer version of Catapult Library Builder, 2024.1/1059363 > 2023.2/1059873 (LIB-83)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'fir.v1': elapsed time 1.03 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 31, Real ops = 5, Vars = 10 (SOL-21)

# Messages from "go assembly"

directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir.v1': elapsed time 0.42 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 32, Real ops = 6, Vars = 12 (SOL-21)

# Messages from "go architect"

go extract
# Info: Starting transformation 'loops' on solution 'fir.v1' (SOL-8)
Loop '/fir/run/SHIFT' is left rolled. (LOOP-4)
Loop '/fir/run/MAC' is left rolled. (LOOP-4)
Loop '/fir/run/main' is left rolled. (LOOP-4)
Loop '/fir/run/MAC' is merged and folded into Loop 'SHIFT' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'fir.v1': elapsed time 0.82 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 35, Real ops = 7, Vars = 13 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir.v1' (SOL-8)
Memory Resource '/fir/coeffs:rsc' (from var: coeffs) mapped to 'ccs_sample_mem.ccs_ram_sync_1R1W' (size: 256 x 8). (MEM-4)
# Info: Completed transformation 'memories' on solution 'fir.v1': elapsed time 0.64 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 79, Real ops = 30, Vars = 23 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'fir.v1': elapsed time 0.06 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 79, Real ops = 30, Vars = 23 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir.v1' (SOL-8)
Design 'fir' contains '33' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'fir.v1': elapsed time 0.32 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 161, Real ops = 33, Vars = 44 (SOL-21)

# Messages from "go allocate"

# Info: Starting transformation 'allocate' on solution 'fir.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/fir/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/fir/run/SHIFT' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/fir/run/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/fir/run/run:rlp' (1 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/fir/run' (total length 19 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/fir/run': Latency = 17, Area (Datapath, Register, Total) = 1375.99, 1027.82, 2403.81 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/fir/run': Latency = 17, Area (Datapath, Register, Total) = 734.65, 1027.82, 1762.47 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir.v1': elapsed time 0.52 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 161, Real ops = 33, Vars = 44 (SOL-21)

# Messages from "go schedule"

# Info: Starting transformation 'schedule' on solution 'fir.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/fir/run' (CRAAS-1)
Global signal 'input:rsc.rdy' added to design 'fir' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.vld' added to design 'fir' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'input:rsc' (SCHD-46)
Global signal 'coeffs:rsc.q' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
Global signal 'coeffs:rsc.re' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
Global signal 'coeffs:rsc.radr' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'coeffs:rsc' (SCHD-46)
Global signal 'coeff_addr:rsc.rdy' added to design 'fir' for component 'coeff_addr:rsci' (LIB-3)
Global signal 'coeff_addr:rsc.vld' added to design 'fir' for component 'coeff_addr:rsci' (LIB-3)
Global signal 'coeff_addr:rsc.dat' added to design 'fir' for component 'coeff_addr:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'coeff_addr:rsc' (SCHD-46)
Global signal 'output:rsc.rdy' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.vld' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'coeffs.triosy.lz' added to design 'fir' for component 'coeffs.triosy:obj' (LIB-3)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir.v1': elapsed time 6.08 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 369, Real ops = 57, Vars = 167 (SOL-21)

# Messages from "go dpfsm"

# Info: Starting transformation 'dpfsm' on solution 'fir.v1' (SOL-8)
Performing FSM extraction... (FSM-1)
Creating shared register 'regs(0).lpi#2' for variables 'regs(0).lpi#2, regs(0).lpi#2.dfm, regs(0).sva' (2 registers deleted). (FSM-3)
Creating shared register 'regs(1).lpi#2' for variables 'regs(1).lpi#2, regs(1).lpi#2.dfm, regs(1).sva' (2 registers deleted). (FSM-3)
Creating shared register 'regs(2).lpi#2' for variables 'regs(2).lpi#2, regs(2).lpi#2.dfm, regs(2).sva' (2 registers deleted). (FSM-3)
Creating shared register 'regs(3).lpi#2' for variables 'regs(3).lpi#2, regs(3).lpi#2.dfm, regs(3).sva' (2 registers deleted). (FSM-3)
Creating shared register 'regs(4).lpi#2' for variables 'regs(4).lpi#2, regs(4).lpi#2.dfm, regs(4).sva' (2 registers deleted). (FSM-3)
Creating shared register 'regs(5).lpi#2' for variables 'regs(5).lpi#2, regs(5).lpi#2.dfm, regs(5).sva' (2 registers deleted). (FSM-3)
Creating shared register 'regs(6).lpi#2' for variables 'regs(6).lpi#2, regs(6).lpi#2.dfm, regs(6).sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'fir.v1': elapsed time 1.13 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 313, Real ops = 121, Vars = 153 (SOL-21)

# Messages from "go extract"

# Info: Starting transformation 'instance' on solution 'fir.v1' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir.v1': elapsed time 1.50 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 284, Real ops = 103, Vars = 264 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir.v1' (SOL-8)
Report written to file 'rtl.rpt'
Generating scverify_top.cpp ()
Generating SCVerify ccs_wrapper_fir.vhdl ()
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
order file name is: rtl.vhdl_order.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl.vhdl
Finished writing concatenated file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/concat_rtl.vhdl
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl.vhdl
Finished writing concatenated simulation file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/concat_sim_rtl.vhdl
Generating SCVerify testbench files
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Generating SCVerify ccs_wrapper_fir.v ()
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/02_mem_ifc/Catapult/fir.v1/concat_sim_rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir.v1': elapsed time 11.15 seconds, memory usage 1489064kB, peak memory usage 1489064kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 284, Real ops = 103, Vars = 153 (SOL-21)
