/home/titan/thkim/work/booth3_mult_signed_8x8/dc_synthesis/designs/booth_netlist.v
/home/titan/thkim/work/booth3_mult_signed_8x8/vcs_verification/netlist/Booth3_algorithm_signed_tb.v
/soc/vlsi/PDK/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v
