// initial seed: rawStdGen 0 1
[+] Printed file newdir/newdir/0-seed_0_1.sv
module wmsebrlm
  ( output bit [4:3] nikyot
  , output integer fzzwdkfwwk
  , output wire t
  , output int ipctiu
  , input bit mktvfwz
  , input logic [2:4] vk
  , input bit aqbmsi
  );
  
  
  
  assign fzzwdkfwwk = aqbmsi;
endmodule: wmsebrlm

module ecxjyu
  (output bit [1:0] k, output uwire fwemupzbpu [4:2], output bit da [4:2], input bit xxxnfljq, input real winfuj, input int x);
  
  
  
  assign k = x;
endmodule: ecxjyu

module asudin
  (output int sbtiopr, output wire tdesg [4:2], output real kk, input bit n [0:1]);
  
  
  
endmodule: asudin


