<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="IICctrl_0_synth_1" LaunchDir="E:/Github/xupsh/Digital_Design_lab/Chapter_12/Digital_camera/digital_camera.runs/IICctrl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_0_synth_1" LaunchDir="E:/Github/xupsh/Digital_Design_lab/Chapter_12/Digital_camera/digital_camera.runs/blk_mem_gen_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_0_synth_1" LaunchDir="E:/Github/xupsh/Digital_Design_lab/Chapter_12/Digital_camera/digital_camera.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="cam_ov7670_ov7725_0_synth_1" LaunchDir="E:/Github/xupsh/Digital_Design_lab/Chapter_12/Digital_camera/digital_camera.runs/cam_ov7670_ov7725_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ov7725_regData_0_synth_1" LaunchDir="E:/Github/xupsh/Digital_Design_lab/Chapter_12/Digital_camera/digital_camera.runs/ov7725_regData_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ram_read_0_synth_1" LaunchDir="E:/Github/xupsh/Digital_Design_lab/Chapter_12/Digital_camera/digital_camera.runs/ram_read_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="vga_0_synth_1" LaunchDir="E:/Github/xupsh/Digital_Design_lab/Chapter_12/Digital_camera/digital_camera.runs/vga_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/Github/xupsh/Digital_Design_lab/Chapter_12/Digital_camera/digital_camera.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="IICctrl_0_synth_1"/>
		<Parent Id="blk_mem_gen_0_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="cam_ov7670_ov7725_0_synth_1"/>
		<Parent Id="ov7725_regData_0_synth_1"/>
		<Parent Id="ram_read_0_synth_1"/>
		<Parent Id="vga_0_synth_1"/>
	</Run>
</Runs>

