library ieee;
use ieee.std_logic_1164.all;

entity mux2x1 is
generic (N: natural := 30);
port( 
	w,x: in std_logic_vector((N-1) downto 0);
	s: in std_logic;
	m: out std_logic_vector((N-1) downto 0)
);
end mux4x1;

architecture mux of mux4x1 is
begin
m <= w when s = "00" else
	x when s = "01" else
	y when s = "10" else
	z;
end mux;