
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readlink_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401190 <.init>:
  401190:	stp	x29, x30, [sp, #-16]!
  401194:	mov	x29, sp
  401198:	bl	401530 <__fxstatat@plt+0x60>
  40119c:	ldp	x29, x30, [sp], #16
  4011a0:	ret

Disassembly of section .plt:

00000000004011b0 <mbrtowc@plt-0x20>:
  4011b0:	stp	x16, x30, [sp, #-16]!
  4011b4:	adrp	x16, 417000 <__fxstatat@plt+0x15b30>
  4011b8:	ldr	x17, [x16, #4088]
  4011bc:	add	x16, x16, #0xff8
  4011c0:	br	x17
  4011c4:	nop
  4011c8:	nop
  4011cc:	nop

00000000004011d0 <mbrtowc@plt>:
  4011d0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4011d4:	ldr	x17, [x16]
  4011d8:	add	x16, x16, #0x0
  4011dc:	br	x17

00000000004011e0 <memcpy@plt>:
  4011e0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4011e4:	ldr	x17, [x16, #8]
  4011e8:	add	x16, x16, #0x8
  4011ec:	br	x17

00000000004011f0 <memmove@plt>:
  4011f0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4011f4:	ldr	x17, [x16, #16]
  4011f8:	add	x16, x16, #0x10
  4011fc:	br	x17

0000000000401200 <_exit@plt>:
  401200:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401204:	ldr	x17, [x16, #24]
  401208:	add	x16, x16, #0x18
  40120c:	br	x17

0000000000401210 <getcwd@plt>:
  401210:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401214:	ldr	x17, [x16, #32]
  401218:	add	x16, x16, #0x20
  40121c:	br	x17

0000000000401220 <strlen@plt>:
  401220:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401224:	ldr	x17, [x16, #40]
  401228:	add	x16, x16, #0x28
  40122c:	br	x17

0000000000401230 <exit@plt>:
  401230:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401234:	ldr	x17, [x16, #48]
  401238:	add	x16, x16, #0x30
  40123c:	br	x17

0000000000401240 <error@plt>:
  401240:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401244:	ldr	x17, [x16, #56]
  401248:	add	x16, x16, #0x38
  40124c:	br	x17

0000000000401250 <readlink@plt>:
  401250:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401254:	ldr	x17, [x16, #64]
  401258:	add	x16, x16, #0x40
  40125c:	br	x17

0000000000401260 <__cxa_atexit@plt>:
  401260:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401264:	ldr	x17, [x16, #72]
  401268:	add	x16, x16, #0x48
  40126c:	br	x17

0000000000401270 <lseek@plt>:
  401270:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401274:	ldr	x17, [x16, #80]
  401278:	add	x16, x16, #0x50
  40127c:	br	x17

0000000000401280 <__fpending@plt>:
  401280:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401284:	ldr	x17, [x16, #88]
  401288:	add	x16, x16, #0x58
  40128c:	br	x17

0000000000401290 <fileno@plt>:
  401290:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401294:	ldr	x17, [x16, #96]
  401298:	add	x16, x16, #0x60
  40129c:	br	x17

00000000004012a0 <fclose@plt>:
  4012a0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012a4:	ldr	x17, [x16, #104]
  4012a8:	add	x16, x16, #0x68
  4012ac:	br	x17

00000000004012b0 <nl_langinfo@plt>:
  4012b0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012b4:	ldr	x17, [x16, #112]
  4012b8:	add	x16, x16, #0x70
  4012bc:	br	x17

00000000004012c0 <malloc@plt>:
  4012c0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012c4:	ldr	x17, [x16, #120]
  4012c8:	add	x16, x16, #0x78
  4012cc:	br	x17

00000000004012d0 <strncmp@plt>:
  4012d0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012d4:	ldr	x17, [x16, #128]
  4012d8:	add	x16, x16, #0x80
  4012dc:	br	x17

00000000004012e0 <bindtextdomain@plt>:
  4012e0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012e4:	ldr	x17, [x16, #136]
  4012e8:	add	x16, x16, #0x88
  4012ec:	br	x17

00000000004012f0 <__libc_start_main@plt>:
  4012f0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012f4:	ldr	x17, [x16, #144]
  4012f8:	add	x16, x16, #0x90
  4012fc:	br	x17

0000000000401300 <__printf_chk@plt>:
  401300:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401304:	ldr	x17, [x16, #152]
  401308:	add	x16, x16, #0x98
  40130c:	br	x17

0000000000401310 <memset@plt>:
  401310:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401314:	ldr	x17, [x16, #160]
  401318:	add	x16, x16, #0xa0
  40131c:	br	x17

0000000000401320 <calloc@plt>:
  401320:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401324:	ldr	x17, [x16, #168]
  401328:	add	x16, x16, #0xa8
  40132c:	br	x17

0000000000401330 <bcmp@plt>:
  401330:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401334:	ldr	x17, [x16, #176]
  401338:	add	x16, x16, #0xb0
  40133c:	br	x17

0000000000401340 <realloc@plt>:
  401340:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401344:	ldr	x17, [x16, #184]
  401348:	add	x16, x16, #0xb8
  40134c:	br	x17

0000000000401350 <strrchr@plt>:
  401350:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401354:	ldr	x17, [x16, #192]
  401358:	add	x16, x16, #0xc0
  40135c:	br	x17

0000000000401360 <__gmon_start__@plt>:
  401360:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401364:	ldr	x17, [x16, #200]
  401368:	add	x16, x16, #0xc8
  40136c:	br	x17

0000000000401370 <abort@plt>:
  401370:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401374:	ldr	x17, [x16, #208]
  401378:	add	x16, x16, #0xd0
  40137c:	br	x17

0000000000401380 <mbsinit@plt>:
  401380:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401384:	ldr	x17, [x16, #216]
  401388:	add	x16, x16, #0xd8
  40138c:	br	x17

0000000000401390 <__overflow@plt>:
  401390:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401394:	ldr	x17, [x16, #224]
  401398:	add	x16, x16, #0xe0
  40139c:	br	x17

00000000004013a0 <textdomain@plt>:
  4013a0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013a4:	ldr	x17, [x16, #232]
  4013a8:	add	x16, x16, #0xe8
  4013ac:	br	x17

00000000004013b0 <getopt_long@plt>:
  4013b0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013b4:	ldr	x17, [x16, #240]
  4013b8:	add	x16, x16, #0xf0
  4013bc:	br	x17

00000000004013c0 <__fprintf_chk@plt>:
  4013c0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013c4:	ldr	x17, [x16, #248]
  4013c8:	add	x16, x16, #0xf8
  4013cc:	br	x17

00000000004013d0 <strcmp@plt>:
  4013d0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013d4:	ldr	x17, [x16, #256]
  4013d8:	add	x16, x16, #0x100
  4013dc:	br	x17

00000000004013e0 <__ctype_b_loc@plt>:
  4013e0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013e4:	ldr	x17, [x16, #264]
  4013e8:	add	x16, x16, #0x108
  4013ec:	br	x17

00000000004013f0 <fseeko@plt>:
  4013f0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013f4:	ldr	x17, [x16, #272]
  4013f8:	add	x16, x16, #0x110
  4013fc:	br	x17

0000000000401400 <free@plt>:
  401400:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401404:	ldr	x17, [x16, #280]
  401408:	add	x16, x16, #0x118
  40140c:	br	x17

0000000000401410 <__ctype_get_mb_cur_max@plt>:
  401410:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401414:	ldr	x17, [x16, #288]
  401418:	add	x16, x16, #0x120
  40141c:	br	x17

0000000000401420 <strspn@plt>:
  401420:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401424:	ldr	x17, [x16, #296]
  401428:	add	x16, x16, #0x128
  40142c:	br	x17

0000000000401430 <fwrite@plt>:
  401430:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401434:	ldr	x17, [x16, #304]
  401438:	add	x16, x16, #0x130
  40143c:	br	x17

0000000000401440 <fflush@plt>:
  401440:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401444:	ldr	x17, [x16, #312]
  401448:	add	x16, x16, #0x138
  40144c:	br	x17

0000000000401450 <__lxstat@plt>:
  401450:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401454:	ldr	x17, [x16, #320]
  401458:	add	x16, x16, #0x140
  40145c:	br	x17

0000000000401460 <dcgettext@plt>:
  401460:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401464:	ldr	x17, [x16, #328]
  401468:	add	x16, x16, #0x148
  40146c:	br	x17

0000000000401470 <fputs_unlocked@plt>:
  401470:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401474:	ldr	x17, [x16, #336]
  401478:	add	x16, x16, #0x150
  40147c:	br	x17

0000000000401480 <__freading@plt>:
  401480:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401484:	ldr	x17, [x16, #344]
  401488:	add	x16, x16, #0x158
  40148c:	br	x17

0000000000401490 <iswprint@plt>:
  401490:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401494:	ldr	x17, [x16, #352]
  401498:	add	x16, x16, #0x160
  40149c:	br	x17

00000000004014a0 <__errno_location@plt>:
  4014a0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4014a4:	ldr	x17, [x16, #360]
  4014a8:	add	x16, x16, #0x168
  4014ac:	br	x17

00000000004014b0 <__xstat@plt>:
  4014b0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4014b4:	ldr	x17, [x16, #368]
  4014b8:	add	x16, x16, #0x170
  4014bc:	br	x17

00000000004014c0 <setlocale@plt>:
  4014c0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4014c4:	ldr	x17, [x16, #376]
  4014c8:	add	x16, x16, #0x178
  4014cc:	br	x17

00000000004014d0 <__fxstatat@plt>:
  4014d0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4014d4:	ldr	x17, [x16, #384]
  4014d8:	add	x16, x16, #0x180
  4014dc:	br	x17

Disassembly of section .text:

00000000004014e0 <.text>:
  4014e0:	mov	x29, #0x0                   	// #0
  4014e4:	mov	x30, #0x0                   	// #0
  4014e8:	mov	x5, x0
  4014ec:	ldr	x1, [sp]
  4014f0:	add	x2, sp, #0x8
  4014f4:	mov	x6, sp
  4014f8:	movz	x0, #0x0, lsl #48
  4014fc:	movk	x0, #0x0, lsl #32
  401500:	movk	x0, #0x40, lsl #16
  401504:	movk	x0, #0x183c
  401508:	movz	x3, #0x0, lsl #48
  40150c:	movk	x3, #0x0, lsl #32
  401510:	movk	x3, #0x40, lsl #16
  401514:	movk	x3, #0x5f40
  401518:	movz	x4, #0x0, lsl #48
  40151c:	movk	x4, #0x0, lsl #32
  401520:	movk	x4, #0x40, lsl #16
  401524:	movk	x4, #0x5fc0
  401528:	bl	4012f0 <__libc_start_main@plt>
  40152c:	bl	401370 <abort@plt>
  401530:	adrp	x0, 417000 <__fxstatat@plt+0x15b30>
  401534:	ldr	x0, [x0, #4064]
  401538:	cbz	x0, 401540 <__fxstatat@plt+0x70>
  40153c:	b	401360 <__gmon_start__@plt>
  401540:	ret
  401544:	nop
  401548:	adrp	x0, 418000 <__fxstatat@plt+0x16b30>
  40154c:	add	x0, x0, #0x200
  401550:	adrp	x1, 418000 <__fxstatat@plt+0x16b30>
  401554:	add	x1, x1, #0x200
  401558:	cmp	x1, x0
  40155c:	b.eq	401574 <__fxstatat@plt+0xa4>  // b.none
  401560:	adrp	x1, 405000 <__fxstatat@plt+0x3b30>
  401564:	ldr	x1, [x1, #4080]
  401568:	cbz	x1, 401574 <__fxstatat@plt+0xa4>
  40156c:	mov	x16, x1
  401570:	br	x16
  401574:	ret
  401578:	adrp	x0, 418000 <__fxstatat@plt+0x16b30>
  40157c:	add	x0, x0, #0x200
  401580:	adrp	x1, 418000 <__fxstatat@plt+0x16b30>
  401584:	add	x1, x1, #0x200
  401588:	sub	x1, x1, x0
  40158c:	lsr	x2, x1, #63
  401590:	add	x1, x2, x1, asr #3
  401594:	cmp	xzr, x1, asr #1
  401598:	asr	x1, x1, #1
  40159c:	b.eq	4015b4 <__fxstatat@plt+0xe4>  // b.none
  4015a0:	adrp	x2, 405000 <__fxstatat@plt+0x3b30>
  4015a4:	ldr	x2, [x2, #4088]
  4015a8:	cbz	x2, 4015b4 <__fxstatat@plt+0xe4>
  4015ac:	mov	x16, x2
  4015b0:	br	x16
  4015b4:	ret
  4015b8:	stp	x29, x30, [sp, #-32]!
  4015bc:	mov	x29, sp
  4015c0:	str	x19, [sp, #16]
  4015c4:	adrp	x19, 418000 <__fxstatat@plt+0x16b30>
  4015c8:	ldrb	w0, [x19, #552]
  4015cc:	cbnz	w0, 4015dc <__fxstatat@plt+0x10c>
  4015d0:	bl	401548 <__fxstatat@plt+0x78>
  4015d4:	mov	w0, #0x1                   	// #1
  4015d8:	strb	w0, [x19, #552]
  4015dc:	ldr	x19, [sp, #16]
  4015e0:	ldp	x29, x30, [sp], #32
  4015e4:	ret
  4015e8:	b	401578 <__fxstatat@plt+0xa8>
  4015ec:	sub	sp, sp, #0xa0
  4015f0:	stp	x20, x19, [sp, #144]
  4015f4:	mov	w19, w0
  4015f8:	stp	x29, x30, [sp, #112]
  4015fc:	stp	x22, x21, [sp, #128]
  401600:	add	x29, sp, #0x70
  401604:	cbnz	w0, 401800 <__fxstatat@plt+0x330>
  401608:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40160c:	add	x1, x1, #0x20f
  401610:	mov	w2, #0x5                   	// #5
  401614:	mov	x0, xzr
  401618:	bl	401460 <dcgettext@plt>
  40161c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401620:	ldr	x2, [x8, #576]
  401624:	mov	x1, x0
  401628:	mov	w0, #0x1                   	// #1
  40162c:	bl	401300 <__printf_chk@plt>
  401630:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401634:	add	x1, x1, #0x22e
  401638:	mov	w2, #0x5                   	// #5
  40163c:	mov	x0, xzr
  401640:	bl	401460 <dcgettext@plt>
  401644:	adrp	x22, 418000 <__fxstatat@plt+0x16b30>
  401648:	ldr	x1, [x22, #536]
  40164c:	bl	401470 <fputs_unlocked@plt>
  401650:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401654:	add	x1, x1, #0x266
  401658:	mov	w2, #0x5                   	// #5
  40165c:	mov	x0, xzr
  401660:	bl	401460 <dcgettext@plt>
  401664:	ldr	x1, [x22, #536]
  401668:	bl	401470 <fputs_unlocked@plt>
  40166c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401670:	add	x1, x1, #0x41b
  401674:	mov	w2, #0x5                   	// #5
  401678:	mov	x0, xzr
  40167c:	bl	401460 <dcgettext@plt>
  401680:	ldr	x1, [x22, #536]
  401684:	bl	401470 <fputs_unlocked@plt>
  401688:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40168c:	add	x1, x1, #0x624
  401690:	mov	w2, #0x5                   	// #5
  401694:	mov	x0, xzr
  401698:	bl	401460 <dcgettext@plt>
  40169c:	ldr	x1, [x22, #536]
  4016a0:	bl	401470 <fputs_unlocked@plt>
  4016a4:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4016a8:	add	x1, x1, #0x651
  4016ac:	mov	w2, #0x5                   	// #5
  4016b0:	mov	x0, xzr
  4016b4:	bl	401460 <dcgettext@plt>
  4016b8:	ldr	x1, [x22, #536]
  4016bc:	bl	401470 <fputs_unlocked@plt>
  4016c0:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  4016c4:	add	x8, x8, #0x178
  4016c8:	ldp	q0, q1, [x8, #48]
  4016cc:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4016d0:	adrp	x20, 406000 <__fxstatat@plt+0x4b30>
  4016d4:	add	x1, x1, #0x707
  4016d8:	str	q0, [sp, #48]
  4016dc:	ldp	q2, q0, [x8, #80]
  4016e0:	mov	x21, sp
  4016e4:	add	x20, x20, #0x687
  4016e8:	stp	q1, q2, [sp, #64]
  4016ec:	ldr	q1, [x8]
  4016f0:	str	q0, [sp, #96]
  4016f4:	ldp	q0, q3, [x8, #16]
  4016f8:	stp	q1, q0, [sp]
  4016fc:	str	q3, [sp, #32]
  401700:	mov	x0, x20
  401704:	bl	4013d0 <strcmp@plt>
  401708:	cbz	w0, 401714 <__fxstatat@plt+0x244>
  40170c:	ldr	x1, [x21, #16]!
  401710:	cbnz	x1, 401700 <__fxstatat@plt+0x230>
  401714:	ldr	x8, [x21, #8]
  401718:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40171c:	add	x1, x1, #0x766
  401720:	mov	w2, #0x5                   	// #5
  401724:	cmp	x8, #0x0
  401728:	mov	x0, xzr
  40172c:	csel	x21, x20, x8, eq  // eq = none
  401730:	bl	401460 <dcgettext@plt>
  401734:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  401738:	adrp	x3, 406000 <__fxstatat@plt+0x4b30>
  40173c:	mov	x1, x0
  401740:	add	x2, x2, #0x6ab
  401744:	add	x3, x3, #0x77d
  401748:	mov	w0, #0x1                   	// #1
  40174c:	bl	401300 <__printf_chk@plt>
  401750:	mov	w0, #0x5                   	// #5
  401754:	mov	x1, xzr
  401758:	bl	4014c0 <setlocale@plt>
  40175c:	cbz	x0, 401790 <__fxstatat@plt+0x2c0>
  401760:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401764:	add	x1, x1, #0x7a5
  401768:	mov	w2, #0x3                   	// #3
  40176c:	bl	4012d0 <strncmp@plt>
  401770:	cbz	w0, 401790 <__fxstatat@plt+0x2c0>
  401774:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401778:	add	x1, x1, #0x7a9
  40177c:	mov	w2, #0x5                   	// #5
  401780:	mov	x0, xzr
  401784:	bl	401460 <dcgettext@plt>
  401788:	ldr	x1, [x22, #536]
  40178c:	bl	401470 <fputs_unlocked@plt>
  401790:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401794:	add	x1, x1, #0x7f0
  401798:	mov	w2, #0x5                   	// #5
  40179c:	mov	x0, xzr
  4017a0:	bl	401460 <dcgettext@plt>
  4017a4:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4017a8:	mov	x1, x0
  4017ac:	add	x2, x2, #0x77d
  4017b0:	mov	w0, #0x1                   	// #1
  4017b4:	mov	x3, x20
  4017b8:	bl	401300 <__printf_chk@plt>
  4017bc:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4017c0:	add	x1, x1, #0x80b
  4017c4:	mov	w2, #0x5                   	// #5
  4017c8:	mov	x0, xzr
  4017cc:	bl	401460 <dcgettext@plt>
  4017d0:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  4017d4:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  4017d8:	add	x8, x8, #0xbe7
  4017dc:	add	x9, x9, #0x723
  4017e0:	cmp	x21, x20
  4017e4:	mov	x1, x0
  4017e8:	csel	x3, x9, x8, eq  // eq = none
  4017ec:	mov	w0, #0x1                   	// #1
  4017f0:	mov	x2, x21
  4017f4:	bl	401300 <__printf_chk@plt>
  4017f8:	mov	w0, w19
  4017fc:	bl	401230 <exit@plt>
  401800:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401804:	ldr	x20, [x8, #520]
  401808:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40180c:	add	x1, x1, #0x1e8
  401810:	mov	w2, #0x5                   	// #5
  401814:	mov	x0, xzr
  401818:	bl	401460 <dcgettext@plt>
  40181c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401820:	ldr	x3, [x8, #576]
  401824:	mov	x2, x0
  401828:	mov	w1, #0x1                   	// #1
  40182c:	mov	x0, x20
  401830:	bl	4013c0 <__fprintf_chk@plt>
  401834:	mov	w0, w19
  401838:	bl	401230 <exit@plt>
  40183c:	stp	x29, x30, [sp, #-96]!
  401840:	stp	x28, x27, [sp, #16]
  401844:	stp	x26, x25, [sp, #32]
  401848:	stp	x24, x23, [sp, #48]
  40184c:	stp	x22, x21, [sp, #64]
  401850:	stp	x20, x19, [sp, #80]
  401854:	ldr	x8, [x1]
  401858:	mov	w20, w0
  40185c:	mov	x29, sp
  401860:	mov	x19, x1
  401864:	mov	x0, x8
  401868:	bl	4034f8 <__fxstatat@plt+0x2028>
  40186c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401870:	add	x1, x1, #0xbe7
  401874:	mov	w0, #0x6                   	// #6
  401878:	bl	4014c0 <setlocale@plt>
  40187c:	adrp	x21, 406000 <__fxstatat@plt+0x4b30>
  401880:	add	x21, x21, #0x6af
  401884:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401888:	add	x1, x1, #0x690
  40188c:	mov	x0, x21
  401890:	bl	4012e0 <bindtextdomain@plt>
  401894:	mov	x0, x21
  401898:	bl	4013a0 <textdomain@plt>
  40189c:	adrp	x0, 402000 <__fxstatat@plt+0xb30>
  4018a0:	add	x0, x0, #0x154
  4018a4:	bl	405fc8 <__fxstatat@plt+0x4af8>
  4018a8:	adrp	x23, 406000 <__fxstatat@plt+0x4b30>
  4018ac:	adrp	x24, 406000 <__fxstatat@plt+0x4b30>
  4018b0:	adrp	x25, 406000 <__fxstatat@plt+0x4b30>
  4018b4:	mov	w22, #0xffffffff            	// #-1
  4018b8:	mov	w21, #0xa                   	// #10
  4018bc:	add	x23, x23, #0x6a2
  4018c0:	add	x24, x24, #0x18
  4018c4:	add	x25, x25, #0x0
  4018c8:	adrp	x27, 418000 <__fxstatat@plt+0x16b30>
  4018cc:	mov	w26, #0x1                   	// #1
  4018d0:	mov	w0, w20
  4018d4:	mov	x1, x19
  4018d8:	mov	x2, x23
  4018dc:	mov	x3, x24
  4018e0:	mov	x4, xzr
  4018e4:	bl	4013b0 <getopt_long@plt>
  4018e8:	cmp	w0, #0x64
  4018ec:	b.le	40194c <__fxstatat@plt+0x47c>
  4018f0:	sub	w8, w0, #0x65
  4018f4:	cmp	w8, #0x15
  4018f8:	b.hi	401b04 <__fxstatat@plt+0x634>  // b.pmore
  4018fc:	adr	x9, 40190c <__fxstatat@plt+0x43c>
  401900:	ldrb	w10, [x25, x8]
  401904:	add	x9, x9, x10, lsl #2
  401908:	br	x9
  40190c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401910:	strb	wzr, [x8, #554]
  401914:	b	4018d0 <__fxstatat@plt+0x400>
  401918:	strb	w26, [x27, #553]
  40191c:	b	4018d0 <__fxstatat@plt+0x400>
  401920:	mov	w21, wzr
  401924:	b	4018d0 <__fxstatat@plt+0x400>
  401928:	mov	w22, #0x2                   	// #2
  40192c:	b	4018d0 <__fxstatat@plt+0x400>
  401930:	mov	w22, wzr
  401934:	b	4018d0 <__fxstatat@plt+0x400>
  401938:	mov	w22, #0x1                   	// #1
  40193c:	b	4018d0 <__fxstatat@plt+0x400>
  401940:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401944:	strb	w26, [x8, #554]
  401948:	b	4018d0 <__fxstatat@plt+0x400>
  40194c:	cmn	w0, #0x1
  401950:	b.ne	401ab4 <__fxstatat@plt+0x5e4>  // b.any
  401954:	adrp	x23, 418000 <__fxstatat@plt+0x16b30>
  401958:	ldr	w8, [x23, #528]
  40195c:	cmp	w8, w20
  401960:	b.ge	401b0c <__fxstatat@plt+0x63c>  // b.tcont
  401964:	sub	w9, w20, w8
  401968:	cmp	w9, #0x2
  40196c:	b.lt	4019a8 <__fxstatat@plt+0x4d8>  // b.tstop
  401970:	ldrb	w9, [x27, #553]
  401974:	cmp	w9, #0x1
  401978:	b.ne	4019a4 <__fxstatat@plt+0x4d4>  // b.any
  40197c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401980:	add	x1, x1, #0x6d9
  401984:	mov	w2, #0x5                   	// #5
  401988:	mov	x0, xzr
  40198c:	bl	401460 <dcgettext@plt>
  401990:	mov	x2, x0
  401994:	mov	w0, wzr
  401998:	mov	w1, wzr
  40199c:	bl	401240 <error@plt>
  4019a0:	ldr	w8, [x23, #528]
  4019a4:	strb	wzr, [x27, #553]
  4019a8:	cmp	w8, w20
  4019ac:	b.ge	401a90 <__fxstatat@plt+0x5c0>  // b.tcont
  4019b0:	mov	w24, wzr
  4019b4:	adrp	x28, 418000 <__fxstatat@plt+0x16b30>
  4019b8:	b	4019e4 <__fxstatat@plt+0x514>
  4019bc:	add	x9, x8, #0x1
  4019c0:	str	x9, [x0, #40]
  4019c4:	strb	w21, [x8]
  4019c8:	mov	x0, x25
  4019cc:	bl	401400 <free@plt>
  4019d0:	ldr	w8, [x23, #528]
  4019d4:	add	w8, w8, #0x1
  4019d8:	cmp	w8, w20
  4019dc:	str	w8, [x23, #528]
  4019e0:	b.ge	401a94 <__fxstatat@plt+0x5c4>  // b.tcont
  4019e4:	ldr	x26, [x19, w8, sxtw #3]
  4019e8:	cmn	w22, #0x1
  4019ec:	b.eq	401a34 <__fxstatat@plt+0x564>  // b.none
  4019f0:	mov	x0, x26
  4019f4:	mov	w1, w22
  4019f8:	bl	401c0c <__fxstatat@plt+0x73c>
  4019fc:	mov	x25, x0
  401a00:	cbz	x0, 401a48 <__fxstatat@plt+0x578>
  401a04:	ldr	x1, [x28, #536]
  401a08:	mov	x0, x25
  401a0c:	bl	401470 <fputs_unlocked@plt>
  401a10:	ldrb	w8, [x27, #553]
  401a14:	tbnz	w8, #0, 4019c8 <__fxstatat@plt+0x4f8>
  401a18:	ldr	x0, [x28, #536]
  401a1c:	ldp	x8, x9, [x0, #40]
  401a20:	cmp	x8, x9
  401a24:	b.cc	4019bc <__fxstatat@plt+0x4ec>  // b.lo, b.ul, b.last
  401a28:	mov	w1, w21
  401a2c:	bl	401390 <__overflow@plt>
  401a30:	b	4019c8 <__fxstatat@plt+0x4f8>
  401a34:	mov	w1, #0x3f                  	// #63
  401a38:	mov	x0, x26
  401a3c:	bl	401b38 <__fxstatat@plt+0x668>
  401a40:	mov	x25, x0
  401a44:	cbnz	x0, 401a04 <__fxstatat@plt+0x534>
  401a48:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401a4c:	ldrb	w8, [x8, #554]
  401a50:	cmp	w8, #0x1
  401a54:	b.ne	401a88 <__fxstatat@plt+0x5b8>  // b.any
  401a58:	bl	4014a0 <__errno_location@plt>
  401a5c:	ldr	w24, [x0]
  401a60:	mov	w1, #0x3                   	// #3
  401a64:	mov	w0, wzr
  401a68:	mov	x2, x26
  401a6c:	bl	404a84 <__fxstatat@plt+0x35b4>
  401a70:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  401a74:	mov	x3, x0
  401a78:	mov	w0, wzr
  401a7c:	mov	w1, w24
  401a80:	add	x2, x2, #0x8bd
  401a84:	bl	401240 <error@plt>
  401a88:	mov	w24, #0x1                   	// #1
  401a8c:	b	4019d0 <__fxstatat@plt+0x500>
  401a90:	mov	w24, wzr
  401a94:	mov	w0, w24
  401a98:	ldp	x20, x19, [sp, #80]
  401a9c:	ldp	x22, x21, [sp, #64]
  401aa0:	ldp	x24, x23, [sp, #48]
  401aa4:	ldp	x26, x25, [sp, #32]
  401aa8:	ldp	x28, x27, [sp, #16]
  401aac:	ldp	x29, x30, [sp], #96
  401ab0:	ret
  401ab4:	cmn	w0, #0x3
  401ab8:	b.ne	401af4 <__fxstatat@plt+0x624>  // b.any
  401abc:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401ac0:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  401ac4:	ldr	x0, [x8, #536]
  401ac8:	ldr	x3, [x9, #408]
  401acc:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401ad0:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  401ad4:	adrp	x4, 406000 <__fxstatat@plt+0x4b30>
  401ad8:	add	x1, x1, #0x687
  401adc:	add	x2, x2, #0x6ab
  401ae0:	add	x4, x4, #0x6b9
  401ae4:	mov	x5, xzr
  401ae8:	bl	40556c <__fxstatat@plt+0x409c>
  401aec:	mov	w0, wzr
  401af0:	bl	401230 <exit@plt>
  401af4:	cmn	w0, #0x2
  401af8:	b.ne	401b04 <__fxstatat@plt+0x634>  // b.any
  401afc:	mov	w0, wzr
  401b00:	bl	4015ec <__fxstatat@plt+0x11c>
  401b04:	mov	w0, #0x1                   	// #1
  401b08:	bl	4015ec <__fxstatat@plt+0x11c>
  401b0c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401b10:	add	x1, x1, #0x6c9
  401b14:	mov	w2, #0x5                   	// #5
  401b18:	mov	x0, xzr
  401b1c:	bl	401460 <dcgettext@plt>
  401b20:	mov	x2, x0
  401b24:	mov	w0, wzr
  401b28:	mov	w1, wzr
  401b2c:	bl	401240 <error@plt>
  401b30:	mov	w0, #0x1                   	// #1
  401b34:	bl	4015ec <__fxstatat@plt+0x11c>
  401b38:	stp	x29, x30, [sp, #-64]!
  401b3c:	cmp	x1, #0x401
  401b40:	mov	w8, #0x401                 	// #1025
  401b44:	stp	x20, x19, [sp, #48]
  401b48:	mov	x19, x0
  401b4c:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  401b50:	stp	x24, x23, [sp, #16]
  401b54:	stp	x22, x21, [sp, #32]
  401b58:	mov	x29, sp
  401b5c:	b	401b64 <__fxstatat@plt+0x694>
  401b60:	lsl	x20, x20, #1
  401b64:	mov	x0, x20
  401b68:	bl	4012c0 <malloc@plt>
  401b6c:	mov	x21, x0
  401b70:	cbz	x0, 401bf4 <__fxstatat@plt+0x724>
  401b74:	mov	x0, x19
  401b78:	mov	x1, x21
  401b7c:	mov	x2, x20
  401b80:	bl	401250 <readlink@plt>
  401b84:	mov	x22, x0
  401b88:	tbz	x0, #63, 401b9c <__fxstatat@plt+0x6cc>
  401b8c:	bl	4014a0 <__errno_location@plt>
  401b90:	ldr	w24, [x0]
  401b94:	cmp	w24, #0x22
  401b98:	b.ne	401be0 <__fxstatat@plt+0x710>  // b.any
  401b9c:	cmp	x22, x20
  401ba0:	b.cc	401bd8 <__fxstatat@plt+0x708>  // b.lo, b.ul, b.last
  401ba4:	mov	x0, x21
  401ba8:	bl	401400 <free@plt>
  401bac:	lsr	x8, x20, #62
  401bb0:	cbz	x8, 401b60 <__fxstatat@plt+0x690>
  401bb4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  401bb8:	cmp	x20, x8
  401bbc:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  401bc0:	b.cc	401b64 <__fxstatat@plt+0x694>  // b.lo, b.ul, b.last
  401bc4:	bl	4014a0 <__errno_location@plt>
  401bc8:	mov	x21, xzr
  401bcc:	mov	w8, #0xc                   	// #12
  401bd0:	str	w8, [x0]
  401bd4:	b	401bf4 <__fxstatat@plt+0x724>
  401bd8:	strb	wzr, [x21, x22]
  401bdc:	b	401bf4 <__fxstatat@plt+0x724>
  401be0:	mov	x23, x0
  401be4:	mov	x0, x21
  401be8:	bl	401400 <free@plt>
  401bec:	mov	x21, xzr
  401bf0:	str	w24, [x23]
  401bf4:	mov	x0, x21
  401bf8:	ldp	x20, x19, [sp, #48]
  401bfc:	ldp	x22, x21, [sp, #32]
  401c00:	ldp	x24, x23, [sp, #16]
  401c04:	ldp	x29, x30, [sp], #64
  401c08:	ret
  401c0c:	sub	sp, sp, #0x110
  401c10:	stp	x26, x25, [sp, #208]
  401c14:	and	w26, w1, #0x3
  401c18:	sub	w8, w26, #0x1
  401c1c:	tst	w26, w8
  401c20:	stp	x29, x30, [sp, #176]
  401c24:	stp	x28, x27, [sp, #192]
  401c28:	stp	x24, x23, [sp, #224]
  401c2c:	stp	x22, x21, [sp, #240]
  401c30:	stp	x20, x19, [sp, #256]
  401c34:	add	x29, sp, #0xb0
  401c38:	b.ne	401c64 <__fxstatat@plt+0x794>  // b.any
  401c3c:	mov	x27, x0
  401c40:	cbz	x0, 401c64 <__fxstatat@plt+0x794>
  401c44:	ldrb	w8, [x27]
  401c48:	mov	w22, w1
  401c4c:	cmp	w8, #0x2f
  401c50:	b.eq	401c98 <__fxstatat@plt+0x7c8>  // b.none
  401c54:	cbnz	w8, 402038 <__fxstatat@plt+0xb68>
  401c58:	bl	4014a0 <__errno_location@plt>
  401c5c:	mov	w8, #0x2                   	// #2
  401c60:	b	401c6c <__fxstatat@plt+0x79c>
  401c64:	bl	4014a0 <__errno_location@plt>
  401c68:	mov	w8, #0x16                  	// #22
  401c6c:	mov	x21, xzr
  401c70:	str	w8, [x0]
  401c74:	mov	x0, x21
  401c78:	ldp	x20, x19, [sp, #256]
  401c7c:	ldp	x22, x21, [sp, #240]
  401c80:	ldp	x24, x23, [sp, #224]
  401c84:	ldp	x26, x25, [sp, #208]
  401c88:	ldp	x28, x27, [sp, #192]
  401c8c:	ldp	x29, x30, [sp, #176]
  401c90:	add	sp, sp, #0x110
  401c94:	ret
  401c98:	mov	w0, #0x1000                	// #4096
  401c9c:	bl	405694 <__fxstatat@plt+0x41c4>
  401ca0:	mov	w8, #0x2f                  	// #47
  401ca4:	mov	x19, x0
  401ca8:	mov	x21, x0
  401cac:	add	x20, x0, #0x1, lsl #12
  401cb0:	strb	w8, [x19], #1
  401cb4:	ldrb	w8, [x27]
  401cb8:	cbz	w8, 402094 <__fxstatat@plt+0xbc4>
  401cbc:	and	w9, w22, #0x7
  401cc0:	mov	x24, x19
  401cc4:	mov	x23, x27
  401cc8:	stp	xzr, xzr, [sp, #8]
  401ccc:	str	xzr, [sp, #24]
  401cd0:	stp	w22, w9, [sp, #32]
  401cd4:	b	401ce8 <__fxstatat@plt+0x818>
  401cd8:	mov	x19, x24
  401cdc:	ldrb	w8, [x23]
  401ce0:	mov	x24, x19
  401ce4:	cbz	w8, 402098 <__fxstatat@plt+0xbc8>
  401ce8:	and	w9, w8, #0xff
  401cec:	cmp	w9, #0x2f
  401cf0:	mov	x28, x23
  401cf4:	b.ne	401d08 <__fxstatat@plt+0x838>  // b.any
  401cf8:	ldrb	w8, [x28, #1]!
  401cfc:	cmp	w8, #0x2f
  401d00:	b.eq	401cf8 <__fxstatat@plt+0x828>  // b.none
  401d04:	mov	x23, x28
  401d08:	mov	w9, w8
  401d0c:	ands	w9, w9, #0xff
  401d10:	b.eq	401d28 <__fxstatat@plt+0x858>  // b.none
  401d14:	cmp	w9, #0x2f
  401d18:	b.eq	401d28 <__fxstatat@plt+0x858>  // b.none
  401d1c:	ldrb	w9, [x23, #1]!
  401d20:	ands	w9, w9, #0xff
  401d24:	b.ne	401d14 <__fxstatat@plt+0x844>  // b.any
  401d28:	sub	x25, x23, x28
  401d2c:	cmp	x25, #0x1
  401d30:	b.eq	401d8c <__fxstatat@plt+0x8bc>  // b.none
  401d34:	cmp	x25, #0x2
  401d38:	b.eq	401d44 <__fxstatat@plt+0x874>  // b.none
  401d3c:	cbnz	x25, 401d98 <__fxstatat@plt+0x8c8>
  401d40:	b	40207c <__fxstatat@plt+0xbac>
  401d44:	and	w8, w8, #0xff
  401d48:	cmp	w8, #0x2e
  401d4c:	b.ne	401d98 <__fxstatat@plt+0x8c8>  // b.any
  401d50:	ldrb	w8, [x28, #1]
  401d54:	cmp	w8, #0x2e
  401d58:	b.ne	401d98 <__fxstatat@plt+0x8c8>  // b.any
  401d5c:	add	x8, x21, #0x1
  401d60:	cmp	x24, x8
  401d64:	b.ls	401cd8 <__fxstatat@plt+0x808>  // b.plast
  401d68:	sub	x8, x24, #0x1
  401d6c:	mov	x19, x8
  401d70:	cmp	x8, x21
  401d74:	b.ls	401cdc <__fxstatat@plt+0x80c>  // b.plast
  401d78:	mov	x8, x19
  401d7c:	ldrb	w9, [x8, #-1]!
  401d80:	cmp	w9, #0x2f
  401d84:	b.ne	401d6c <__fxstatat@plt+0x89c>  // b.any
  401d88:	b	401cdc <__fxstatat@plt+0x80c>
  401d8c:	and	w8, w8, #0xff
  401d90:	cmp	w8, #0x2e
  401d94:	b.eq	401cd8 <__fxstatat@plt+0x808>  // b.none
  401d98:	ldurb	w8, [x24, #-1]
  401d9c:	cmp	w8, #0x2f
  401da0:	b.eq	401dac <__fxstatat@plt+0x8dc>  // b.none
  401da4:	mov	w8, #0x2f                  	// #47
  401da8:	strb	w8, [x24], #1
  401dac:	add	x8, x24, x25
  401db0:	cmp	x8, x20
  401db4:	b.cc	401de8 <__fxstatat@plt+0x918>  // b.lo, b.ul, b.last
  401db8:	cmp	x25, #0x1, lsl #12
  401dbc:	mov	w9, #0x1000                	// #4096
  401dc0:	sub	x8, x20, x21
  401dc4:	csinc	x9, x9, x25, lt  // lt = tstop
  401dc8:	add	x22, x9, x8
  401dcc:	mov	x0, x21
  401dd0:	mov	x1, x22
  401dd4:	sub	x19, x24, x21
  401dd8:	bl	405714 <__fxstatat@plt+0x4244>
  401ddc:	mov	x21, x0
  401de0:	add	x20, x0, x22
  401de4:	add	x24, x0, x19
  401de8:	mov	x0, x24
  401dec:	mov	x1, x28
  401df0:	mov	x2, x25
  401df4:	bl	4011e0 <memcpy@plt>
  401df8:	ldr	w8, [sp, #36]
  401dfc:	add	x19, x24, x25
  401e00:	strb	wzr, [x19]
  401e04:	cmp	w8, #0x6
  401e08:	b.eq	401e3c <__fxstatat@plt+0x96c>  // b.none
  401e0c:	ldr	w8, [sp, #32]
  401e10:	tbnz	w8, #2, 401e54 <__fxstatat@plt+0x984>
  401e14:	add	x2, sp, #0x28
  401e18:	mov	w0, wzr
  401e1c:	mov	x1, x21
  401e20:	bl	401450 <__lxstat@plt>
  401e24:	cbz	w0, 401e68 <__fxstatat@plt+0x998>
  401e28:	bl	4014a0 <__errno_location@plt>
  401e2c:	ldr	w22, [x0]
  401e30:	cmp	w26, #0x1
  401e34:	b.eq	401e84 <__fxstatat@plt+0x9b4>  // b.none
  401e38:	cbz	w26, 4020f8 <__fxstatat@plt+0xc28>
  401e3c:	str	wzr, [sp, #56]
  401e40:	cmp	w26, #0x2
  401e44:	b.eq	401ea4 <__fxstatat@plt+0x9d4>  // b.none
  401e48:	ldrb	w8, [x23]
  401e4c:	cbz	w8, 401ea4 <__fxstatat@plt+0x9d4>
  401e50:	b	4020f4 <__fxstatat@plt+0xc24>
  401e54:	add	x2, sp, #0x28
  401e58:	mov	w0, wzr
  401e5c:	mov	x1, x21
  401e60:	bl	4014b0 <__xstat@plt>
  401e64:	cbnz	w0, 401e28 <__fxstatat@plt+0x958>
  401e68:	ldr	w8, [sp, #56]
  401e6c:	and	w8, w8, #0xf000
  401e70:	cmp	w8, #0xa, lsl #12
  401e74:	b.eq	401eb0 <__fxstatat@plt+0x9e0>  // b.none
  401e78:	cmp	w8, #0x4, lsl #12
  401e7c:	b.eq	401ea4 <__fxstatat@plt+0x9d4>  // b.none
  401e80:	b	401e40 <__fxstatat@plt+0x970>
  401e84:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401e88:	mov	x0, x23
  401e8c:	add	x1, x1, #0x97e
  401e90:	bl	401420 <strspn@plt>
  401e94:	cmp	w22, #0x2
  401e98:	b.ne	4020f8 <__fxstatat@plt+0xc28>  // b.any
  401e9c:	ldrb	w8, [x23, x0]
  401ea0:	cbnz	w8, 4020f8 <__fxstatat@plt+0xc28>
  401ea4:	mov	x22, x23
  401ea8:	mov	x23, x22
  401eac:	b	401cdc <__fxstatat@plt+0x80c>
  401eb0:	ldr	x0, [sp, #24]
  401eb4:	cbnz	x0, 401ee0 <__fxstatat@plt+0xa10>
  401eb8:	adrp	x2, 403000 <__fxstatat@plt+0x1b30>
  401ebc:	adrp	x3, 403000 <__fxstatat@plt+0x1b30>
  401ec0:	adrp	x4, 403000 <__fxstatat@plt+0x1b30>
  401ec4:	mov	w0, #0x7                   	// #7
  401ec8:	mov	x1, xzr
  401ecc:	add	x2, x2, #0x404
  401ed0:	add	x3, x3, #0x480
  401ed4:	add	x4, x4, #0x4d0
  401ed8:	bl	40277c <__fxstatat@plt+0x12ac>
  401edc:	cbz	x0, 402134 <__fxstatat@plt+0xc64>
  401ee0:	add	x2, sp, #0x28
  401ee4:	mov	x1, x27
  401ee8:	mov	x22, x0
  401eec:	bl	4022ac <__fxstatat@plt+0xddc>
  401ef0:	str	x22, [sp, #24]
  401ef4:	tbz	w0, #0, 401f04 <__fxstatat@plt+0xa34>
  401ef8:	cmp	w26, #0x2
  401efc:	b.eq	401cdc <__fxstatat@plt+0x80c>  // b.none
  401f00:	b	402124 <__fxstatat@plt+0xc54>
  401f04:	add	x2, sp, #0x28
  401f08:	mov	x0, x22
  401f0c:	mov	x1, x27
  401f10:	bl	402228 <__fxstatat@plt+0xd58>
  401f14:	ldr	x1, [sp, #88]
  401f18:	mov	x0, x21
  401f1c:	bl	401b38 <__fxstatat@plt+0x668>
  401f20:	cbz	x0, 401f74 <__fxstatat@plt+0xaa4>
  401f24:	mov	x28, x0
  401f28:	bl	401220 <strlen@plt>
  401f2c:	mov	x22, x0
  401f30:	mov	x0, x23
  401f34:	bl	401220 <strlen@plt>
  401f38:	ldr	x8, [sp, #8]
  401f3c:	add	x2, x0, #0x1
  401f40:	add	x27, x2, x22
  401f44:	str	x22, [sp]
  401f48:	cbz	x8, 401f90 <__fxstatat@plt+0xac0>
  401f4c:	cmp	x27, x8
  401f50:	b.ls	401fb4 <__fxstatat@plt+0xae4>  // b.plast
  401f54:	ldr	x0, [sp, #16]
  401f58:	mov	x1, x27
  401f5c:	mov	x22, x2
  401f60:	bl	405714 <__fxstatat@plt+0x4244>
  401f64:	mov	x2, x22
  401f68:	mov	x22, x0
  401f6c:	str	x27, [sp, #8]
  401f70:	b	401fb8 <__fxstatat@plt+0xae8>
  401f74:	bl	4014a0 <__errno_location@plt>
  401f78:	cmp	w26, #0x2
  401f7c:	b.ne	40212c <__fxstatat@plt+0xc5c>  // b.any
  401f80:	ldr	w8, [x0]
  401f84:	cmp	w8, #0xc
  401f88:	b.ne	401cdc <__fxstatat@plt+0x80c>  // b.any
  401f8c:	b	40212c <__fxstatat@plt+0xc5c>
  401f90:	cmp	x27, #0x1, lsl #12
  401f94:	mov	w8, #0x1000                	// #4096
  401f98:	csel	x0, x27, x8, hi  // hi = pmore
  401f9c:	str	x0, [sp, #8]
  401fa0:	mov	x22, x2
  401fa4:	bl	405694 <__fxstatat@plt+0x41c4>
  401fa8:	mov	x2, x22
  401fac:	mov	x22, x0
  401fb0:	b	401fb8 <__fxstatat@plt+0xae8>
  401fb4:	ldr	x22, [sp, #16]
  401fb8:	ldr	x27, [sp]
  401fbc:	mov	x1, x23
  401fc0:	add	x0, x22, x27
  401fc4:	bl	4011f0 <memmove@plt>
  401fc8:	mov	x0, x22
  401fcc:	mov	x1, x28
  401fd0:	mov	x2, x27
  401fd4:	bl	4011e0 <memcpy@plt>
  401fd8:	ldrb	w8, [x28]
  401fdc:	cmp	w8, #0x2f
  401fe0:	add	x8, x21, #0x1
  401fe4:	b.ne	401ff8 <__fxstatat@plt+0xb28>  // b.any
  401fe8:	mov	w9, #0x2f                  	// #47
  401fec:	strb	w9, [x21]
  401ff0:	mov	x19, x8
  401ff4:	b	402024 <__fxstatat@plt+0xb54>
  401ff8:	cmp	x19, x8
  401ffc:	b.ls	402024 <__fxstatat@plt+0xb54>  // b.plast
  402000:	add	x8, x24, x25
  402004:	sub	x8, x8, #0x1
  402008:	mov	x19, x8
  40200c:	cmp	x8, x21
  402010:	b.ls	402024 <__fxstatat@plt+0xb54>  // b.plast
  402014:	mov	x8, x19
  402018:	ldrb	w9, [x8, #-1]!
  40201c:	cmp	w9, #0x2f
  402020:	b.ne	402008 <__fxstatat@plt+0xb38>  // b.any
  402024:	mov	x0, x28
  402028:	bl	401400 <free@plt>
  40202c:	mov	x27, x22
  402030:	str	x22, [sp, #16]
  402034:	b	401ea8 <__fxstatat@plt+0x9d8>
  402038:	bl	4059ec <__fxstatat@plt+0x451c>
  40203c:	mov	x21, x0
  402040:	cbz	x0, 401c74 <__fxstatat@plt+0x7a4>
  402044:	mov	x0, x21
  402048:	bl	401220 <strlen@plt>
  40204c:	mov	x20, x0
  402050:	cmp	x0, #0xfff
  402054:	b.gt	402084 <__fxstatat@plt+0xbb4>
  402058:	mov	w1, #0x1000                	// #4096
  40205c:	mov	x0, x21
  402060:	bl	405714 <__fxstatat@plt+0x4244>
  402064:	mov	x21, x0
  402068:	add	x19, x0, x20
  40206c:	add	x20, x0, #0x1, lsl #12
  402070:	ldrb	w8, [x27]
  402074:	cbnz	w8, 401cbc <__fxstatat@plt+0x7ec>
  402078:	b	402094 <__fxstatat@plt+0xbc4>
  40207c:	mov	x19, x24
  402080:	b	402098 <__fxstatat@plt+0xbc8>
  402084:	add	x20, x21, x20
  402088:	mov	x19, x20
  40208c:	ldrb	w8, [x27]
  402090:	cbnz	w8, 401cbc <__fxstatat@plt+0x7ec>
  402094:	stp	xzr, xzr, [sp, #16]
  402098:	add	x8, x21, #0x1
  40209c:	cmp	x19, x8
  4020a0:	b.ls	4020b4 <__fxstatat@plt+0xbe4>  // b.plast
  4020a4:	mov	x8, x19
  4020a8:	ldrb	w9, [x8, #-1]!
  4020ac:	cmp	w9, #0x2f
  4020b0:	csel	x19, x8, x19, eq  // eq = none
  4020b4:	ldr	x22, [sp, #16]
  4020b8:	mov	x8, x19
  4020bc:	strb	wzr, [x8], #1
  4020c0:	cmp	x20, x8
  4020c4:	b.eq	4020dc <__fxstatat@plt+0xc0c>  // b.none
  4020c8:	sub	x8, x19, x21
  4020cc:	add	x1, x8, #0x1
  4020d0:	mov	x0, x21
  4020d4:	bl	405714 <__fxstatat@plt+0x4244>
  4020d8:	mov	x21, x0
  4020dc:	mov	x0, x22
  4020e0:	bl	401400 <free@plt>
  4020e4:	ldr	x0, [sp, #24]
  4020e8:	cbz	x0, 401c74 <__fxstatat@plt+0x7a4>
  4020ec:	bl	402a28 <__fxstatat@plt+0x1558>
  4020f0:	b	401c74 <__fxstatat@plt+0x7a4>
  4020f4:	mov	w22, #0x14                  	// #20
  4020f8:	ldr	x0, [sp, #16]
  4020fc:	bl	401400 <free@plt>
  402100:	mov	x0, x21
  402104:	bl	401400 <free@plt>
  402108:	ldr	x0, [sp, #24]
  40210c:	cbz	x0, 402114 <__fxstatat@plt+0xc44>
  402110:	bl	402a28 <__fxstatat@plt+0x1558>
  402114:	bl	4014a0 <__errno_location@plt>
  402118:	mov	x21, xzr
  40211c:	str	w22, [x0]
  402120:	b	401c74 <__fxstatat@plt+0x7a4>
  402124:	mov	w22, #0x28                  	// #40
  402128:	b	4020f8 <__fxstatat@plt+0xc28>
  40212c:	ldr	w22, [x0]
  402130:	b	4020f8 <__fxstatat@plt+0xc28>
  402134:	bl	4059a8 <__fxstatat@plt+0x44d8>
  402138:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  40213c:	str	x0, [x8, #560]
  402140:	ret
  402144:	and	w8, w0, #0x1
  402148:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  40214c:	strb	w8, [x9, #568]
  402150:	ret
  402154:	stp	x29, x30, [sp, #-48]!
  402158:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  40215c:	ldr	x0, [x8, #536]
  402160:	str	x21, [sp, #16]
  402164:	stp	x20, x19, [sp, #32]
  402168:	mov	x29, sp
  40216c:	bl	405aec <__fxstatat@plt+0x461c>
  402170:	cbz	w0, 402190 <__fxstatat@plt+0xcc0>
  402174:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  402178:	ldrb	w8, [x8, #568]
  40217c:	cbz	w8, 4021b0 <__fxstatat@plt+0xce0>
  402180:	bl	4014a0 <__errno_location@plt>
  402184:	ldr	w8, [x0]
  402188:	cmp	w8, #0x20
  40218c:	b.ne	4021b0 <__fxstatat@plt+0xce0>  // b.any
  402190:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  402194:	ldr	x0, [x8, #520]
  402198:	bl	405aec <__fxstatat@plt+0x461c>
  40219c:	cbnz	w0, 40221c <__fxstatat@plt+0xd4c>
  4021a0:	ldp	x20, x19, [sp, #32]
  4021a4:	ldr	x21, [sp, #16]
  4021a8:	ldp	x29, x30, [sp], #48
  4021ac:	ret
  4021b0:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4021b4:	add	x1, x1, #0x8ad
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	mov	x0, xzr
  4021c0:	bl	401460 <dcgettext@plt>
  4021c4:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4021c8:	ldr	x21, [x8, #560]
  4021cc:	mov	x19, x0
  4021d0:	bl	4014a0 <__errno_location@plt>
  4021d4:	ldr	w20, [x0]
  4021d8:	cbnz	x21, 4021f8 <__fxstatat@plt+0xd28>
  4021dc:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4021e0:	add	x2, x2, #0x8bd
  4021e4:	mov	w0, wzr
  4021e8:	mov	w1, w20
  4021ec:	mov	x3, x19
  4021f0:	bl	401240 <error@plt>
  4021f4:	b	40221c <__fxstatat@plt+0xd4c>
  4021f8:	mov	x0, x21
  4021fc:	bl	4049d4 <__fxstatat@plt+0x3504>
  402200:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  402204:	mov	x3, x0
  402208:	add	x2, x2, #0x8b9
  40220c:	mov	w0, wzr
  402210:	mov	w1, w20
  402214:	mov	x4, x19
  402218:	bl	401240 <error@plt>
  40221c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  402220:	ldr	w0, [x8, #416]
  402224:	bl	401200 <_exit@plt>
  402228:	stp	x29, x30, [sp, #-48]!
  40222c:	stp	x22, x21, [sp, #16]
  402230:	stp	x20, x19, [sp, #32]
  402234:	mov	x29, sp
  402238:	cbz	x0, 402298 <__fxstatat@plt+0xdc8>
  40223c:	mov	x20, x0
  402240:	mov	w0, #0x18                  	// #24
  402244:	mov	x21, x2
  402248:	mov	x22, x1
  40224c:	bl	405694 <__fxstatat@plt+0x41c4>
  402250:	mov	x19, x0
  402254:	mov	x0, x22
  402258:	bl	405950 <__fxstatat@plt+0x4480>
  40225c:	str	x0, [x19]
  402260:	ldr	q0, [x21]
  402264:	mov	x0, x20
  402268:	mov	x1, x19
  40226c:	ext	v0.16b, v0.16b, v0.16b, #8
  402270:	stur	q0, [x19, #8]
  402274:	bl	403194 <__fxstatat@plt+0x1cc4>
  402278:	cbz	x0, 4022a8 <__fxstatat@plt+0xdd8>
  40227c:	cmp	x0, x19
  402280:	b.eq	402298 <__fxstatat@plt+0xdc8>  // b.none
  402284:	mov	x0, x19
  402288:	ldp	x20, x19, [sp, #32]
  40228c:	ldp	x22, x21, [sp, #16]
  402290:	ldp	x29, x30, [sp], #48
  402294:	b	4034d0 <__fxstatat@plt+0x2000>
  402298:	ldp	x20, x19, [sp, #32]
  40229c:	ldp	x22, x21, [sp, #16]
  4022a0:	ldp	x29, x30, [sp], #48
  4022a4:	ret
  4022a8:	bl	4059a8 <__fxstatat@plt+0x44d8>
  4022ac:	cbz	x0, 4022e4 <__fxstatat@plt+0xe14>
  4022b0:	sub	sp, sp, #0x30
  4022b4:	stp	x29, x30, [sp, #32]
  4022b8:	str	x1, [sp, #8]
  4022bc:	ldr	q0, [x2]
  4022c0:	add	x1, sp, #0x8
  4022c4:	add	x29, sp, #0x20
  4022c8:	ext	v0.16b, v0.16b, v0.16b, #8
  4022cc:	stur	q0, [sp, #16]
  4022d0:	bl	4024a4 <__fxstatat@plt+0xfd4>
  4022d4:	ldp	x29, x30, [sp, #32]
  4022d8:	cmp	x0, #0x0
  4022dc:	cset	w0, ne  // ne = any
  4022e0:	add	sp, sp, #0x30
  4022e4:	ret
  4022e8:	ldr	x0, [x0, #16]
  4022ec:	ret
  4022f0:	ldr	x0, [x0, #24]
  4022f4:	ret
  4022f8:	ldr	x0, [x0, #32]
  4022fc:	ret
  402300:	ldp	x8, x9, [x0]
  402304:	cmp	x8, x9
  402308:	b.cs	402348 <__fxstatat@plt+0xe78>  // b.hs, b.nlast
  40230c:	mov	x0, xzr
  402310:	b	402320 <__fxstatat@plt+0xe50>
  402314:	add	x8, x8, #0x10
  402318:	cmp	x8, x9
  40231c:	b.cs	40234c <__fxstatat@plt+0xe7c>  // b.hs, b.nlast
  402320:	ldr	x10, [x8]
  402324:	cbz	x10, 402314 <__fxstatat@plt+0xe44>
  402328:	mov	x10, xzr
  40232c:	mov	x11, x8
  402330:	ldr	x11, [x11, #8]
  402334:	add	x10, x10, #0x1
  402338:	cbnz	x11, 402330 <__fxstatat@plt+0xe60>
  40233c:	cmp	x10, x0
  402340:	csel	x0, x10, x0, hi  // hi = pmore
  402344:	b	402314 <__fxstatat@plt+0xe44>
  402348:	mov	x0, xzr
  40234c:	ret
  402350:	ldp	x9, x10, [x0]
  402354:	cmp	x9, x10
  402358:	b.cs	402394 <__fxstatat@plt+0xec4>  // b.hs, b.nlast
  40235c:	mov	x8, xzr
  402360:	mov	x11, xzr
  402364:	b	402374 <__fxstatat@plt+0xea4>
  402368:	add	x9, x9, #0x10
  40236c:	cmp	x9, x10
  402370:	b.cs	40239c <__fxstatat@plt+0xecc>  // b.hs, b.nlast
  402374:	ldr	x12, [x9]
  402378:	cbz	x12, 402368 <__fxstatat@plt+0xe98>
  40237c:	mov	x12, x9
  402380:	ldr	x12, [x12, #8]
  402384:	add	x8, x8, #0x1
  402388:	cbnz	x12, 402380 <__fxstatat@plt+0xeb0>
  40238c:	add	x11, x11, #0x1
  402390:	b	402368 <__fxstatat@plt+0xe98>
  402394:	mov	x11, xzr
  402398:	mov	x8, xzr
  40239c:	ldr	x9, [x0, #24]
  4023a0:	cmp	x11, x9
  4023a4:	b.ne	4023bc <__fxstatat@plt+0xeec>  // b.any
  4023a8:	ldr	x9, [x0, #32]
  4023ac:	cmp	x8, x9
  4023b0:	b.ne	4023bc <__fxstatat@plt+0xeec>  // b.any
  4023b4:	mov	w0, #0x1                   	// #1
  4023b8:	ret
  4023bc:	mov	w0, wzr
  4023c0:	ret
  4023c4:	stp	x29, x30, [sp, #-48]!
  4023c8:	stp	x22, x21, [sp, #16]
  4023cc:	stp	x20, x19, [sp, #32]
  4023d0:	ldp	x8, x9, [x0]
  4023d4:	ldp	x20, x3, [x0, #24]
  4023d8:	ldr	x22, [x0, #16]
  4023dc:	mov	x19, x1
  4023e0:	cmp	x8, x9
  4023e4:	mov	x21, xzr
  4023e8:	mov	x29, sp
  4023ec:	b.cc	40247c <__fxstatat@plt+0xfac>  // b.lo, b.ul, b.last
  4023f0:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4023f4:	add	x2, x2, #0x8c0
  4023f8:	mov	w1, #0x1                   	// #1
  4023fc:	mov	x0, x19
  402400:	bl	4013c0 <__fprintf_chk@plt>
  402404:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  402408:	add	x2, x2, #0x8d8
  40240c:	mov	w1, #0x1                   	// #1
  402410:	mov	x0, x19
  402414:	mov	x3, x22
  402418:	bl	4013c0 <__fprintf_chk@plt>
  40241c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  402420:	ucvtf	d0, x20
  402424:	fmov	d1, x8
  402428:	fmul	d0, d0, d1
  40242c:	ucvtf	d1, x22
  402430:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  402434:	fdiv	d0, d0, d1
  402438:	add	x2, x2, #0x8f0
  40243c:	mov	w1, #0x1                   	// #1
  402440:	mov	x0, x19
  402444:	mov	x3, x20
  402448:	bl	4013c0 <__fprintf_chk@plt>
  40244c:	mov	x0, x19
  402450:	mov	x3, x21
  402454:	ldp	x20, x19, [sp, #32]
  402458:	ldp	x22, x21, [sp, #16]
  40245c:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  402460:	add	x2, x2, #0x911
  402464:	mov	w1, #0x1                   	// #1
  402468:	ldp	x29, x30, [sp], #48
  40246c:	b	4013c0 <__fprintf_chk@plt>
  402470:	add	x8, x8, #0x10
  402474:	cmp	x8, x9
  402478:	b.cs	4023f0 <__fxstatat@plt+0xf20>  // b.hs, b.nlast
  40247c:	ldr	x10, [x8]
  402480:	cbz	x10, 402470 <__fxstatat@plt+0xfa0>
  402484:	mov	x10, xzr
  402488:	mov	x11, x8
  40248c:	ldr	x11, [x11, #8]
  402490:	add	x10, x10, #0x1
  402494:	cbnz	x11, 40248c <__fxstatat@plt+0xfbc>
  402498:	cmp	x10, x21
  40249c:	csel	x21, x10, x21, hi  // hi = pmore
  4024a0:	b	402470 <__fxstatat@plt+0xfa0>
  4024a4:	stp	x29, x30, [sp, #-48]!
  4024a8:	stp	x20, x19, [sp, #32]
  4024ac:	ldr	x8, [x0, #16]
  4024b0:	ldr	x9, [x0, #48]
  4024b4:	mov	x19, x0
  4024b8:	mov	x20, x1
  4024bc:	mov	x0, x1
  4024c0:	mov	x1, x8
  4024c4:	str	x21, [sp, #16]
  4024c8:	mov	x29, sp
  4024cc:	blr	x9
  4024d0:	ldr	x8, [x19, #16]
  4024d4:	cmp	x0, x8
  4024d8:	b.cs	402544 <__fxstatat@plt+0x1074>  // b.hs, b.nlast
  4024dc:	ldr	x8, [x19]
  4024e0:	add	x21, x8, x0, lsl #4
  4024e4:	ldr	x1, [x21]
  4024e8:	mov	x0, xzr
  4024ec:	cbz	x1, 402534 <__fxstatat@plt+0x1064>
  4024f0:	cbz	x8, 402534 <__fxstatat@plt+0x1064>
  4024f4:	cmp	x1, x20
  4024f8:	b.eq	402520 <__fxstatat@plt+0x1050>  // b.none
  4024fc:	ldr	x8, [x19, #56]
  402500:	mov	x0, x20
  402504:	blr	x8
  402508:	tbnz	w0, #0, 402528 <__fxstatat@plt+0x1058>
  40250c:	ldr	x21, [x21, #8]
  402510:	cbz	x21, 402530 <__fxstatat@plt+0x1060>
  402514:	ldr	x1, [x21]
  402518:	cmp	x1, x20
  40251c:	b.ne	4024fc <__fxstatat@plt+0x102c>  // b.any
  402520:	mov	x0, x20
  402524:	b	402534 <__fxstatat@plt+0x1064>
  402528:	ldr	x0, [x21]
  40252c:	b	402534 <__fxstatat@plt+0x1064>
  402530:	mov	x0, xzr
  402534:	ldp	x20, x19, [sp, #32]
  402538:	ldr	x21, [sp, #16]
  40253c:	ldp	x29, x30, [sp], #48
  402540:	ret
  402544:	bl	401370 <abort@plt>
  402548:	stp	x29, x30, [sp, #-16]!
  40254c:	ldr	x8, [x0, #32]
  402550:	mov	x29, sp
  402554:	cbz	x8, 402574 <__fxstatat@plt+0x10a4>
  402558:	ldp	x8, x9, [x0]
  40255c:	cmp	x8, x9
  402560:	b.cs	402580 <__fxstatat@plt+0x10b0>  // b.hs, b.nlast
  402564:	ldr	x0, [x8], #16
  402568:	cbz	x0, 40255c <__fxstatat@plt+0x108c>
  40256c:	ldp	x29, x30, [sp], #16
  402570:	ret
  402574:	mov	x0, xzr
  402578:	ldp	x29, x30, [sp], #16
  40257c:	ret
  402580:	bl	401370 <abort@plt>
  402584:	stp	x29, x30, [sp, #-32]!
  402588:	stp	x20, x19, [sp, #16]
  40258c:	ldr	x8, [x0, #16]
  402590:	ldr	x9, [x0, #48]
  402594:	mov	x19, x0
  402598:	mov	x20, x1
  40259c:	mov	x0, x1
  4025a0:	mov	x1, x8
  4025a4:	mov	x29, sp
  4025a8:	blr	x9
  4025ac:	ldr	x8, [x19, #16]
  4025b0:	cmp	x0, x8
  4025b4:	b.cs	402610 <__fxstatat@plt+0x1140>  // b.hs, b.nlast
  4025b8:	ldr	x8, [x19]
  4025bc:	add	x9, x8, x0, lsl #4
  4025c0:	ldp	x10, x9, [x9]
  4025c4:	cmp	x10, x20
  4025c8:	b.eq	4025d4 <__fxstatat@plt+0x1104>  // b.none
  4025cc:	cbnz	x9, 4025c0 <__fxstatat@plt+0x10f0>
  4025d0:	b	4025e0 <__fxstatat@plt+0x1110>
  4025d4:	cbz	x9, 4025e0 <__fxstatat@plt+0x1110>
  4025d8:	ldr	x0, [x9]
  4025dc:	b	402604 <__fxstatat@plt+0x1134>
  4025e0:	ldr	x9, [x19, #8]
  4025e4:	add	x8, x8, x0, lsl #4
  4025e8:	add	x8, x8, #0x10
  4025ec:	cmp	x8, x9
  4025f0:	b.cs	402600 <__fxstatat@plt+0x1130>  // b.hs, b.nlast
  4025f4:	ldr	x0, [x8], #16
  4025f8:	cbz	x0, 4025ec <__fxstatat@plt+0x111c>
  4025fc:	b	402604 <__fxstatat@plt+0x1134>
  402600:	mov	x0, xzr
  402604:	ldp	x20, x19, [sp, #16]
  402608:	ldp	x29, x30, [sp], #32
  40260c:	ret
  402610:	bl	401370 <abort@plt>
  402614:	ldp	x9, x10, [x0]
  402618:	cmp	x9, x10
  40261c:	b.cs	402678 <__fxstatat@plt+0x11a8>  // b.hs, b.nlast
  402620:	mov	x11, xzr
  402624:	ldr	x8, [x9]
  402628:	cbz	x8, 40265c <__fxstatat@plt+0x118c>
  40262c:	cbz	x9, 40265c <__fxstatat@plt+0x118c>
  402630:	mov	x10, x9
  402634:	cmp	x11, x2
  402638:	b.cs	402680 <__fxstatat@plt+0x11b0>  // b.hs, b.nlast
  40263c:	ldr	x8, [x10]
  402640:	str	x8, [x1, x11, lsl #3]
  402644:	ldr	x10, [x10, #8]
  402648:	add	x8, x11, #0x1
  40264c:	mov	x11, x8
  402650:	cbnz	x10, 402634 <__fxstatat@plt+0x1164>
  402654:	ldr	x10, [x0, #8]
  402658:	b	402660 <__fxstatat@plt+0x1190>
  40265c:	mov	x8, x11
  402660:	add	x9, x9, #0x10
  402664:	cmp	x9, x10
  402668:	mov	x11, x8
  40266c:	b.cc	402624 <__fxstatat@plt+0x1154>  // b.lo, b.ul, b.last
  402670:	mov	x0, x8
  402674:	ret
  402678:	mov	x0, xzr
  40267c:	ret
  402680:	mov	x0, x11
  402684:	ret
  402688:	stp	x29, x30, [sp, #-64]!
  40268c:	stp	x24, x23, [sp, #16]
  402690:	stp	x22, x21, [sp, #32]
  402694:	stp	x20, x19, [sp, #48]
  402698:	ldp	x23, x8, [x0]
  40269c:	mov	x29, sp
  4026a0:	cmp	x23, x8
  4026a4:	b.cs	4026bc <__fxstatat@plt+0x11ec>  // b.hs, b.nlast
  4026a8:	mov	x19, x2
  4026ac:	mov	x20, x0
  4026b0:	mov	x21, x1
  4026b4:	mov	x22, xzr
  4026b8:	b	4026d4 <__fxstatat@plt+0x1204>
  4026bc:	mov	x22, xzr
  4026c0:	b	40270c <__fxstatat@plt+0x123c>
  4026c4:	ldr	x8, [x20, #8]
  4026c8:	add	x23, x23, #0x10
  4026cc:	cmp	x23, x8
  4026d0:	b.cs	40270c <__fxstatat@plt+0x123c>  // b.hs, b.nlast
  4026d4:	ldr	x0, [x23]
  4026d8:	cbz	x0, 4026c8 <__fxstatat@plt+0x11f8>
  4026dc:	cbz	x23, 4026c8 <__fxstatat@plt+0x11f8>
  4026e0:	mov	x1, x19
  4026e4:	blr	x21
  4026e8:	tbz	w0, #0, 40270c <__fxstatat@plt+0x123c>
  4026ec:	mov	x24, x23
  4026f0:	ldr	x24, [x24, #8]
  4026f4:	add	x22, x22, #0x1
  4026f8:	cbz	x24, 4026c4 <__fxstatat@plt+0x11f4>
  4026fc:	ldr	x0, [x24]
  402700:	mov	x1, x19
  402704:	blr	x21
  402708:	tbnz	w0, #0, 4026f0 <__fxstatat@plt+0x1220>
  40270c:	mov	x0, x22
  402710:	ldp	x20, x19, [sp, #48]
  402714:	ldp	x22, x21, [sp, #32]
  402718:	ldp	x24, x23, [sp, #16]
  40271c:	ldp	x29, x30, [sp], #64
  402720:	ret
  402724:	ldrb	w9, [x0]
  402728:	cbz	w9, 402758 <__fxstatat@plt+0x1288>
  40272c:	mov	x8, x0
  402730:	mov	x0, xzr
  402734:	add	x8, x8, #0x1
  402738:	lsl	x10, x0, #5
  40273c:	sub	x10, x10, x0
  402740:	add	x10, x10, w9, uxtb
  402744:	ldrb	w9, [x8], #1
  402748:	udiv	x11, x10, x1
  40274c:	msub	x0, x11, x1, x10
  402750:	cbnz	w9, 402738 <__fxstatat@plt+0x1268>
  402754:	ret
  402758:	mov	x0, xzr
  40275c:	ret
  402760:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  402764:	add	x8, x8, #0x92c
  402768:	ldr	w9, [x8, #16]
  40276c:	ldr	q0, [x8]
  402770:	str	w9, [x0, #16]
  402774:	str	q0, [x0]
  402778:	ret
  40277c:	stp	x29, x30, [sp, #-64]!
  402780:	adrp	x8, 402000 <__fxstatat@plt+0xb30>
  402784:	add	x8, x8, #0x964
  402788:	cmp	x2, #0x0
  40278c:	adrp	x9, 402000 <__fxstatat@plt+0xb30>
  402790:	stp	x24, x23, [sp, #16]
  402794:	stp	x22, x21, [sp, #32]
  402798:	mov	x21, x0
  40279c:	add	x9, x9, #0x974
  4027a0:	csel	x23, x8, x2, eq  // eq = none
  4027a4:	cmp	x3, #0x0
  4027a8:	mov	w0, #0x50                  	// #80
  4027ac:	stp	x20, x19, [sp, #48]
  4027b0:	mov	x29, sp
  4027b4:	mov	x19, x4
  4027b8:	mov	x22, x1
  4027bc:	csel	x24, x9, x3, eq  // eq = none
  4027c0:	bl	4012c0 <malloc@plt>
  4027c4:	mov	x20, x0
  4027c8:	cbz	x0, 40294c <__fxstatat@plt+0x147c>
  4027cc:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  4027d0:	add	x9, x9, #0x92c
  4027d4:	cmp	x22, #0x0
  4027d8:	csel	x8, x9, x22, eq  // eq = none
  4027dc:	cmp	x8, x9
  4027e0:	str	x8, [x20, #40]
  4027e4:	b.eq	402868 <__fxstatat@plt+0x1398>  // b.none
  4027e8:	ldr	s0, [x8, #8]
  4027ec:	mov	w9, #0xcccd                	// #52429
  4027f0:	movk	w9, #0x3dcc, lsl #16
  4027f4:	fmov	s1, w9
  4027f8:	fcmp	s0, s1
  4027fc:	b.le	402940 <__fxstatat@plt+0x1470>
  402800:	mov	w9, #0x6666                	// #26214
  402804:	movk	w9, #0x3f66, lsl #16
  402808:	fmov	s1, w9
  40280c:	fcmp	s0, s1
  402810:	b.pl	402940 <__fxstatat@plt+0x1470>  // b.nfrst
  402814:	ldr	s1, [x8, #12]
  402818:	mov	w9, #0xcccd                	// #52429
  40281c:	movk	w9, #0x3f8c, lsl #16
  402820:	fmov	s2, w9
  402824:	fcmp	s1, s2
  402828:	b.le	402940 <__fxstatat@plt+0x1470>
  40282c:	ldr	s1, [x8]
  402830:	fcmp	s1, #0.0
  402834:	b.lt	402940 <__fxstatat@plt+0x1470>  // b.tstop
  402838:	mov	w9, #0xcccd                	// #52429
  40283c:	movk	w9, #0x3dcc, lsl #16
  402840:	fmov	s2, w9
  402844:	fadd	s1, s1, s2
  402848:	fcmp	s1, s0
  40284c:	b.pl	402940 <__fxstatat@plt+0x1470>  // b.nfrst
  402850:	ldr	s0, [x8, #4]
  402854:	fmov	s2, #1.000000000000000000e+00
  402858:	fcmp	s0, s2
  40285c:	b.hi	402940 <__fxstatat@plt+0x1470>  // b.pmore
  402860:	fcmp	s1, s0
  402864:	b.pl	402940 <__fxstatat@plt+0x1470>  // b.nfrst
  402868:	ldrb	w9, [x8, #16]
  40286c:	cbnz	w9, 402890 <__fxstatat@plt+0x13c0>
  402870:	ldr	s0, [x8, #8]
  402874:	ucvtf	s1, x21
  402878:	mov	w8, #0x5f800000            	// #1602224128
  40287c:	fdiv	s0, s1, s0
  402880:	fmov	s1, w8
  402884:	fcmp	s0, s1
  402888:	b.ge	402940 <__fxstatat@plt+0x1470>  // b.tcont
  40288c:	fcvtzu	x21, s0
  402890:	cmp	x21, #0xa
  402894:	mov	w8, #0xa                   	// #10
  402898:	csel	x8, x21, x8, hi  // hi = pmore
  40289c:	orr	x21, x8, #0x1
  4028a0:	cmn	x21, #0x1
  4028a4:	b.eq	402940 <__fxstatat@plt+0x1470>  // b.none
  4028a8:	cmp	x21, #0xa
  4028ac:	b.cc	4028e4 <__fxstatat@plt+0x1414>  // b.lo, b.ul, b.last
  4028b0:	mov	w9, #0xc                   	// #12
  4028b4:	mov	w10, #0x9                   	// #9
  4028b8:	mov	w8, #0x3                   	// #3
  4028bc:	udiv	x11, x21, x8
  4028c0:	msub	x11, x11, x8, x21
  4028c4:	cbz	x11, 4028e8 <__fxstatat@plt+0x1418>
  4028c8:	add	x10, x10, x9
  4028cc:	add	x10, x10, #0x4
  4028d0:	add	x8, x8, #0x2
  4028d4:	cmp	x10, x21
  4028d8:	add	x9, x9, #0x8
  4028dc:	b.cc	4028bc <__fxstatat@plt+0x13ec>  // b.lo, b.ul, b.last
  4028e0:	b	4028e8 <__fxstatat@plt+0x1418>
  4028e4:	mov	w8, #0x3                   	// #3
  4028e8:	udiv	x9, x21, x8
  4028ec:	msub	x8, x9, x8, x21
  4028f0:	cbnz	x8, 402904 <__fxstatat@plt+0x1434>
  4028f4:	add	x21, x21, #0x2
  4028f8:	cmn	x21, #0x1
  4028fc:	b.ne	4028a8 <__fxstatat@plt+0x13d8>  // b.any
  402900:	b	402940 <__fxstatat@plt+0x1470>
  402904:	lsr	x8, x21, #60
  402908:	cbnz	x8, 402940 <__fxstatat@plt+0x1470>
  40290c:	str	x21, [x20, #16]
  402910:	cbz	x21, 402940 <__fxstatat@plt+0x1470>
  402914:	mov	w1, #0x10                  	// #16
  402918:	mov	x0, x21
  40291c:	bl	405a30 <__fxstatat@plt+0x4560>
  402920:	str	x0, [x20]
  402924:	cbz	x0, 402940 <__fxstatat@plt+0x1470>
  402928:	add	x8, x0, x21, lsl #4
  40292c:	stp	xzr, xzr, [x20, #24]
  402930:	stp	x23, x24, [x20, #48]
  402934:	str	x8, [x20, #8]
  402938:	stp	x19, xzr, [x20, #64]
  40293c:	b	40294c <__fxstatat@plt+0x147c>
  402940:	mov	x0, x20
  402944:	bl	401400 <free@plt>
  402948:	mov	x20, xzr
  40294c:	mov	x0, x20
  402950:	ldp	x20, x19, [sp, #48]
  402954:	ldp	x22, x21, [sp, #32]
  402958:	ldp	x24, x23, [sp, #16]
  40295c:	ldp	x29, x30, [sp], #64
  402960:	ret
  402964:	ror	x8, x0, #3
  402968:	udiv	x9, x8, x1
  40296c:	msub	x0, x9, x1, x8
  402970:	ret
  402974:	cmp	x0, x1
  402978:	cset	w0, eq  // eq = none
  40297c:	ret
  402980:	stp	x29, x30, [sp, #-48]!
  402984:	str	x21, [sp, #16]
  402988:	stp	x20, x19, [sp, #32]
  40298c:	ldp	x20, x8, [x0]
  402990:	mov	x19, x0
  402994:	mov	x29, sp
  402998:	b	4029a8 <__fxstatat@plt+0x14d8>
  40299c:	stp	xzr, xzr, [x20]
  4029a0:	ldr	x8, [x19, #8]
  4029a4:	add	x20, x20, #0x10
  4029a8:	cmp	x20, x8
  4029ac:	b.cs	402a14 <__fxstatat@plt+0x1544>  // b.hs, b.nlast
  4029b0:	ldr	x9, [x20]
  4029b4:	cbz	x9, 4029a4 <__fxstatat@plt+0x14d4>
  4029b8:	ldr	x8, [x19, #64]
  4029bc:	ldr	x21, [x20, #8]
  4029c0:	cmp	x8, #0x0
  4029c4:	cset	w9, ne  // ne = any
  4029c8:	cbnz	x21, 402a00 <__fxstatat@plt+0x1530>
  4029cc:	cbz	w9, 40299c <__fxstatat@plt+0x14cc>
  4029d0:	ldr	x0, [x20]
  4029d4:	blr	x8
  4029d8:	b	40299c <__fxstatat@plt+0x14cc>
  4029dc:	str	xzr, [x21]
  4029e0:	ldr	x9, [x19, #72]
  4029e4:	ldr	x10, [x21, #8]
  4029e8:	cmp	x8, #0x0
  4029ec:	str	x9, [x21, #8]
  4029f0:	str	x21, [x19, #72]
  4029f4:	cset	w9, ne  // ne = any
  4029f8:	mov	x21, x10
  4029fc:	cbz	x10, 4029cc <__fxstatat@plt+0x14fc>
  402a00:	tbz	w9, #0, 4029dc <__fxstatat@plt+0x150c>
  402a04:	ldr	x0, [x21]
  402a08:	blr	x8
  402a0c:	ldr	x8, [x19, #64]
  402a10:	b	4029dc <__fxstatat@plt+0x150c>
  402a14:	stp	xzr, xzr, [x19, #24]
  402a18:	ldp	x20, x19, [sp, #32]
  402a1c:	ldr	x21, [sp, #16]
  402a20:	ldp	x29, x30, [sp], #48
  402a24:	ret
  402a28:	stp	x29, x30, [sp, #-48]!
  402a2c:	stp	x20, x19, [sp, #32]
  402a30:	ldr	x8, [x0, #64]
  402a34:	mov	x19, x0
  402a38:	str	x21, [sp, #16]
  402a3c:	mov	x29, sp
  402a40:	cbz	x8, 402a98 <__fxstatat@plt+0x15c8>
  402a44:	ldr	x8, [x19, #32]
  402a48:	cbz	x8, 402a98 <__fxstatat@plt+0x15c8>
  402a4c:	ldp	x20, x8, [x19]
  402a50:	b	402a5c <__fxstatat@plt+0x158c>
  402a54:	ldr	x8, [x19, #8]
  402a58:	add	x20, x20, #0x10
  402a5c:	cmp	x20, x8
  402a60:	b.cs	402a98 <__fxstatat@plt+0x15c8>  // b.hs, b.nlast
  402a64:	ldr	x0, [x20]
  402a68:	cbz	x0, 402a58 <__fxstatat@plt+0x1588>
  402a6c:	cbz	x20, 402a58 <__fxstatat@plt+0x1588>
  402a70:	ldr	x8, [x19, #64]
  402a74:	blr	x8
  402a78:	ldr	x21, [x20, #8]
  402a7c:	cbz	x21, 402a54 <__fxstatat@plt+0x1584>
  402a80:	ldr	x0, [x21]
  402a84:	ldr	x8, [x19, #64]
  402a88:	blr	x8
  402a8c:	ldr	x21, [x21, #8]
  402a90:	cbnz	x21, 402a80 <__fxstatat@plt+0x15b0>
  402a94:	b	402a54 <__fxstatat@plt+0x1584>
  402a98:	ldp	x20, x8, [x19]
  402a9c:	b	402aa4 <__fxstatat@plt+0x15d4>
  402aa0:	add	x20, x20, #0x10
  402aa4:	cmp	x20, x8
  402aa8:	b.cs	402acc <__fxstatat@plt+0x15fc>  // b.hs, b.nlast
  402aac:	ldr	x0, [x20, #8]
  402ab0:	cbz	x0, 402aa0 <__fxstatat@plt+0x15d0>
  402ab4:	ldr	x21, [x0, #8]
  402ab8:	bl	401400 <free@plt>
  402abc:	mov	x0, x21
  402ac0:	cbnz	x21, 402ab4 <__fxstatat@plt+0x15e4>
  402ac4:	ldr	x8, [x19, #8]
  402ac8:	b	402aa0 <__fxstatat@plt+0x15d0>
  402acc:	ldr	x0, [x19, #72]
  402ad0:	cbz	x0, 402ae4 <__fxstatat@plt+0x1614>
  402ad4:	ldr	x20, [x0, #8]
  402ad8:	bl	401400 <free@plt>
  402adc:	mov	x0, x20
  402ae0:	cbnz	x20, 402ad4 <__fxstatat@plt+0x1604>
  402ae4:	ldr	x0, [x19]
  402ae8:	bl	401400 <free@plt>
  402aec:	mov	x0, x19
  402af0:	ldp	x20, x19, [sp, #32]
  402af4:	ldr	x21, [sp, #16]
  402af8:	ldp	x29, x30, [sp], #48
  402afc:	b	401400 <free@plt>
  402b00:	sub	sp, sp, #0x90
  402b04:	stp	x29, x30, [sp, #80]
  402b08:	stp	x24, x23, [sp, #96]
  402b0c:	stp	x22, x21, [sp, #112]
  402b10:	stp	x20, x19, [sp, #128]
  402b14:	ldr	x8, [x0, #40]
  402b18:	mov	x19, x0
  402b1c:	add	x29, sp, #0x50
  402b20:	ldrb	w9, [x8, #16]
  402b24:	cbnz	w9, 402b48 <__fxstatat@plt+0x1678>
  402b28:	ldr	s0, [x8, #8]
  402b2c:	ucvtf	s1, x1
  402b30:	mov	w8, #0x5f800000            	// #1602224128
  402b34:	fdiv	s0, s1, s0
  402b38:	fmov	s1, w8
  402b3c:	fcmp	s0, s1
  402b40:	b.ge	402bcc <__fxstatat@plt+0x16fc>  // b.tcont
  402b44:	fcvtzu	x1, s0
  402b48:	cmp	x1, #0xa
  402b4c:	mov	w8, #0xa                   	// #10
  402b50:	csel	x8, x1, x8, hi  // hi = pmore
  402b54:	orr	x20, x8, #0x1
  402b58:	cmn	x20, #0x1
  402b5c:	b.eq	402bcc <__fxstatat@plt+0x16fc>  // b.none
  402b60:	cmp	x20, #0xa
  402b64:	b.cc	402b9c <__fxstatat@plt+0x16cc>  // b.lo, b.ul, b.last
  402b68:	mov	w9, #0xc                   	// #12
  402b6c:	mov	w10, #0x9                   	// #9
  402b70:	mov	w8, #0x3                   	// #3
  402b74:	udiv	x11, x20, x8
  402b78:	msub	x11, x11, x8, x20
  402b7c:	cbz	x11, 402ba0 <__fxstatat@plt+0x16d0>
  402b80:	add	x10, x10, x9
  402b84:	add	x10, x10, #0x4
  402b88:	add	x8, x8, #0x2
  402b8c:	cmp	x10, x20
  402b90:	add	x9, x9, #0x8
  402b94:	b.cc	402b74 <__fxstatat@plt+0x16a4>  // b.lo, b.ul, b.last
  402b98:	b	402ba0 <__fxstatat@plt+0x16d0>
  402b9c:	mov	w8, #0x3                   	// #3
  402ba0:	udiv	x9, x20, x8
  402ba4:	msub	x8, x9, x8, x20
  402ba8:	cbnz	x8, 402bbc <__fxstatat@plt+0x16ec>
  402bac:	add	x20, x20, #0x2
  402bb0:	cmn	x20, #0x1
  402bb4:	b.ne	402b60 <__fxstatat@plt+0x1690>  // b.any
  402bb8:	b	402bcc <__fxstatat@plt+0x16fc>
  402bbc:	sub	x8, x20, #0x1
  402bc0:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  402bc4:	cmp	x8, x9
  402bc8:	b.ls	402be8 <__fxstatat@plt+0x1718>  // b.plast
  402bcc:	mov	w0, wzr
  402bd0:	ldp	x20, x19, [sp, #128]
  402bd4:	ldp	x22, x21, [sp, #112]
  402bd8:	ldp	x24, x23, [sp, #96]
  402bdc:	ldp	x29, x30, [sp, #80]
  402be0:	add	sp, sp, #0x90
  402be4:	ret
  402be8:	ldr	x8, [x19, #16]
  402bec:	cmp	x20, x8
  402bf0:	b.ne	402bfc <__fxstatat@plt+0x172c>  // b.any
  402bf4:	mov	w0, #0x1                   	// #1
  402bf8:	b	402bd0 <__fxstatat@plt+0x1700>
  402bfc:	mov	w1, #0x10                  	// #16
  402c00:	mov	x0, x20
  402c04:	bl	405a30 <__fxstatat@plt+0x4560>
  402c08:	str	x0, [sp]
  402c0c:	cbz	x0, 402bd0 <__fxstatat@plt+0x1700>
  402c10:	add	x8, x0, x20, lsl #4
  402c14:	stp	x8, x20, [sp, #8]
  402c18:	stp	xzr, xzr, [sp, #24]
  402c1c:	ldur	q0, [x19, #40]
  402c20:	mov	x21, x19
  402c24:	mov	x0, sp
  402c28:	mov	x1, x19
  402c2c:	stur	q0, [sp, #40]
  402c30:	ldur	q0, [x19, #56]
  402c34:	mov	w2, wzr
  402c38:	stur	q0, [sp, #56]
  402c3c:	ldr	x8, [x21, #72]!
  402c40:	str	x8, [sp, #72]
  402c44:	bl	402d34 <__fxstatat@plt+0x1864>
  402c48:	tbz	w0, #0, 402c74 <__fxstatat@plt+0x17a4>
  402c4c:	ldr	x0, [x19]
  402c50:	bl	401400 <free@plt>
  402c54:	ldr	q0, [sp]
  402c58:	mov	w0, #0x1                   	// #1
  402c5c:	str	q0, [x19]
  402c60:	ldr	q0, [sp, #16]
  402c64:	str	q0, [x19, #16]
  402c68:	ldr	x8, [sp, #72]
  402c6c:	str	x8, [x19, #72]
  402c70:	b	402bd0 <__fxstatat@plt+0x1700>
  402c74:	ldr	x8, [sp, #72]
  402c78:	str	x8, [x21]
  402c7c:	ldp	x22, x23, [sp]
  402c80:	b	402c8c <__fxstatat@plt+0x17bc>
  402c84:	str	xzr, [x22, #8]
  402c88:	add	x22, x22, #0x10
  402c8c:	cmp	x22, x23
  402c90:	b.cs	402d10 <__fxstatat@plt+0x1840>  // b.hs, b.nlast
  402c94:	ldr	x8, [x22]
  402c98:	cbz	x8, 402c88 <__fxstatat@plt+0x17b8>
  402c9c:	ldr	x24, [x22, #8]
  402ca0:	cbz	x24, 402c84 <__fxstatat@plt+0x17b4>
  402ca4:	ldr	x1, [x19, #16]
  402ca8:	b	402cd8 <__fxstatat@plt+0x1808>
  402cac:	str	x20, [x9]
  402cb0:	ldr	x9, [x19, #24]
  402cb4:	add	x9, x9, #0x1
  402cb8:	str	x9, [x19, #24]
  402cbc:	mov	x9, x21
  402cc0:	str	xzr, [x24]
  402cc4:	ldr	x10, [x9]
  402cc8:	str	x10, [x24, #8]
  402ccc:	str	x24, [x9]
  402cd0:	mov	x24, x8
  402cd4:	cbz	x8, 402c84 <__fxstatat@plt+0x17b4>
  402cd8:	ldr	x20, [x24]
  402cdc:	ldr	x8, [x19, #48]
  402ce0:	mov	x0, x20
  402ce4:	blr	x8
  402ce8:	ldr	x1, [x19, #16]
  402cec:	cmp	x0, x1
  402cf0:	b.cs	402d30 <__fxstatat@plt+0x1860>  // b.hs, b.nlast
  402cf4:	ldr	x8, [x19]
  402cf8:	add	x9, x8, x0, lsl #4
  402cfc:	ldr	x10, [x9]
  402d00:	ldr	x8, [x24, #8]
  402d04:	cbz	x10, 402cac <__fxstatat@plt+0x17dc>
  402d08:	add	x9, x9, #0x8
  402d0c:	b	402cc4 <__fxstatat@plt+0x17f4>
  402d10:	mov	x1, sp
  402d14:	mov	x0, x19
  402d18:	mov	w2, wzr
  402d1c:	bl	402d34 <__fxstatat@plt+0x1864>
  402d20:	tbz	w0, #0, 402d30 <__fxstatat@plt+0x1860>
  402d24:	ldr	x0, [sp]
  402d28:	bl	401400 <free@plt>
  402d2c:	b	402bcc <__fxstatat@plt+0x16fc>
  402d30:	bl	401370 <abort@plt>
  402d34:	stp	x29, x30, [sp, #-80]!
  402d38:	stp	x26, x25, [sp, #16]
  402d3c:	stp	x24, x23, [sp, #32]
  402d40:	stp	x22, x21, [sp, #48]
  402d44:	stp	x20, x19, [sp, #64]
  402d48:	ldp	x24, x8, [x1]
  402d4c:	mov	x29, sp
  402d50:	cmp	x24, x8
  402d54:	b.cs	402e8c <__fxstatat@plt+0x19bc>  // b.hs, b.nlast
  402d58:	mov	w19, w2
  402d5c:	mov	x20, x1
  402d60:	mov	x21, x0
  402d64:	add	x25, x0, #0x48
  402d68:	b	402d9c <__fxstatat@plt+0x18cc>
  402d6c:	str	x22, [x8]
  402d70:	ldr	x8, [x21, #24]
  402d74:	add	x8, x8, #0x1
  402d78:	str	x8, [x21, #24]
  402d7c:	str	xzr, [x24]
  402d80:	ldr	x8, [x20, #24]
  402d84:	sub	x8, x8, #0x1
  402d88:	str	x8, [x20, #24]
  402d8c:	ldr	x8, [x20, #8]
  402d90:	add	x24, x24, #0x10
  402d94:	cmp	x24, x8
  402d98:	b.cs	402e8c <__fxstatat@plt+0x19bc>  // b.hs, b.nlast
  402d9c:	ldr	x22, [x24]
  402da0:	cbz	x22, 402d8c <__fxstatat@plt+0x18bc>
  402da4:	ldr	x23, [x24, #8]
  402da8:	cbz	x23, 402e1c <__fxstatat@plt+0x194c>
  402dac:	ldr	x1, [x21, #16]
  402db0:	b	402de0 <__fxstatat@plt+0x1910>
  402db4:	str	x22, [x9]
  402db8:	ldr	x9, [x21, #24]
  402dbc:	add	x9, x9, #0x1
  402dc0:	str	x9, [x21, #24]
  402dc4:	mov	x9, x25
  402dc8:	str	xzr, [x23]
  402dcc:	ldr	x10, [x9]
  402dd0:	str	x10, [x23, #8]
  402dd4:	str	x23, [x9]
  402dd8:	mov	x23, x8
  402ddc:	cbz	x8, 402e18 <__fxstatat@plt+0x1948>
  402de0:	ldr	x22, [x23]
  402de4:	ldr	x8, [x21, #48]
  402de8:	mov	x0, x22
  402dec:	blr	x8
  402df0:	ldr	x1, [x21, #16]
  402df4:	cmp	x0, x1
  402df8:	b.cs	402ea8 <__fxstatat@plt+0x19d8>  // b.hs, b.nlast
  402dfc:	ldr	x8, [x21]
  402e00:	add	x9, x8, x0, lsl #4
  402e04:	ldr	x10, [x9]
  402e08:	ldr	x8, [x23, #8]
  402e0c:	cbz	x10, 402db4 <__fxstatat@plt+0x18e4>
  402e10:	add	x9, x9, #0x8
  402e14:	b	402dcc <__fxstatat@plt+0x18fc>
  402e18:	ldr	x22, [x24]
  402e1c:	str	xzr, [x24, #8]
  402e20:	tbnz	w19, #0, 402d8c <__fxstatat@plt+0x18bc>
  402e24:	ldr	x8, [x21, #48]
  402e28:	ldr	x1, [x21, #16]
  402e2c:	mov	x0, x22
  402e30:	blr	x8
  402e34:	ldr	x8, [x21, #16]
  402e38:	cmp	x0, x8
  402e3c:	b.cs	402ea8 <__fxstatat@plt+0x19d8>  // b.hs, b.nlast
  402e40:	ldr	x26, [x21]
  402e44:	mov	x23, x0
  402e48:	add	x8, x26, x0, lsl #4
  402e4c:	ldr	x9, [x8]
  402e50:	cbz	x9, 402d6c <__fxstatat@plt+0x189c>
  402e54:	ldr	x0, [x25]
  402e58:	cbz	x0, 402e68 <__fxstatat@plt+0x1998>
  402e5c:	ldr	x8, [x0, #8]
  402e60:	str	x8, [x25]
  402e64:	b	402e74 <__fxstatat@plt+0x19a4>
  402e68:	mov	w0, #0x10                  	// #16
  402e6c:	bl	4012c0 <malloc@plt>
  402e70:	cbz	x0, 402e90 <__fxstatat@plt+0x19c0>
  402e74:	str	x22, [x0]
  402e78:	add	x8, x26, x23, lsl #4
  402e7c:	ldr	x9, [x8, #8]
  402e80:	str	x9, [x0, #8]
  402e84:	str	x0, [x8, #8]
  402e88:	b	402d7c <__fxstatat@plt+0x18ac>
  402e8c:	mov	w0, #0x1                   	// #1
  402e90:	ldp	x20, x19, [sp, #64]
  402e94:	ldp	x22, x21, [sp, #48]
  402e98:	ldp	x24, x23, [sp, #32]
  402e9c:	ldp	x26, x25, [sp, #16]
  402ea0:	ldp	x29, x30, [sp], #80
  402ea4:	ret
  402ea8:	bl	401370 <abort@plt>
  402eac:	stp	x29, x30, [sp, #-80]!
  402eb0:	str	x25, [sp, #16]
  402eb4:	stp	x24, x23, [sp, #32]
  402eb8:	stp	x22, x21, [sp, #48]
  402ebc:	stp	x20, x19, [sp, #64]
  402ec0:	mov	x29, sp
  402ec4:	cbz	x1, 403190 <__fxstatat@plt+0x1cc0>
  402ec8:	mov	x20, x1
  402ecc:	ldr	x8, [x0, #48]
  402ed0:	ldr	x1, [x0, #16]
  402ed4:	mov	x19, x0
  402ed8:	mov	x0, x20
  402edc:	mov	x21, x2
  402ee0:	blr	x8
  402ee4:	ldr	x8, [x19, #16]
  402ee8:	cmp	x0, x8
  402eec:	b.cs	403190 <__fxstatat@plt+0x1cc0>  // b.hs, b.nlast
  402ef0:	ldr	x25, [x19]
  402ef4:	mov	x22, x0
  402ef8:	add	x23, x25, x0, lsl #4
  402efc:	ldr	x1, [x23]
  402f00:	cbz	x1, 402f28 <__fxstatat@plt+0x1a58>
  402f04:	cmp	x1, x20
  402f08:	b.eq	40309c <__fxstatat@plt+0x1bcc>  // b.none
  402f0c:	ldr	x8, [x19, #56]
  402f10:	mov	x0, x20
  402f14:	blr	x8
  402f18:	mov	x24, x23
  402f1c:	tbz	w0, #0, 4030b0 <__fxstatat@plt+0x1be0>
  402f20:	ldr	x8, [x24]
  402f24:	cbnz	x8, 4030a0 <__fxstatat@plt+0x1bd0>
  402f28:	ldr	x8, [x19, #40]
  402f2c:	ldp	x10, x9, [x19, #16]
  402f30:	ldr	s1, [x8, #8]
  402f34:	ucvtf	s0, x10
  402f38:	ucvtf	s2, x9
  402f3c:	fmul	s3, s1, s0
  402f40:	fcmp	s3, s2
  402f44:	b.pl	403080 <__fxstatat@plt+0x1bb0>  // b.nfrst
  402f48:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  402f4c:	add	x9, x9, #0x92c
  402f50:	cmp	x8, x9
  402f54:	b.eq	402fe4 <__fxstatat@plt+0x1b14>  // b.none
  402f58:	mov	w10, #0xcccd                	// #52429
  402f5c:	movk	w10, #0x3dcc, lsl #16
  402f60:	fmov	s3, w10
  402f64:	fcmp	s1, s3
  402f68:	b.le	402fd4 <__fxstatat@plt+0x1b04>
  402f6c:	mov	w10, #0x6666                	// #26214
  402f70:	movk	w10, #0x3f66, lsl #16
  402f74:	fmov	s3, w10
  402f78:	fcmp	s1, s3
  402f7c:	b.pl	402fd4 <__fxstatat@plt+0x1b04>  // b.nfrst
  402f80:	ldr	s3, [x8, #12]
  402f84:	mov	w10, #0xcccd                	// #52429
  402f88:	movk	w10, #0x3f8c, lsl #16
  402f8c:	fmov	s4, w10
  402f90:	fcmp	s3, s4
  402f94:	b.le	402fd4 <__fxstatat@plt+0x1b04>
  402f98:	ldr	s3, [x8]
  402f9c:	fcmp	s3, #0.0
  402fa0:	b.lt	402fd4 <__fxstatat@plt+0x1b04>  // b.tstop
  402fa4:	mov	w10, #0xcccd                	// #52429
  402fa8:	movk	w10, #0x3dcc, lsl #16
  402fac:	fmov	s4, w10
  402fb0:	fadd	s3, s3, s4
  402fb4:	fcmp	s3, s1
  402fb8:	b.pl	402fd4 <__fxstatat@plt+0x1b04>  // b.nfrst
  402fbc:	ldr	s4, [x8, #4]
  402fc0:	fmov	s5, #1.000000000000000000e+00
  402fc4:	fcmp	s4, s5
  402fc8:	b.hi	402fd4 <__fxstatat@plt+0x1b04>  // b.pmore
  402fcc:	fcmp	s3, s4
  402fd0:	b.mi	402fe8 <__fxstatat@plt+0x1b18>  // b.first
  402fd4:	mov	w8, #0xcccd                	// #52429
  402fd8:	movk	w8, #0x3f4c, lsl #16
  402fdc:	fmov	s1, w8
  402fe0:	str	x9, [x19, #40]
  402fe4:	mov	x8, x9
  402fe8:	fmul	s3, s1, s0
  402fec:	fcmp	s3, s2
  402ff0:	b.pl	403080 <__fxstatat@plt+0x1bb0>  // b.nfrst
  402ff4:	ldr	s2, [x8, #12]
  402ff8:	ldrb	w8, [x8, #16]
  402ffc:	fmul	s0, s2, s0
  403000:	cmp	w8, #0x0
  403004:	fmul	s1, s1, s0
  403008:	mov	w8, #0x5f800000            	// #1602224128
  40300c:	fcsel	s0, s1, s0, eq  // eq = none
  403010:	fmov	s1, w8
  403014:	fcmp	s0, s1
  403018:	b.ge	40312c <__fxstatat@plt+0x1c5c>  // b.tcont
  40301c:	fcvtzu	x1, s0
  403020:	mov	x0, x19
  403024:	bl	402b00 <__fxstatat@plt+0x1630>
  403028:	tbz	w0, #0, 40312c <__fxstatat@plt+0x1c5c>
  40302c:	ldr	x8, [x19, #48]
  403030:	ldr	x1, [x19, #16]
  403034:	mov	x0, x20
  403038:	blr	x8
  40303c:	ldr	x8, [x19, #16]
  403040:	cmp	x0, x8
  403044:	b.cs	403190 <__fxstatat@plt+0x1cc0>  // b.hs, b.nlast
  403048:	ldr	x22, [x19]
  40304c:	mov	x21, x0
  403050:	add	x23, x22, x0, lsl #4
  403054:	ldr	x1, [x23]
  403058:	cbz	x1, 403080 <__fxstatat@plt+0x1bb0>
  40305c:	cmp	x1, x20
  403060:	mov	x8, x20
  403064:	b.eq	40307c <__fxstatat@plt+0x1bac>  // b.none
  403068:	ldr	x8, [x19, #56]
  40306c:	mov	x0, x20
  403070:	blr	x8
  403074:	tbz	w0, #0, 403154 <__fxstatat@plt+0x1c84>
  403078:	ldr	x8, [x23]
  40307c:	cbnz	x8, 403190 <__fxstatat@plt+0x1cc0>
  403080:	ldr	x8, [x23]
  403084:	cbz	x8, 4030e0 <__fxstatat@plt+0x1c10>
  403088:	ldr	x0, [x19, #72]
  40308c:	cbz	x0, 4030fc <__fxstatat@plt+0x1c2c>
  403090:	ldr	x8, [x0, #8]
  403094:	str	x8, [x19, #72]
  403098:	b	403108 <__fxstatat@plt+0x1c38>
  40309c:	mov	x8, x20
  4030a0:	mov	w0, wzr
  4030a4:	cbz	x21, 403130 <__fxstatat@plt+0x1c60>
  4030a8:	str	x8, [x21]
  4030ac:	b	403130 <__fxstatat@plt+0x1c60>
  4030b0:	add	x24, x25, x22, lsl #4
  4030b4:	ldr	x8, [x24, #8]!
  4030b8:	cbz	x8, 402f28 <__fxstatat@plt+0x1a58>
  4030bc:	ldr	x1, [x8]
  4030c0:	cmp	x1, x20
  4030c4:	b.eq	403148 <__fxstatat@plt+0x1c78>  // b.none
  4030c8:	ldr	x8, [x19, #56]
  4030cc:	mov	x0, x20
  4030d0:	blr	x8
  4030d4:	ldr	x24, [x24]
  4030d8:	tbz	w0, #0, 4030b4 <__fxstatat@plt+0x1be4>
  4030dc:	b	402f20 <__fxstatat@plt+0x1a50>
  4030e0:	str	x20, [x23]
  4030e4:	ldur	q0, [x19, #24]
  4030e8:	mov	w0, #0x1                   	// #1
  4030ec:	dup	v1.2d, x0
  4030f0:	add	v0.2d, v0.2d, v1.2d
  4030f4:	stur	q0, [x19, #24]
  4030f8:	b	403130 <__fxstatat@plt+0x1c60>
  4030fc:	mov	w0, #0x10                  	// #16
  403100:	bl	4012c0 <malloc@plt>
  403104:	cbz	x0, 40312c <__fxstatat@plt+0x1c5c>
  403108:	str	x20, [x0]
  40310c:	ldr	x8, [x23, #8]
  403110:	str	x8, [x0, #8]
  403114:	str	x0, [x23, #8]
  403118:	ldr	x8, [x19, #32]
  40311c:	mov	w0, #0x1                   	// #1
  403120:	add	x8, x8, #0x1
  403124:	str	x8, [x19, #32]
  403128:	b	403130 <__fxstatat@plt+0x1c60>
  40312c:	mov	w0, #0xffffffff            	// #-1
  403130:	ldp	x20, x19, [sp, #64]
  403134:	ldp	x22, x21, [sp, #48]
  403138:	ldp	x24, x23, [sp, #32]
  40313c:	ldr	x25, [sp, #16]
  403140:	ldp	x29, x30, [sp], #80
  403144:	ret
  403148:	mov	x8, x20
  40314c:	cbnz	x8, 4030a0 <__fxstatat@plt+0x1bd0>
  403150:	b	402f28 <__fxstatat@plt+0x1a58>
  403154:	add	x21, x22, x21, lsl #4
  403158:	ldr	x8, [x21, #8]!
  40315c:	cbz	x8, 403080 <__fxstatat@plt+0x1bb0>
  403160:	ldr	x1, [x8]
  403164:	cmp	x1, x20
  403168:	b.eq	403188 <__fxstatat@plt+0x1cb8>  // b.none
  40316c:	ldr	x8, [x19, #56]
  403170:	mov	x0, x20
  403174:	blr	x8
  403178:	ldr	x21, [x21]
  40317c:	tbz	w0, #0, 403158 <__fxstatat@plt+0x1c88>
  403180:	ldr	x8, [x21]
  403184:	b	40307c <__fxstatat@plt+0x1bac>
  403188:	mov	x8, x20
  40318c:	b	40307c <__fxstatat@plt+0x1bac>
  403190:	bl	401370 <abort@plt>
  403194:	stp	x29, x30, [sp, #-32]!
  403198:	mov	x29, sp
  40319c:	add	x2, x29, #0x18
  4031a0:	str	x19, [sp, #16]
  4031a4:	mov	x19, x1
  4031a8:	bl	402eac <__fxstatat@plt+0x19dc>
  4031ac:	ldr	x8, [x29, #24]
  4031b0:	cmp	w0, #0x0
  4031b4:	csel	x8, x8, x19, eq  // eq = none
  4031b8:	ldr	x19, [sp, #16]
  4031bc:	cmn	w0, #0x1
  4031c0:	csel	x0, xzr, x8, eq  // eq = none
  4031c4:	ldp	x29, x30, [sp], #32
  4031c8:	ret
  4031cc:	stp	x29, x30, [sp, #-64]!
  4031d0:	stp	x22, x21, [sp, #32]
  4031d4:	stp	x20, x19, [sp, #48]
  4031d8:	ldr	x8, [x0, #16]
  4031dc:	ldr	x9, [x0, #48]
  4031e0:	mov	x20, x0
  4031e4:	mov	x19, x1
  4031e8:	mov	x0, x1
  4031ec:	mov	x1, x8
  4031f0:	str	x23, [sp, #16]
  4031f4:	mov	x29, sp
  4031f8:	blr	x9
  4031fc:	ldr	x8, [x20, #16]
  403200:	cmp	x0, x8
  403204:	b.cs	403400 <__fxstatat@plt+0x1f30>  // b.hs, b.nlast
  403208:	ldr	x23, [x20]
  40320c:	mov	x21, x0
  403210:	add	x22, x23, x0, lsl #4
  403214:	ldr	x1, [x22]
  403218:	cbz	x1, 403288 <__fxstatat@plt+0x1db8>
  40321c:	cmp	x1, x19
  403220:	b.eq	403238 <__fxstatat@plt+0x1d68>  // b.none
  403224:	ldr	x8, [x20, #56]
  403228:	mov	x0, x19
  40322c:	blr	x8
  403230:	tbz	w0, #0, 403250 <__fxstatat@plt+0x1d80>
  403234:	ldr	x19, [x22]
  403238:	add	x8, x23, x21, lsl #4
  40323c:	ldr	x8, [x8, #8]
  403240:	cbz	x8, 403290 <__fxstatat@plt+0x1dc0>
  403244:	ldr	q0, [x8]
  403248:	str	q0, [x22]
  40324c:	b	4032b0 <__fxstatat@plt+0x1de0>
  403250:	add	x21, x23, x21, lsl #4
  403254:	ldr	x9, [x21, #8]!
  403258:	cbz	x9, 403288 <__fxstatat@plt+0x1db8>
  40325c:	ldr	x1, [x9]
  403260:	cmp	x1, x19
  403264:	b.eq	40329c <__fxstatat@plt+0x1dcc>  // b.none
  403268:	ldr	x8, [x20, #56]
  40326c:	mov	x0, x19
  403270:	blr	x8
  403274:	ldr	x8, [x21]
  403278:	tbnz	w0, #0, 4032a4 <__fxstatat@plt+0x1dd4>
  40327c:	ldr	x9, [x8, #8]!
  403280:	mov	x21, x8
  403284:	cbnz	x9, 40325c <__fxstatat@plt+0x1d8c>
  403288:	mov	x19, xzr
  40328c:	b	4033e8 <__fxstatat@plt+0x1f18>
  403290:	str	xzr, [x22]
  403294:	cbnz	x19, 4032c4 <__fxstatat@plt+0x1df4>
  403298:	b	4033e8 <__fxstatat@plt+0x1f18>
  40329c:	mov	x8, x9
  4032a0:	b	4032a8 <__fxstatat@plt+0x1dd8>
  4032a4:	ldr	x19, [x8]
  4032a8:	ldr	x9, [x8, #8]
  4032ac:	str	x9, [x21]
  4032b0:	str	xzr, [x8]
  4032b4:	ldr	x9, [x20, #72]
  4032b8:	str	x9, [x8, #8]
  4032bc:	str	x8, [x20, #72]
  4032c0:	cbz	x19, 4033e8 <__fxstatat@plt+0x1f18>
  4032c4:	ldr	x8, [x20, #32]
  4032c8:	sub	x8, x8, #0x1
  4032cc:	str	x8, [x20, #32]
  4032d0:	ldr	x8, [x22]
  4032d4:	cbnz	x8, 4033e8 <__fxstatat@plt+0x1f18>
  4032d8:	ldp	x10, x9, [x20, #16]
  4032dc:	ldr	x8, [x20, #40]
  4032e0:	sub	x9, x9, #0x1
  4032e4:	str	x9, [x20, #24]
  4032e8:	ldr	s2, [x8]
  4032ec:	ucvtf	s0, x10
  4032f0:	ucvtf	s1, x9
  4032f4:	fmul	s3, s2, s0
  4032f8:	fcmp	s3, s1
  4032fc:	b.le	4033e8 <__fxstatat@plt+0x1f18>
  403300:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  403304:	add	x9, x9, #0x92c
  403308:	cmp	x8, x9
  40330c:	b.eq	403394 <__fxstatat@plt+0x1ec4>  // b.none
  403310:	ldr	s3, [x8, #8]
  403314:	mov	w10, #0xcccd                	// #52429
  403318:	movk	w10, #0x3dcc, lsl #16
  40331c:	fmov	s4, w10
  403320:	fcmp	s3, s4
  403324:	b.le	40338c <__fxstatat@plt+0x1ebc>
  403328:	mov	w10, #0x6666                	// #26214
  40332c:	movk	w10, #0x3f66, lsl #16
  403330:	fmov	s4, w10
  403334:	fcmp	s3, s4
  403338:	b.pl	40338c <__fxstatat@plt+0x1ebc>  // b.nfrst
  40333c:	fcmp	s2, #0.0
  403340:	b.lt	40338c <__fxstatat@plt+0x1ebc>  // b.tstop
  403344:	ldr	s4, [x8, #12]
  403348:	mov	w10, #0xcccd                	// #52429
  40334c:	movk	w10, #0x3f8c, lsl #16
  403350:	fmov	s5, w10
  403354:	fcmp	s4, s5
  403358:	b.le	40338c <__fxstatat@plt+0x1ebc>
  40335c:	mov	w10, #0xcccd                	// #52429
  403360:	movk	w10, #0x3dcc, lsl #16
  403364:	fmov	s4, w10
  403368:	fadd	s4, s2, s4
  40336c:	fcmp	s4, s3
  403370:	b.pl	40338c <__fxstatat@plt+0x1ebc>  // b.nfrst
  403374:	ldr	s3, [x8, #4]
  403378:	fmov	s5, #1.000000000000000000e+00
  40337c:	fcmp	s3, s5
  403380:	b.hi	40338c <__fxstatat@plt+0x1ebc>  // b.pmore
  403384:	fcmp	s4, s3
  403388:	b.mi	403398 <__fxstatat@plt+0x1ec8>  // b.first
  40338c:	fmov	s2, wzr
  403390:	str	x9, [x20, #40]
  403394:	mov	x8, x9
  403398:	fmul	s2, s2, s0
  40339c:	fcmp	s2, s1
  4033a0:	b.le	4033e8 <__fxstatat@plt+0x1f18>
  4033a4:	ldr	s1, [x8, #4]
  4033a8:	ldrb	w9, [x8, #16]
  4033ac:	fmul	s0, s1, s0
  4033b0:	cbnz	w9, 4033bc <__fxstatat@plt+0x1eec>
  4033b4:	ldr	s1, [x8, #8]
  4033b8:	fmul	s0, s0, s1
  4033bc:	fcvtzu	x1, s0
  4033c0:	mov	x0, x20
  4033c4:	bl	402b00 <__fxstatat@plt+0x1630>
  4033c8:	tbnz	w0, #0, 4033e8 <__fxstatat@plt+0x1f18>
  4033cc:	ldr	x0, [x20, #72]
  4033d0:	cbz	x0, 4033e4 <__fxstatat@plt+0x1f14>
  4033d4:	ldr	x21, [x0, #8]
  4033d8:	bl	401400 <free@plt>
  4033dc:	mov	x0, x21
  4033e0:	cbnz	x21, 4033d4 <__fxstatat@plt+0x1f04>
  4033e4:	str	xzr, [x20, #72]
  4033e8:	mov	x0, x19
  4033ec:	ldp	x20, x19, [sp, #48]
  4033f0:	ldp	x22, x21, [sp, #32]
  4033f4:	ldr	x23, [sp, #16]
  4033f8:	ldp	x29, x30, [sp], #64
  4033fc:	ret
  403400:	bl	401370 <abort@plt>
  403404:	stp	x29, x30, [sp, #-32]!
  403408:	stp	x20, x19, [sp, #16]
  40340c:	mov	x19, x0
  403410:	ldr	x0, [x0]
  403414:	mov	x29, sp
  403418:	mov	x20, x1
  40341c:	bl	405d54 <__fxstatat@plt+0x4884>
  403420:	ldr	x8, [x19, #8]
  403424:	eor	x8, x8, x0
  403428:	udiv	x9, x8, x20
  40342c:	msub	x0, x9, x20, x8
  403430:	ldp	x20, x19, [sp, #16]
  403434:	ldp	x29, x30, [sp], #32
  403438:	ret
  40343c:	ldr	x8, [x0, #8]
  403440:	udiv	x9, x8, x1
  403444:	msub	x0, x9, x1, x8
  403448:	ret
  40344c:	ldr	x8, [x0, #8]
  403450:	ldr	x9, [x1, #8]
  403454:	cmp	x8, x9
  403458:	b.ne	403478 <__fxstatat@plt+0x1fa8>  // b.any
  40345c:	ldr	x8, [x0, #16]
  403460:	ldr	x9, [x1, #16]
  403464:	cmp	x8, x9
  403468:	b.ne	403478 <__fxstatat@plt+0x1fa8>  // b.any
  40346c:	ldr	x0, [x0]
  403470:	ldr	x1, [x1]
  403474:	b	404e14 <__fxstatat@plt+0x3944>
  403478:	mov	w0, wzr
  40347c:	ret
  403480:	stp	x29, x30, [sp, #-16]!
  403484:	ldr	x8, [x0, #8]
  403488:	ldr	x9, [x1, #8]
  40348c:	mov	x29, sp
  403490:	cmp	x8, x9
  403494:	b.ne	4034c4 <__fxstatat@plt+0x1ff4>  // b.any
  403498:	ldr	x8, [x0, #16]
  40349c:	ldr	x9, [x1, #16]
  4034a0:	cmp	x8, x9
  4034a4:	b.ne	4034c4 <__fxstatat@plt+0x1ff4>  // b.any
  4034a8:	ldr	x0, [x0]
  4034ac:	ldr	x1, [x1]
  4034b0:	bl	4013d0 <strcmp@plt>
  4034b4:	cmp	w0, #0x0
  4034b8:	cset	w0, eq  // eq = none
  4034bc:	ldp	x29, x30, [sp], #16
  4034c0:	ret
  4034c4:	mov	w0, wzr
  4034c8:	ldp	x29, x30, [sp], #16
  4034cc:	ret
  4034d0:	stp	x29, x30, [sp, #-32]!
  4034d4:	str	x19, [sp, #16]
  4034d8:	mov	x19, x0
  4034dc:	ldr	x0, [x0]
  4034e0:	mov	x29, sp
  4034e4:	bl	401400 <free@plt>
  4034e8:	mov	x0, x19
  4034ec:	ldr	x19, [sp, #16]
  4034f0:	ldp	x29, x30, [sp], #32
  4034f4:	b	401400 <free@plt>
  4034f8:	stp	x29, x30, [sp, #-32]!
  4034fc:	stp	x20, x19, [sp, #16]
  403500:	mov	x29, sp
  403504:	cbz	x0, 403584 <__fxstatat@plt+0x20b4>
  403508:	mov	w1, #0x2f                  	// #47
  40350c:	mov	x19, x0
  403510:	bl	401350 <strrchr@plt>
  403514:	cmp	x0, #0x0
  403518:	csinc	x20, x19, x0, eq  // eq = none
  40351c:	sub	x8, x20, x19
  403520:	cmp	x8, #0x7
  403524:	b.lt	403568 <__fxstatat@plt+0x2098>  // b.tstop
  403528:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40352c:	sub	x0, x20, #0x7
  403530:	add	x1, x1, #0x978
  403534:	mov	w2, #0x7                   	// #7
  403538:	bl	4012d0 <strncmp@plt>
  40353c:	cbnz	w0, 403568 <__fxstatat@plt+0x2098>
  403540:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  403544:	add	x1, x1, #0x980
  403548:	mov	w2, #0x3                   	// #3
  40354c:	mov	x0, x20
  403550:	bl	4012d0 <strncmp@plt>
  403554:	mov	x19, x20
  403558:	cbnz	w0, 403568 <__fxstatat@plt+0x2098>
  40355c:	add	x19, x20, #0x3
  403560:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  403564:	str	x19, [x8, #544]
  403568:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  40356c:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  403570:	str	x19, [x8, #576]
  403574:	str	x19, [x9, #512]
  403578:	ldp	x20, x19, [sp, #16]
  40357c:	ldp	x29, x30, [sp], #32
  403580:	ret
  403584:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  403588:	ldr	x3, [x8, #520]
  40358c:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  403590:	add	x0, x0, #0x940
  403594:	mov	w1, #0x37                  	// #55
  403598:	mov	w2, #0x1                   	// #1
  40359c:	bl	401430 <fwrite@plt>
  4035a0:	bl	401370 <abort@plt>
  4035a4:	stp	x29, x30, [sp, #-48]!
  4035a8:	str	x21, [sp, #16]
  4035ac:	stp	x20, x19, [sp, #32]
  4035b0:	mov	x29, sp
  4035b4:	mov	x19, x0
  4035b8:	bl	4014a0 <__errno_location@plt>
  4035bc:	ldr	w21, [x0]
  4035c0:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4035c4:	add	x8, x8, #0x248
  4035c8:	cmp	x19, #0x0
  4035cc:	mov	x20, x0
  4035d0:	csel	x0, x8, x19, eq  // eq = none
  4035d4:	mov	w1, #0x38                  	// #56
  4035d8:	bl	4058fc <__fxstatat@plt+0x442c>
  4035dc:	str	w21, [x20]
  4035e0:	ldp	x20, x19, [sp, #32]
  4035e4:	ldr	x21, [sp, #16]
  4035e8:	ldp	x29, x30, [sp], #48
  4035ec:	ret
  4035f0:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4035f4:	add	x8, x8, #0x248
  4035f8:	cmp	x0, #0x0
  4035fc:	csel	x8, x8, x0, eq  // eq = none
  403600:	ldr	w0, [x8]
  403604:	ret
  403608:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  40360c:	add	x8, x8, #0x248
  403610:	cmp	x0, #0x0
  403614:	csel	x8, x8, x0, eq  // eq = none
  403618:	str	w1, [x8]
  40361c:	ret
  403620:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  403624:	add	x8, x8, #0x248
  403628:	cmp	x0, #0x0
  40362c:	ubfx	w9, w1, #5, #3
  403630:	csel	x8, x8, x0, eq  // eq = none
  403634:	add	x8, x8, w9, uxtw #2
  403638:	ldr	w9, [x8, #8]
  40363c:	lsr	w10, w9, w1
  403640:	and	w0, w10, #0x1
  403644:	and	w10, w2, #0x1
  403648:	eor	w10, w0, w10
  40364c:	lsl	w10, w10, w1
  403650:	eor	w9, w10, w9
  403654:	str	w9, [x8, #8]
  403658:	ret
  40365c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  403660:	add	x8, x8, #0x248
  403664:	cmp	x0, #0x0
  403668:	csel	x8, x8, x0, eq  // eq = none
  40366c:	ldr	w0, [x8, #4]
  403670:	str	w1, [x8, #4]
  403674:	ret
  403678:	stp	x29, x30, [sp, #-16]!
  40367c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  403680:	add	x8, x8, #0x248
  403684:	cmp	x0, #0x0
  403688:	csel	x8, x8, x0, eq  // eq = none
  40368c:	mov	w9, #0xa                   	// #10
  403690:	mov	x29, sp
  403694:	str	w9, [x8]
  403698:	cbz	x1, 4036ac <__fxstatat@plt+0x21dc>
  40369c:	cbz	x2, 4036ac <__fxstatat@plt+0x21dc>
  4036a0:	stp	x1, x2, [x8, #40]
  4036a4:	ldp	x29, x30, [sp], #16
  4036a8:	ret
  4036ac:	bl	401370 <abort@plt>
  4036b0:	sub	sp, sp, #0x60
  4036b4:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4036b8:	add	x8, x8, #0x248
  4036bc:	cmp	x4, #0x0
  4036c0:	stp	x29, x30, [sp, #16]
  4036c4:	str	x25, [sp, #32]
  4036c8:	stp	x24, x23, [sp, #48]
  4036cc:	stp	x22, x21, [sp, #64]
  4036d0:	stp	x20, x19, [sp, #80]
  4036d4:	add	x29, sp, #0x10
  4036d8:	mov	x19, x3
  4036dc:	mov	x20, x2
  4036e0:	mov	x21, x1
  4036e4:	mov	x22, x0
  4036e8:	csel	x24, x8, x4, eq  // eq = none
  4036ec:	bl	4014a0 <__errno_location@plt>
  4036f0:	ldp	w4, w5, [x24]
  4036f4:	ldp	x7, x8, [x24, #40]
  4036f8:	ldr	w25, [x0]
  4036fc:	mov	x23, x0
  403700:	add	x6, x24, #0x8
  403704:	mov	x0, x22
  403708:	mov	x1, x21
  40370c:	mov	x2, x20
  403710:	mov	x3, x19
  403714:	str	x8, [sp]
  403718:	bl	40373c <__fxstatat@plt+0x226c>
  40371c:	str	w25, [x23]
  403720:	ldp	x20, x19, [sp, #80]
  403724:	ldp	x22, x21, [sp, #64]
  403728:	ldp	x24, x23, [sp, #48]
  40372c:	ldr	x25, [sp, #32]
  403730:	ldp	x29, x30, [sp, #16]
  403734:	add	sp, sp, #0x60
  403738:	ret
  40373c:	sub	sp, sp, #0x120
  403740:	stp	x29, x30, [sp, #192]
  403744:	add	x29, sp, #0xc0
  403748:	ldr	x8, [x29, #96]
  40374c:	stp	x28, x27, [sp, #208]
  403750:	stp	x26, x25, [sp, #224]
  403754:	stp	x24, x23, [sp, #240]
  403758:	stp	x22, x21, [sp, #256]
  40375c:	stp	x20, x19, [sp, #272]
  403760:	str	x7, [sp, #88]
  403764:	stur	x6, [x29, #-40]
  403768:	mov	w19, w5
  40376c:	mov	w22, w4
  403770:	mov	x28, x3
  403774:	mov	x20, x2
  403778:	mov	x24, x1
  40377c:	stur	x8, [x29, #-88]
  403780:	mov	x21, x0
  403784:	bl	401410 <__ctype_get_mb_cur_max@plt>
  403788:	mov	w4, w22
  40378c:	mov	w8, wzr
  403790:	mov	w14, wzr
  403794:	str	w19, [sp, #80]
  403798:	ubfx	w19, w19, #1, #1
  40379c:	add	x9, x20, #0x1
  4037a0:	mov	w25, #0x1                   	// #1
  4037a4:	str	x0, [sp, #48]
  4037a8:	str	xzr, [sp, #64]
  4037ac:	stur	xzr, [x29, #-64]
  4037b0:	stur	xzr, [x29, #-32]
  4037b4:	str	wzr, [sp, #72]
  4037b8:	stur	x20, [x29, #-80]
  4037bc:	str	x9, [sp, #96]
  4037c0:	cmp	w4, #0xa
  4037c4:	b.hi	404390 <__fxstatat@plt+0x2ec0>  // b.pmore
  4037c8:	adrp	x12, 406000 <__fxstatat@plt+0x4b30>
  4037cc:	mov	w9, w4
  4037d0:	add	x12, x12, #0x988
  4037d4:	mov	x22, x24
  4037d8:	adr	x10, 4037f8 <__fxstatat@plt+0x2328>
  4037dc:	ldrb	w11, [x12, x9]
  4037e0:	add	x10, x10, x11, lsl #2
  4037e4:	ldur	x24, [x29, #-80]
  4037e8:	mov	x20, xzr
  4037ec:	mov	w16, wzr
  4037f0:	mov	w9, #0x1                   	// #1
  4037f4:	br	x10
  4037f8:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  4037fc:	add	x0, x0, #0xae8
  403800:	mov	w1, w4
  403804:	mov	w20, w4
  403808:	mov	w23, w14
  40380c:	bl	404cdc <__fxstatat@plt+0x380c>
  403810:	str	x0, [sp, #88]
  403814:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  403818:	add	x0, x0, #0xaea
  40381c:	mov	w1, w20
  403820:	bl	404cdc <__fxstatat@plt+0x380c>
  403824:	mov	w14, w23
  403828:	mov	w4, w20
  40382c:	stur	x0, [x29, #-88]
  403830:	tbnz	w19, #0, 403874 <__fxstatat@plt+0x23a4>
  403834:	ldr	x8, [sp, #88]
  403838:	ldrb	w9, [x8]
  40383c:	cbz	w9, 403874 <__fxstatat@plt+0x23a4>
  403840:	mov	w27, w14
  403844:	mov	w26, w4
  403848:	mov	x10, xzr
  40384c:	add	x8, x8, #0x1
  403850:	b	403864 <__fxstatat@plt+0x2394>
  403854:	ldrb	w9, [x8, x10]
  403858:	add	x20, x10, #0x1
  40385c:	mov	x10, x20
  403860:	cbz	w9, 403880 <__fxstatat@plt+0x23b0>
  403864:	cmp	x10, x22
  403868:	b.cs	403854 <__fxstatat@plt+0x2384>  // b.hs, b.nlast
  40386c:	strb	w9, [x21, x10]
  403870:	b	403854 <__fxstatat@plt+0x2384>
  403874:	mov	w27, w14
  403878:	mov	w26, w4
  40387c:	mov	x20, xzr
  403880:	ldur	x23, [x29, #-88]
  403884:	mov	x0, x23
  403888:	bl	401220 <strlen@plt>
  40388c:	stur	x0, [x29, #-32]
  403890:	stur	x23, [x29, #-64]
  403894:	mov	w9, #0x1                   	// #1
  403898:	mov	w16, w19
  40389c:	mov	w4, w26
  4038a0:	mov	w14, w27
  4038a4:	b	40394c <__fxstatat@plt+0x247c>
  4038a8:	mov	w8, #0x1                   	// #1
  4038ac:	b	403928 <__fxstatat@plt+0x2458>
  4038b0:	mov	w4, wzr
  4038b4:	mov	x20, xzr
  4038b8:	mov	w16, wzr
  4038bc:	mov	w9, w8
  4038c0:	b	40394c <__fxstatat@plt+0x247c>
  4038c4:	tbnz	w19, #0, 403928 <__fxstatat@plt+0x2458>
  4038c8:	mov	w9, w8
  4038cc:	mov	w16, wzr
  4038d0:	cbz	x22, 4038dc <__fxstatat@plt+0x240c>
  4038d4:	mov	w8, #0x27                  	// #39
  4038d8:	strb	w8, [x21]
  4038dc:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  4038e0:	add	x8, x8, #0xaea
  4038e4:	stur	x8, [x29, #-64]
  4038e8:	mov	w8, #0x1                   	// #1
  4038ec:	mov	w4, #0x2                   	// #2
  4038f0:	mov	w20, #0x1                   	// #1
  4038f4:	stur	x8, [x29, #-32]
  4038f8:	b	40394c <__fxstatat@plt+0x247c>
  4038fc:	tbz	w19, #0, 404228 <__fxstatat@plt+0x2d58>
  403900:	mov	w8, #0x1                   	// #1
  403904:	stur	x8, [x29, #-32]
  403908:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  40390c:	add	x8, x8, #0xae6
  403910:	mov	x20, xzr
  403914:	mov	w4, #0x5                   	// #5
  403918:	stur	x8, [x29, #-64]
  40391c:	mov	w9, #0x1                   	// #1
  403920:	b	403948 <__fxstatat@plt+0x2478>
  403924:	tbz	w19, #0, 40425c <__fxstatat@plt+0x2d8c>
  403928:	mov	w9, #0x1                   	// #1
  40392c:	stur	x9, [x29, #-32]
  403930:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  403934:	add	x9, x9, #0xaea
  403938:	mov	x20, xzr
  40393c:	mov	w4, #0x2                   	// #2
  403940:	stur	x9, [x29, #-64]
  403944:	mov	w9, w8
  403948:	mov	w16, #0x1                   	// #1
  40394c:	mov	w15, w9
  403950:	ldp	x8, x9, [x29, #-40]
  403954:	eor	w17, w16, #0x1
  403958:	stur	w17, [x29, #-68]
  40395c:	mov	x23, xzr
  403960:	cmp	x8, #0x0
  403964:	cset	w8, eq  // eq = none
  403968:	cmp	x9, #0x0
  40396c:	cset	w9, ne  // ne = any
  403970:	cmp	w4, #0x2
  403974:	cset	w10, ne  // ne = any
  403978:	and	w13, w10, w15
  40397c:	and	w12, w9, w16
  403980:	orr	w10, w10, w17
  403984:	and	w17, w9, w13
  403988:	orr	w9, w13, w16
  40398c:	eor	w9, w9, #0x1
  403990:	cset	w11, eq  // eq = none
  403994:	orr	w8, w8, w9
  403998:	and	w12, w15, w12
  40399c:	str	w10, [sp, #84]
  4039a0:	and	w10, w11, w16
  4039a4:	stur	w8, [x29, #-24]
  4039a8:	eor	w8, w15, #0x1
  4039ac:	str	w12, [sp, #56]
  4039b0:	str	w10, [sp, #76]
  4039b4:	stur	w15, [x29, #-72]
  4039b8:	str	w8, [sp, #60]
  4039bc:	stp	w16, w4, [x29, #-48]
  4039c0:	stur	w17, [x29, #-52]
  4039c4:	cmn	x28, #0x1
  4039c8:	b.eq	4039d8 <__fxstatat@plt+0x2508>  // b.none
  4039cc:	cmp	x23, x28
  4039d0:	b.ne	4039e0 <__fxstatat@plt+0x2510>  // b.any
  4039d4:	b	4041b8 <__fxstatat@plt+0x2ce8>
  4039d8:	ldrb	w8, [x24, x23]
  4039dc:	cbz	w8, 4041c0 <__fxstatat@plt+0x2cf0>
  4039e0:	cbz	w17, 403a20 <__fxstatat@plt+0x2550>
  4039e4:	ldur	x8, [x29, #-32]
  4039e8:	cmp	x8, #0x2
  4039ec:	add	x19, x23, x8
  4039f0:	b.cc	403a18 <__fxstatat@plt+0x2548>  // b.lo, b.ul, b.last
  4039f4:	cmn	x28, #0x1
  4039f8:	b.ne	403a18 <__fxstatat@plt+0x2548>  // b.any
  4039fc:	mov	x0, x24
  403a00:	mov	w26, w14
  403a04:	bl	401220 <strlen@plt>
  403a08:	ldp	w17, w16, [x29, #-52]
  403a0c:	ldur	w4, [x29, #-44]
  403a10:	mov	w14, w26
  403a14:	mov	x28, x0
  403a18:	cmp	x19, x28
  403a1c:	b.ls	403a28 <__fxstatat@plt+0x2558>  // b.plast
  403a20:	mov	w27, wzr
  403a24:	b	403a60 <__fxstatat@plt+0x2590>
  403a28:	ldur	x1, [x29, #-64]
  403a2c:	ldur	x2, [x29, #-32]
  403a30:	add	x0, x24, x23
  403a34:	mov	w19, w14
  403a38:	bl	401330 <bcmp@plt>
  403a3c:	ldur	w9, [x29, #-68]
  403a40:	cmp	w0, #0x0
  403a44:	cset	w8, ne  // ne = any
  403a48:	cset	w27, eq  // eq = none
  403a4c:	orr	w8, w8, w9
  403a50:	tbz	w8, #0, 404294 <__fxstatat@plt+0x2dc4>
  403a54:	ldp	w16, w4, [x29, #-48]
  403a58:	ldur	w17, [x29, #-52]
  403a5c:	mov	w14, w19
  403a60:	ldrb	w19, [x24, x23]
  403a64:	cmp	w19, #0x7e
  403a68:	b.hi	403ca8 <__fxstatat@plt+0x27d8>  // b.pmore
  403a6c:	adrp	x13, 406000 <__fxstatat@plt+0x4b30>
  403a70:	add	x13, x13, #0x993
  403a74:	adr	x12, 403a98 <__fxstatat@plt+0x25c8>
  403a78:	ldrb	w9, [x13, x19]
  403a7c:	add	x12, x12, x9, lsl #2
  403a80:	mov	w10, wzr
  403a84:	mov	w8, wzr
  403a88:	mov	w26, #0x1                   	// #1
  403a8c:	mov	w11, #0x6e                  	// #110
  403a90:	mov	w9, #0x61                  	// #97
  403a94:	br	x12
  403a98:	ldur	w9, [x29, #-24]
  403a9c:	tbnz	w9, #0, 403abc <__fxstatat@plt+0x25ec>
  403aa0:	ldur	x10, [x29, #-40]
  403aa4:	lsr	w9, w19, #5
  403aa8:	ldr	w9, [x10, w9, uxtw #2]
  403aac:	lsr	w9, w9, w19
  403ab0:	tbz	w9, #0, 403abc <__fxstatat@plt+0x25ec>
  403ab4:	mov	w9, w19
  403ab8:	b	403ac4 <__fxstatat@plt+0x25f4>
  403abc:	mov	w9, w19
  403ac0:	cbz	w27, 403d0c <__fxstatat@plt+0x283c>
  403ac4:	tbnz	w16, #0, 40426c <__fxstatat@plt+0x2d9c>
  403ac8:	cmp	w4, #0x2
  403acc:	cset	w8, ne  // ne = any
  403ad0:	orr	w8, w8, w14
  403ad4:	tbnz	w8, #0, 403b18 <__fxstatat@plt+0x2648>
  403ad8:	cmp	x20, x22
  403adc:	b.cs	403ae8 <__fxstatat@plt+0x2618>  // b.hs, b.nlast
  403ae0:	mov	w8, #0x27                  	// #39
  403ae4:	strb	w8, [x21, x20]
  403ae8:	add	x8, x20, #0x1
  403aec:	cmp	x8, x22
  403af0:	b.cs	403afc <__fxstatat@plt+0x262c>  // b.hs, b.nlast
  403af4:	mov	w10, #0x24                  	// #36
  403af8:	strb	w10, [x21, x8]
  403afc:	add	x8, x20, #0x2
  403b00:	cmp	x8, x22
  403b04:	b.cs	403b10 <__fxstatat@plt+0x2640>  // b.hs, b.nlast
  403b08:	mov	w10, #0x27                  	// #39
  403b0c:	strb	w10, [x21, x8]
  403b10:	add	x20, x20, #0x3
  403b14:	mov	w14, #0x1                   	// #1
  403b18:	cmp	x20, x22
  403b1c:	b.cs	403b28 <__fxstatat@plt+0x2658>  // b.hs, b.nlast
  403b20:	mov	w8, #0x5c                  	// #92
  403b24:	strb	w8, [x21, x20]
  403b28:	add	x20, x20, #0x1
  403b2c:	cmp	x20, x22
  403b30:	b.cs	403b38 <__fxstatat@plt+0x2668>  // b.hs, b.nlast
  403b34:	strb	w9, [x21, x20]
  403b38:	add	x20, x20, #0x1
  403b3c:	and	w25, w25, w26
  403b40:	add	x23, x23, #0x1
  403b44:	cmn	x28, #0x1
  403b48:	b.ne	4039cc <__fxstatat@plt+0x24fc>  // b.any
  403b4c:	b	4039d8 <__fxstatat@plt+0x2508>
  403b50:	cmp	x28, #0x1
  403b54:	b.eq	403b78 <__fxstatat@plt+0x26a8>  // b.none
  403b58:	cmn	x28, #0x1
  403b5c:	b.ne	403b7c <__fxstatat@plt+0x26ac>  // b.any
  403b60:	ldrb	w8, [x24, #1]
  403b64:	cbz	w8, 403b78 <__fxstatat@plt+0x26a8>
  403b68:	mov	w8, wzr
  403b6c:	mov	w26, wzr
  403b70:	mov	x28, #0xffffffffffffffff    	// #-1
  403b74:	b	403a98 <__fxstatat@plt+0x25c8>
  403b78:	cbz	x23, 403b88 <__fxstatat@plt+0x26b8>
  403b7c:	mov	w8, wzr
  403b80:	mov	w26, wzr
  403b84:	b	403a98 <__fxstatat@plt+0x25c8>
  403b88:	mov	w10, #0x1                   	// #1
  403b8c:	cmp	w4, #0x2
  403b90:	b.ne	403b98 <__fxstatat@plt+0x26c8>  // b.any
  403b94:	tbnz	w16, #0, 40426c <__fxstatat@plt+0x2d9c>
  403b98:	mov	w8, wzr
  403b9c:	mov	w26, w10
  403ba0:	b	403a98 <__fxstatat@plt+0x25c8>
  403ba4:	cmp	w4, #0x2
  403ba8:	b.ne	403cf4 <__fxstatat@plt+0x2824>  // b.any
  403bac:	tbz	w16, #0, 403d00 <__fxstatat@plt+0x2830>
  403bb0:	b	40426c <__fxstatat@plt+0x2d9c>
  403bb4:	mov	w9, #0x66                  	// #102
  403bb8:	b	403d50 <__fxstatat@plt+0x2880>
  403bbc:	mov	w11, #0x74                  	// #116
  403bc0:	b	403bd0 <__fxstatat@plt+0x2700>
  403bc4:	mov	w9, #0x62                  	// #98
  403bc8:	b	403d50 <__fxstatat@plt+0x2880>
  403bcc:	mov	w11, #0x72                  	// #114
  403bd0:	ldr	w8, [sp, #84]
  403bd4:	mov	w9, w11
  403bd8:	tbnz	w8, #0, 403d50 <__fxstatat@plt+0x2880>
  403bdc:	b	40426c <__fxstatat@plt+0x2d9c>
  403be0:	ldur	w8, [x29, #-72]
  403be4:	tbz	w8, #0, 403d64 <__fxstatat@plt+0x2894>
  403be8:	cmp	w4, #0x2
  403bec:	tbnz	w16, #0, 404384 <__fxstatat@plt+0x2eb4>
  403bf0:	cset	w8, ne  // ne = any
  403bf4:	orr	w8, w8, w14
  403bf8:	tbz	w8, #0, 404094 <__fxstatat@plt+0x2bc4>
  403bfc:	mov	x8, x20
  403c00:	cmp	x8, x22
  403c04:	b.cc	4040dc <__fxstatat@plt+0x2c0c>  // b.lo, b.ul, b.last
  403c08:	b	4040e4 <__fxstatat@plt+0x2c14>
  403c0c:	cmp	w4, #0x5
  403c10:	b.eq	403e90 <__fxstatat@plt+0x29c0>  // b.none
  403c14:	cmp	w4, #0x2
  403c18:	b.ne	403f40 <__fxstatat@plt+0x2a70>  // b.any
  403c1c:	tbz	w16, #0, 403f40 <__fxstatat@plt+0x2a70>
  403c20:	b	40426c <__fxstatat@plt+0x2d9c>
  403c24:	mov	w9, #0x76                  	// #118
  403c28:	b	403d50 <__fxstatat@plt+0x2880>
  403c2c:	cmp	w4, #0x2
  403c30:	b.ne	403d74 <__fxstatat@plt+0x28a4>  // b.any
  403c34:	tbnz	w16, #0, 40426c <__fxstatat@plt+0x2d9c>
  403c38:	ldr	x10, [sp, #64]
  403c3c:	cmp	x22, #0x0
  403c40:	cset	w8, eq  // eq = none
  403c44:	cmp	x10, #0x0
  403c48:	cset	w9, ne  // ne = any
  403c4c:	orr	w8, w9, w8
  403c50:	cmp	w8, #0x0
  403c54:	csel	x10, x10, x22, ne  // ne = any
  403c58:	csel	x22, x22, xzr, ne  // ne = any
  403c5c:	cmp	x20, x22
  403c60:	str	x10, [sp, #64]
  403c64:	b.cs	403c70 <__fxstatat@plt+0x27a0>  // b.hs, b.nlast
  403c68:	mov	w8, #0x27                  	// #39
  403c6c:	strb	w8, [x21, x20]
  403c70:	add	x8, x20, #0x1
  403c74:	cmp	x8, x22
  403c78:	b.cs	403c84 <__fxstatat@plt+0x27b4>  // b.hs, b.nlast
  403c7c:	mov	w9, #0x5c                  	// #92
  403c80:	strb	w9, [x21, x8]
  403c84:	add	x8, x20, #0x2
  403c88:	cmp	x8, x22
  403c8c:	b.cs	403c98 <__fxstatat@plt+0x27c8>  // b.hs, b.nlast
  403c90:	mov	w9, #0x27                  	// #39
  403c94:	strb	w9, [x21, x8]
  403c98:	mov	w14, wzr
  403c9c:	mov	w8, wzr
  403ca0:	add	x20, x20, #0x3
  403ca4:	b	403d78 <__fxstatat@plt+0x28a8>
  403ca8:	ldr	x8, [sp, #48]
  403cac:	str	w14, [sp, #28]
  403cb0:	cmp	x8, #0x1
  403cb4:	b.ne	403d8c <__fxstatat@plt+0x28bc>  // b.any
  403cb8:	bl	4013e0 <__ctype_b_loc@plt>
  403cbc:	ldr	x8, [x0]
  403cc0:	mov	w11, #0x1                   	// #1
  403cc4:	ldrh	w8, [x8, x19, lsl #1]
  403cc8:	ubfx	w26, w8, #14, #1
  403ccc:	ldr	w8, [sp, #60]
  403cd0:	ldp	w16, w4, [x29, #-48]
  403cd4:	ldr	w14, [sp, #28]
  403cd8:	ldur	w17, [x29, #-52]
  403cdc:	cmp	x11, #0x1
  403ce0:	orr	w8, w26, w8
  403ce4:	b.hi	403f50 <__fxstatat@plt+0x2a80>  // b.pmore
  403ce8:	tbz	w8, #0, 403f50 <__fxstatat@plt+0x2a80>
  403cec:	mov	w8, wzr
  403cf0:	b	403a98 <__fxstatat@plt+0x25c8>
  403cf4:	ldr	w8, [sp, #56]
  403cf8:	mov	w9, #0x5c                  	// #92
  403cfc:	tbz	w8, #0, 403d50 <__fxstatat@plt+0x2880>
  403d00:	mov	w8, wzr
  403d04:	mov	w26, wzr
  403d08:	mov	w19, #0x5c                  	// #92
  403d0c:	tbnz	w8, #0, 403d40 <__fxstatat@plt+0x2870>
  403d10:	tbz	w14, #0, 403d40 <__fxstatat@plt+0x2870>
  403d14:	cmp	x20, x22
  403d18:	b.cs	403d24 <__fxstatat@plt+0x2854>  // b.hs, b.nlast
  403d1c:	mov	w8, #0x27                  	// #39
  403d20:	strb	w8, [x21, x20]
  403d24:	add	x8, x20, #0x1
  403d28:	cmp	x8, x22
  403d2c:	b.cs	403d38 <__fxstatat@plt+0x2868>  // b.hs, b.nlast
  403d30:	mov	w9, #0x27                  	// #39
  403d34:	strb	w9, [x21, x8]
  403d38:	mov	w14, wzr
  403d3c:	add	x20, x20, #0x2
  403d40:	mov	w9, w19
  403d44:	cmp	x20, x22
  403d48:	b.cc	403b34 <__fxstatat@plt+0x2664>  // b.lo, b.ul, b.last
  403d4c:	b	403b38 <__fxstatat@plt+0x2668>
  403d50:	ldur	w10, [x29, #-72]
  403d54:	mov	w8, wzr
  403d58:	mov	w26, wzr
  403d5c:	tbz	w10, #0, 403a98 <__fxstatat@plt+0x25c8>
  403d60:	b	403ac4 <__fxstatat@plt+0x25f4>
  403d64:	ldr	w8, [sp, #80]
  403d68:	tbnz	w8, #0, 403b40 <__fxstatat@plt+0x2670>
  403d6c:	mov	w19, wzr
  403d70:	b	403b7c <__fxstatat@plt+0x26ac>
  403d74:	mov	w8, wzr
  403d78:	mov	w9, #0x1                   	// #1
  403d7c:	mov	w19, #0x27                  	// #39
  403d80:	str	w9, [sp, #72]
  403d84:	mov	w26, #0x1                   	// #1
  403d88:	b	403a98 <__fxstatat@plt+0x25c8>
  403d8c:	cmn	x28, #0x1
  403d90:	stur	xzr, [x29, #-16]
  403d94:	b.ne	403da4 <__fxstatat@plt+0x28d4>  // b.any
  403d98:	mov	x0, x24
  403d9c:	bl	401220 <strlen@plt>
  403da0:	mov	x28, x0
  403da4:	ldr	x8, [sp, #96]
  403da8:	mov	x11, xzr
  403dac:	mov	w26, #0x1                   	// #1
  403db0:	str	x21, [sp, #32]
  403db4:	add	x8, x8, x23
  403db8:	str	x8, [sp, #16]
  403dbc:	b	403df4 <__fxstatat@plt+0x2924>
  403dc0:	ldur	w0, [x29, #-20]
  403dc4:	bl	401490 <iswprint@plt>
  403dc8:	ldr	x21, [sp, #40]
  403dcc:	cmp	w0, #0x0
  403dd0:	cset	w8, ne  // ne = any
  403dd4:	sub	x0, x29, #0x10
  403dd8:	and	w26, w26, w8
  403ddc:	add	x21, x24, x21
  403de0:	bl	401380 <mbsinit@plt>
  403de4:	mov	x11, x21
  403de8:	ldr	x21, [sp, #32]
  403dec:	ldur	x24, [x29, #-80]
  403df0:	cbnz	w0, 403ccc <__fxstatat@plt+0x27fc>
  403df4:	add	x21, x11, x23
  403df8:	add	x1, x24, x21
  403dfc:	sub	x2, x28, x21
  403e00:	sub	x0, x29, #0x14
  403e04:	sub	x3, x29, #0x10
  403e08:	str	x11, [sp, #40]
  403e0c:	bl	405a7c <__fxstatat@plt+0x45ac>
  403e10:	cbz	x0, 404198 <__fxstatat@plt+0x2cc8>
  403e14:	mov	x24, x0
  403e18:	cmn	x0, #0x1
  403e1c:	b.eq	404194 <__fxstatat@plt+0x2cc4>  // b.none
  403e20:	cmn	x24, #0x2
  403e24:	b.eq	404158 <__fxstatat@plt+0x2c88>  // b.none
  403e28:	ldr	w9, [sp, #76]
  403e2c:	ldr	x21, [sp, #32]
  403e30:	cmp	x24, #0x2
  403e34:	cset	w8, cc  // cc = lo, ul, last
  403e38:	eor	w9, w9, #0x1
  403e3c:	mov	x12, #0x2b                  	// #43
  403e40:	orr	w8, w9, w8
  403e44:	mov	w11, #0x1                   	// #1
  403e48:	movk	x12, #0x2, lsl #32
  403e4c:	tbnz	w8, #0, 403dc0 <__fxstatat@plt+0x28f0>
  403e50:	ldr	x9, [sp, #40]
  403e54:	ldr	x10, [sp, #16]
  403e58:	sub	x8, x24, #0x1
  403e5c:	add	x9, x10, x9
  403e60:	b	403e70 <__fxstatat@plt+0x29a0>
  403e64:	subs	x8, x8, #0x1
  403e68:	add	x9, x9, #0x1
  403e6c:	b.eq	403dc0 <__fxstatat@plt+0x28f0>  // b.none
  403e70:	ldrb	w10, [x9]
  403e74:	sub	w10, w10, #0x5b
  403e78:	cmp	w10, #0x21
  403e7c:	b.hi	403e64 <__fxstatat@plt+0x2994>  // b.pmore
  403e80:	lsl	x10, x11, x10
  403e84:	tst	x10, x12
  403e88:	b.eq	403e64 <__fxstatat@plt+0x2994>  // b.none
  403e8c:	b	4042a0 <__fxstatat@plt+0x2dd0>
  403e90:	ldr	w8, [sp, #80]
  403e94:	tbz	w8, #2, 403f40 <__fxstatat@plt+0x2a70>
  403e98:	add	x9, x23, #0x2
  403e9c:	cmp	x9, x28
  403ea0:	b.cs	403f40 <__fxstatat@plt+0x2a70>  // b.hs, b.nlast
  403ea4:	add	x8, x23, x24
  403ea8:	ldrb	w8, [x8, #1]
  403eac:	cmp	w8, #0x3f
  403eb0:	b.ne	403f40 <__fxstatat@plt+0x2a70>  // b.any
  403eb4:	ldrb	w19, [x24, x9]
  403eb8:	mov	w8, wzr
  403ebc:	cmp	w19, #0x3e
  403ec0:	b.hi	4041ac <__fxstatat@plt+0x2cdc>  // b.pmore
  403ec4:	mov	w10, #0x1                   	// #1
  403ec8:	mov	x11, #0xa38200000000        	// #179778741075968
  403ecc:	lsl	x10, x10, x19
  403ed0:	movk	x11, #0x7000, lsl #48
  403ed4:	tst	x10, x11
  403ed8:	b.eq	4041ac <__fxstatat@plt+0x2cdc>  // b.none
  403edc:	tbnz	w16, #0, 40426c <__fxstatat@plt+0x2d9c>
  403ee0:	cmp	x20, x22
  403ee4:	b.cs	403ef0 <__fxstatat@plt+0x2a20>  // b.hs, b.nlast
  403ee8:	mov	w8, #0x3f                  	// #63
  403eec:	strb	w8, [x21, x20]
  403ef0:	add	x8, x20, #0x1
  403ef4:	cmp	x8, x22
  403ef8:	b.cs	403f04 <__fxstatat@plt+0x2a34>  // b.hs, b.nlast
  403efc:	mov	w10, #0x22                  	// #34
  403f00:	strb	w10, [x21, x8]
  403f04:	add	x8, x20, #0x2
  403f08:	cmp	x8, x22
  403f0c:	b.cs	403f18 <__fxstatat@plt+0x2a48>  // b.hs, b.nlast
  403f10:	mov	w10, #0x22                  	// #34
  403f14:	strb	w10, [x21, x8]
  403f18:	add	x8, x20, #0x3
  403f1c:	cmp	x8, x22
  403f20:	b.cs	403f2c <__fxstatat@plt+0x2a5c>  // b.hs, b.nlast
  403f24:	mov	w10, #0x3f                  	// #63
  403f28:	strb	w10, [x21, x8]
  403f2c:	mov	w8, wzr
  403f30:	mov	w26, wzr
  403f34:	add	x20, x20, #0x4
  403f38:	mov	x23, x9
  403f3c:	b	403a98 <__fxstatat@plt+0x25c8>
  403f40:	mov	w8, wzr
  403f44:	mov	w26, wzr
  403f48:	mov	w19, #0x3f                  	// #63
  403f4c:	b	403a98 <__fxstatat@plt+0x25c8>
  403f50:	mov	w10, wzr
  403f54:	add	x9, x11, x23
  403f58:	b	403f6c <__fxstatat@plt+0x2a9c>
  403f5c:	ldr	x12, [sp, #96]
  403f60:	add	x20, x20, #0x1
  403f64:	ldrb	w19, [x12, x23]
  403f68:	mov	x23, x11
  403f6c:	tbz	w8, #0, 403f90 <__fxstatat@plt+0x2ac0>
  403f70:	tbz	w27, #0, 40403c <__fxstatat@plt+0x2b6c>
  403f74:	cmp	x20, x22
  403f78:	b.cs	403f84 <__fxstatat@plt+0x2ab4>  // b.hs, b.nlast
  403f7c:	mov	w11, #0x5c                  	// #92
  403f80:	strb	w11, [x21, x20]
  403f84:	mov	w27, wzr
  403f88:	add	x20, x20, #0x1
  403f8c:	b	404040 <__fxstatat@plt+0x2b70>
  403f90:	tbnz	w16, #0, 40426c <__fxstatat@plt+0x2d9c>
  403f94:	cmp	w4, #0x2
  403f98:	cset	w10, ne  // ne = any
  403f9c:	orr	w10, w10, w14
  403fa0:	tbnz	w10, #0, 403fe4 <__fxstatat@plt+0x2b14>
  403fa4:	cmp	x20, x22
  403fa8:	b.cs	403fb4 <__fxstatat@plt+0x2ae4>  // b.hs, b.nlast
  403fac:	mov	w10, #0x27                  	// #39
  403fb0:	strb	w10, [x21, x20]
  403fb4:	add	x10, x20, #0x1
  403fb8:	cmp	x10, x22
  403fbc:	b.cs	403fc8 <__fxstatat@plt+0x2af8>  // b.hs, b.nlast
  403fc0:	mov	w11, #0x24                  	// #36
  403fc4:	strb	w11, [x21, x10]
  403fc8:	add	x10, x20, #0x2
  403fcc:	cmp	x10, x22
  403fd0:	b.cs	403fdc <__fxstatat@plt+0x2b0c>  // b.hs, b.nlast
  403fd4:	mov	w11, #0x27                  	// #39
  403fd8:	strb	w11, [x21, x10]
  403fdc:	add	x20, x20, #0x3
  403fe0:	mov	w14, #0x1                   	// #1
  403fe4:	cmp	x20, x22
  403fe8:	b.cs	403ff4 <__fxstatat@plt+0x2b24>  // b.hs, b.nlast
  403fec:	mov	w10, #0x5c                  	// #92
  403ff0:	strb	w10, [x21, x20]
  403ff4:	add	x10, x20, #0x1
  403ff8:	cmp	x10, x22
  403ffc:	b.cs	40400c <__fxstatat@plt+0x2b3c>  // b.hs, b.nlast
  404000:	mov	w11, #0x30                  	// #48
  404004:	bfxil	w11, w19, #6, #2
  404008:	strb	w11, [x21, x10]
  40400c:	add	x10, x20, #0x2
  404010:	cmp	x10, x22
  404014:	b.cs	404024 <__fxstatat@plt+0x2b54>  // b.hs, b.nlast
  404018:	mov	w11, #0x30                  	// #48
  40401c:	bfxil	w11, w19, #3, #3
  404020:	strb	w11, [x21, x10]
  404024:	mov	w11, #0x30                  	// #48
  404028:	bfxil	w11, w19, #0, #3
  40402c:	add	x20, x20, #0x3
  404030:	mov	w10, #0x1                   	// #1
  404034:	mov	w19, w11
  404038:	b	404040 <__fxstatat@plt+0x2b70>
  40403c:	mov	w27, wzr
  404040:	add	x11, x23, #0x1
  404044:	cmp	x9, x11
  404048:	b.ls	40414c <__fxstatat@plt+0x2c7c>  // b.plast
  40404c:	and	w12, w10, #0x1
  404050:	orn	w12, w12, w14
  404054:	tbnz	w12, #0, 404084 <__fxstatat@plt+0x2bb4>
  404058:	cmp	x20, x22
  40405c:	b.cs	404068 <__fxstatat@plt+0x2b98>  // b.hs, b.nlast
  404060:	mov	w12, #0x27                  	// #39
  404064:	strb	w12, [x21, x20]
  404068:	add	x12, x20, #0x1
  40406c:	cmp	x12, x22
  404070:	b.cs	40407c <__fxstatat@plt+0x2bac>  // b.hs, b.nlast
  404074:	mov	w13, #0x27                  	// #39
  404078:	strb	w13, [x21, x12]
  40407c:	mov	w14, wzr
  404080:	add	x20, x20, #0x2
  404084:	cmp	x20, x22
  404088:	b.cs	403f5c <__fxstatat@plt+0x2a8c>  // b.hs, b.nlast
  40408c:	strb	w19, [x21, x20]
  404090:	b	403f5c <__fxstatat@plt+0x2a8c>
  404094:	cmp	x20, x22
  404098:	b.cs	4040a4 <__fxstatat@plt+0x2bd4>  // b.hs, b.nlast
  40409c:	mov	w8, #0x27                  	// #39
  4040a0:	strb	w8, [x21, x20]
  4040a4:	add	x8, x20, #0x1
  4040a8:	cmp	x8, x22
  4040ac:	b.cs	4040b8 <__fxstatat@plt+0x2be8>  // b.hs, b.nlast
  4040b0:	mov	w9, #0x24                  	// #36
  4040b4:	strb	w9, [x21, x8]
  4040b8:	add	x8, x20, #0x2
  4040bc:	cmp	x8, x22
  4040c0:	b.cs	4040cc <__fxstatat@plt+0x2bfc>  // b.hs, b.nlast
  4040c4:	mov	w9, #0x27                  	// #39
  4040c8:	strb	w9, [x21, x8]
  4040cc:	add	x8, x20, #0x3
  4040d0:	mov	w14, #0x1                   	// #1
  4040d4:	cmp	x8, x22
  4040d8:	b.cs	4040e4 <__fxstatat@plt+0x2c14>  // b.hs, b.nlast
  4040dc:	mov	w9, #0x5c                  	// #92
  4040e0:	strb	w9, [x21, x8]
  4040e4:	cmp	w4, #0x2
  4040e8:	add	x20, x8, #0x1
  4040ec:	b.eq	40413c <__fxstatat@plt+0x2c6c>  // b.none
  4040f0:	add	x9, x23, #0x1
  4040f4:	cmp	x9, x28
  4040f8:	b.cs	40413c <__fxstatat@plt+0x2c6c>  // b.hs, b.nlast
  4040fc:	ldrb	w9, [x24, x9]
  404100:	sub	w9, w9, #0x30
  404104:	cmp	w9, #0x9
  404108:	b.hi	40413c <__fxstatat@plt+0x2c6c>  // b.pmore
  40410c:	cmp	x20, x22
  404110:	b.cs	40411c <__fxstatat@plt+0x2c4c>  // b.hs, b.nlast
  404114:	mov	w9, #0x30                  	// #48
  404118:	strb	w9, [x21, x20]
  40411c:	add	x9, x8, #0x2
  404120:	cmp	x9, x22
  404124:	b.cs	404130 <__fxstatat@plt+0x2c60>  // b.hs, b.nlast
  404128:	mov	w10, #0x30                  	// #48
  40412c:	strb	w10, [x21, x9]
  404130:	mov	w26, wzr
  404134:	add	x20, x8, #0x3
  404138:	b	404140 <__fxstatat@plt+0x2c70>
  40413c:	mov	w26, wzr
  404140:	mov	w8, #0x1                   	// #1
  404144:	mov	w19, #0x30                  	// #48
  404148:	b	403a98 <__fxstatat@plt+0x25c8>
  40414c:	and	w8, w10, #0x1
  404150:	tbz	w8, #0, 403d10 <__fxstatat@plt+0x2840>
  404154:	b	403d40 <__fxstatat@plt+0x2870>
  404158:	cmp	x28, x21
  40415c:	b.ls	404194 <__fxstatat@plt+0x2cc4>  // b.plast
  404160:	ldur	x24, [x29, #-80]
  404164:	ldp	x21, x11, [sp, #32]
  404168:	sub	x8, x28, x23
  40416c:	add	x9, x24, x23
  404170:	ldrb	w10, [x9, x11]
  404174:	cbz	w10, 4041a4 <__fxstatat@plt+0x2cd4>
  404178:	add	x11, x11, #0x1
  40417c:	add	x10, x23, x11
  404180:	cmp	x10, x28
  404184:	b.cc	404170 <__fxstatat@plt+0x2ca0>  // b.lo, b.ul, b.last
  404188:	mov	w26, wzr
  40418c:	mov	x11, x8
  404190:	b	403ccc <__fxstatat@plt+0x27fc>
  404194:	mov	w26, wzr
  404198:	ldp	x21, x11, [sp, #32]
  40419c:	ldur	x24, [x29, #-80]
  4041a0:	b	403ccc <__fxstatat@plt+0x27fc>
  4041a4:	mov	w26, wzr
  4041a8:	b	403ccc <__fxstatat@plt+0x27fc>
  4041ac:	mov	w19, #0x3f                  	// #63
  4041b0:	mov	w26, w8
  4041b4:	b	403a98 <__fxstatat@plt+0x25c8>
  4041b8:	mov	x28, x23
  4041bc:	b	4041c4 <__fxstatat@plt+0x2cf4>
  4041c0:	mov	x28, #0xffffffffffffffff    	// #-1
  4041c4:	cmp	w4, #0x2
  4041c8:	ldur	w10, [x29, #-72]
  4041cc:	cset	w8, eq  // eq = none
  4041d0:	cmp	x20, #0x0
  4041d4:	cset	w9, eq  // eq = none
  4041d8:	and	w8, w8, w9
  4041dc:	and	w8, w16, w8
  4041e0:	tbnz	w8, #0, 404270 <__fxstatat@plt+0x2da0>
  4041e4:	cmp	w4, #0x2
  4041e8:	cset	w8, ne  // ne = any
  4041ec:	orr	w8, w16, w8
  4041f0:	tbnz	w8, #0, 40433c <__fxstatat@plt+0x2e6c>
  4041f4:	ldr	w8, [sp, #72]
  4041f8:	eor	w8, w8, #0x1
  4041fc:	tbnz	w8, #0, 40433c <__fxstatat@plt+0x2e6c>
  404200:	tbnz	w25, #0, 40430c <__fxstatat@plt+0x2e3c>
  404204:	ldr	x24, [sp, #64]
  404208:	mov	w19, wzr
  40420c:	cbz	x24, 404338 <__fxstatat@plt+0x2e68>
  404210:	mov	w4, #0x2                   	// #2
  404214:	mov	w8, w10
  404218:	mov	w25, w19
  40421c:	mov	w16, w19
  404220:	cbz	x22, 4037c0 <__fxstatat@plt+0x22f0>
  404224:	b	40433c <__fxstatat@plt+0x2e6c>
  404228:	mov	w16, wzr
  40422c:	cbz	x22, 404238 <__fxstatat@plt+0x2d68>
  404230:	mov	w8, #0x22                  	// #34
  404234:	strb	w8, [x21]
  404238:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  40423c:	add	x8, x8, #0xae6
  404240:	stur	x8, [x29, #-64]
  404244:	mov	w8, #0x1                   	// #1
  404248:	mov	w20, #0x1                   	// #1
  40424c:	mov	w4, #0x5                   	// #5
  404250:	stur	x8, [x29, #-32]
  404254:	mov	w9, #0x1                   	// #1
  404258:	b	40394c <__fxstatat@plt+0x247c>
  40425c:	mov	w9, #0x1                   	// #1
  404260:	mov	w16, wzr
  404264:	cbnz	x22, 4038d4 <__fxstatat@plt+0x2404>
  404268:	b	4038dc <__fxstatat@plt+0x240c>
  40426c:	ldur	w10, [x29, #-72]
  404270:	tst	w10, #0x1
  404274:	mov	w8, #0x2                   	// #2
  404278:	mov	w9, #0x4                   	// #4
  40427c:	csel	w8, w9, w8, ne  // ne = any
  404280:	cmp	w4, #0x2
  404284:	b.ne	40428c <__fxstatat@plt+0x2dbc>  // b.any
  404288:	mov	w4, w8
  40428c:	ldr	x7, [sp, #88]
  404290:	b	4042bc <__fxstatat@plt+0x2dec>
  404294:	ldr	x7, [sp, #88]
  404298:	ldur	w4, [x29, #-44]
  40429c:	b	4042bc <__fxstatat@plt+0x2dec>
  4042a0:	ldur	w8, [x29, #-72]
  4042a4:	ldr	x7, [sp, #88]
  4042a8:	ldur	x24, [x29, #-80]
  4042ac:	mov	w9, #0x4                   	// #4
  4042b0:	tst	w8, #0x1
  4042b4:	mov	w8, #0x2                   	// #2
  4042b8:	csel	w4, w9, w8, ne  // ne = any
  4042bc:	ldr	w8, [sp, #80]
  4042c0:	mov	x0, x21
  4042c4:	mov	x1, x22
  4042c8:	mov	x2, x24
  4042cc:	and	w5, w8, #0xfffffffd
  4042d0:	ldur	x8, [x29, #-88]
  4042d4:	mov	x3, x28
  4042d8:	mov	x6, xzr
  4042dc:	str	x8, [sp]
  4042e0:	bl	40373c <__fxstatat@plt+0x226c>
  4042e4:	mov	x20, x0
  4042e8:	mov	x0, x20
  4042ec:	ldp	x20, x19, [sp, #272]
  4042f0:	ldp	x22, x21, [sp, #256]
  4042f4:	ldp	x24, x23, [sp, #240]
  4042f8:	ldp	x26, x25, [sp, #224]
  4042fc:	ldp	x28, x27, [sp, #208]
  404300:	ldp	x29, x30, [sp, #192]
  404304:	add	sp, sp, #0x120
  404308:	ret
  40430c:	ldur	x8, [x29, #-88]
  404310:	ldr	x1, [sp, #64]
  404314:	ldur	x2, [x29, #-80]
  404318:	ldr	w5, [sp, #80]
  40431c:	ldur	x6, [x29, #-40]
  404320:	ldr	x7, [sp, #88]
  404324:	mov	w4, #0x5                   	// #5
  404328:	str	x8, [sp]
  40432c:	mov	x0, x21
  404330:	mov	x3, x28
  404334:	b	4042e0 <__fxstatat@plt+0x2e10>
  404338:	mov	w16, w19
  40433c:	ldur	x8, [x29, #-64]
  404340:	cbz	x8, 404374 <__fxstatat@plt+0x2ea4>
  404344:	tbnz	w16, #0, 404374 <__fxstatat@plt+0x2ea4>
  404348:	ldrb	w9, [x8]
  40434c:	cbz	w9, 404374 <__fxstatat@plt+0x2ea4>
  404350:	add	x8, x8, #0x1
  404354:	b	404364 <__fxstatat@plt+0x2e94>
  404358:	ldrb	w9, [x8], #1
  40435c:	add	x20, x20, #0x1
  404360:	cbz	w9, 404374 <__fxstatat@plt+0x2ea4>
  404364:	cmp	x20, x22
  404368:	b.cs	404358 <__fxstatat@plt+0x2e88>  // b.hs, b.nlast
  40436c:	strb	w9, [x21, x20]
  404370:	b	404358 <__fxstatat@plt+0x2e88>
  404374:	cmp	x20, x22
  404378:	b.cs	4042e8 <__fxstatat@plt+0x2e18>  // b.hs, b.nlast
  40437c:	strb	wzr, [x21, x20]
  404380:	b	4042e8 <__fxstatat@plt+0x2e18>
  404384:	b.ne	40428c <__fxstatat@plt+0x2dbc>  // b.any
  404388:	mov	w4, #0x4                   	// #4
  40438c:	b	40428c <__fxstatat@plt+0x2dbc>
  404390:	bl	401370 <abort@plt>
  404394:	sub	sp, sp, #0x60
  404398:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  40439c:	add	x8, x8, #0x248
  4043a0:	cmp	x2, #0x0
  4043a4:	stp	x29, x30, [sp, #16]
  4043a8:	stp	x26, x25, [sp, #32]
  4043ac:	stp	x24, x23, [sp, #48]
  4043b0:	stp	x22, x21, [sp, #64]
  4043b4:	stp	x20, x19, [sp, #80]
  4043b8:	add	x29, sp, #0x10
  4043bc:	mov	x19, x1
  4043c0:	mov	x20, x0
  4043c4:	csel	x25, x8, x2, eq  // eq = none
  4043c8:	bl	4014a0 <__errno_location@plt>
  4043cc:	ldp	w4, w8, [x25]
  4043d0:	ldp	x7, x9, [x25, #40]
  4043d4:	ldr	w26, [x0]
  4043d8:	add	x23, x25, #0x8
  4043dc:	orr	w22, w8, #0x1
  4043e0:	mov	x21, x0
  4043e4:	mov	x0, xzr
  4043e8:	mov	x1, xzr
  4043ec:	mov	x2, x20
  4043f0:	mov	x3, x19
  4043f4:	mov	w5, w22
  4043f8:	mov	x6, x23
  4043fc:	str	x9, [sp]
  404400:	bl	40373c <__fxstatat@plt+0x226c>
  404404:	add	x24, x0, #0x1
  404408:	mov	x0, x24
  40440c:	bl	405694 <__fxstatat@plt+0x41c4>
  404410:	ldr	w4, [x25]
  404414:	ldp	x7, x8, [x25, #40]
  404418:	mov	x1, x24
  40441c:	mov	x2, x20
  404420:	mov	x3, x19
  404424:	mov	w5, w22
  404428:	mov	x6, x23
  40442c:	mov	x25, x0
  404430:	str	x8, [sp]
  404434:	bl	40373c <__fxstatat@plt+0x226c>
  404438:	str	w26, [x21]
  40443c:	mov	x0, x25
  404440:	ldp	x20, x19, [sp, #80]
  404444:	ldp	x22, x21, [sp, #64]
  404448:	ldp	x24, x23, [sp, #48]
  40444c:	ldp	x26, x25, [sp, #32]
  404450:	ldp	x29, x30, [sp, #16]
  404454:	add	sp, sp, #0x60
  404458:	ret
  40445c:	sub	sp, sp, #0x70
  404460:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  404464:	add	x8, x8, #0x248
  404468:	cmp	x3, #0x0
  40446c:	stp	x29, x30, [sp, #16]
  404470:	stp	x28, x27, [sp, #32]
  404474:	stp	x26, x25, [sp, #48]
  404478:	stp	x24, x23, [sp, #64]
  40447c:	stp	x22, x21, [sp, #80]
  404480:	stp	x20, x19, [sp, #96]
  404484:	add	x29, sp, #0x10
  404488:	mov	x19, x2
  40448c:	mov	x22, x1
  404490:	mov	x23, x0
  404494:	csel	x21, x8, x3, eq  // eq = none
  404498:	bl	4014a0 <__errno_location@plt>
  40449c:	ldp	w4, w8, [x21]
  4044a0:	cmp	x19, #0x0
  4044a4:	ldp	x7, x9, [x21, #40]
  4044a8:	ldr	w28, [x0]
  4044ac:	cset	w10, eq  // eq = none
  4044b0:	orr	w25, w8, w10
  4044b4:	add	x26, x21, #0x8
  4044b8:	mov	x24, x0
  4044bc:	mov	x0, xzr
  4044c0:	mov	x1, xzr
  4044c4:	mov	x2, x23
  4044c8:	mov	x3, x22
  4044cc:	mov	w5, w25
  4044d0:	mov	x6, x26
  4044d4:	str	x9, [sp]
  4044d8:	bl	40373c <__fxstatat@plt+0x226c>
  4044dc:	add	x27, x0, #0x1
  4044e0:	mov	x20, x0
  4044e4:	mov	x0, x27
  4044e8:	bl	405694 <__fxstatat@plt+0x41c4>
  4044ec:	ldr	w4, [x21]
  4044f0:	ldp	x7, x8, [x21, #40]
  4044f4:	mov	x1, x27
  4044f8:	mov	x2, x23
  4044fc:	mov	x3, x22
  404500:	mov	w5, w25
  404504:	mov	x6, x26
  404508:	mov	x21, x0
  40450c:	str	x8, [sp]
  404510:	bl	40373c <__fxstatat@plt+0x226c>
  404514:	str	w28, [x24]
  404518:	cbz	x19, 404520 <__fxstatat@plt+0x3050>
  40451c:	str	x20, [x19]
  404520:	mov	x0, x21
  404524:	ldp	x20, x19, [sp, #96]
  404528:	ldp	x22, x21, [sp, #80]
  40452c:	ldp	x24, x23, [sp, #64]
  404530:	ldp	x26, x25, [sp, #48]
  404534:	ldp	x28, x27, [sp, #32]
  404538:	ldp	x29, x30, [sp, #16]
  40453c:	add	sp, sp, #0x70
  404540:	ret
  404544:	stp	x29, x30, [sp, #-64]!
  404548:	stp	x20, x19, [sp, #48]
  40454c:	adrp	x20, 418000 <__fxstatat@plt+0x16b30>
  404550:	stp	x22, x21, [sp, #32]
  404554:	ldr	w8, [x20, #432]
  404558:	adrp	x21, 418000 <__fxstatat@plt+0x16b30>
  40455c:	ldr	x19, [x21, #424]
  404560:	str	x23, [sp, #16]
  404564:	cmp	w8, #0x2
  404568:	mov	x29, sp
  40456c:	b.lt	404590 <__fxstatat@plt+0x30c0>  // b.tstop
  404570:	add	x22, x19, #0x18
  404574:	mov	w23, #0x1                   	// #1
  404578:	ldr	x0, [x22], #16
  40457c:	bl	401400 <free@plt>
  404580:	ldrsw	x8, [x20, #432]
  404584:	add	x23, x23, #0x1
  404588:	cmp	x23, x8
  40458c:	b.lt	404578 <__fxstatat@plt+0x30a8>  // b.tstop
  404590:	ldr	x0, [x19, #8]
  404594:	adrp	x23, 418000 <__fxstatat@plt+0x16b30>
  404598:	add	x23, x23, #0x280
  40459c:	adrp	x22, 418000 <__fxstatat@plt+0x16b30>
  4045a0:	cmp	x0, x23
  4045a4:	add	x22, x22, #0x1b8
  4045a8:	b.eq	4045b8 <__fxstatat@plt+0x30e8>  // b.none
  4045ac:	bl	401400 <free@plt>
  4045b0:	mov	w8, #0x100                 	// #256
  4045b4:	stp	x8, x23, [x22]
  4045b8:	cmp	x19, x22
  4045bc:	b.eq	4045cc <__fxstatat@plt+0x30fc>  // b.none
  4045c0:	mov	x0, x19
  4045c4:	bl	401400 <free@plt>
  4045c8:	str	x22, [x21, #424]
  4045cc:	mov	w8, #0x1                   	// #1
  4045d0:	str	w8, [x20, #432]
  4045d4:	ldp	x20, x19, [sp, #48]
  4045d8:	ldp	x22, x21, [sp, #32]
  4045dc:	ldr	x23, [sp, #16]
  4045e0:	ldp	x29, x30, [sp], #64
  4045e4:	ret
  4045e8:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  4045ec:	add	x3, x3, #0x248
  4045f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4045f4:	b	4045f8 <__fxstatat@plt+0x3128>
  4045f8:	sub	sp, sp, #0x80
  4045fc:	stp	x29, x30, [sp, #32]
  404600:	add	x29, sp, #0x20
  404604:	stp	x28, x27, [sp, #48]
  404608:	stp	x26, x25, [sp, #64]
  40460c:	stp	x24, x23, [sp, #80]
  404610:	stp	x22, x21, [sp, #96]
  404614:	stp	x20, x19, [sp, #112]
  404618:	mov	x22, x3
  40461c:	stur	x2, [x29, #-8]
  404620:	mov	x21, x1
  404624:	mov	w23, w0
  404628:	bl	4014a0 <__errno_location@plt>
  40462c:	tbnz	w23, #31, 40477c <__fxstatat@plt+0x32ac>
  404630:	adrp	x25, 418000 <__fxstatat@plt+0x16b30>
  404634:	ldr	w8, [x25, #432]
  404638:	adrp	x28, 418000 <__fxstatat@plt+0x16b30>
  40463c:	ldr	w20, [x0]
  404640:	ldr	x27, [x28, #424]
  404644:	mov	x19, x0
  404648:	cmp	w8, w23
  40464c:	b.gt	4046b8 <__fxstatat@plt+0x31e8>
  404650:	mov	w8, #0x7fffffff            	// #2147483647
  404654:	cmp	w23, w8
  404658:	stur	w20, [x29, #-12]
  40465c:	b.eq	404780 <__fxstatat@plt+0x32b0>  // b.none
  404660:	adrp	x20, 418000 <__fxstatat@plt+0x16b30>
  404664:	add	x20, x20, #0x1b8
  404668:	add	w26, w23, #0x1
  40466c:	cmp	x27, x20
  404670:	csel	x0, xzr, x27, eq  // eq = none
  404674:	sbfiz	x1, x26, #4, #32
  404678:	bl	405714 <__fxstatat@plt+0x4244>
  40467c:	mov	x24, x0
  404680:	cmp	x27, x20
  404684:	str	x0, [x28, #424]
  404688:	b.ne	404694 <__fxstatat@plt+0x31c4>  // b.any
  40468c:	ldr	q0, [x20]
  404690:	str	q0, [x24]
  404694:	ldrsw	x8, [x25, #432]
  404698:	mov	w1, wzr
  40469c:	add	x0, x24, x8, lsl #4
  4046a0:	sub	w8, w26, w8
  4046a4:	sbfiz	x2, x8, #4, #32
  4046a8:	bl	401310 <memset@plt>
  4046ac:	ldur	w20, [x29, #-12]
  4046b0:	mov	x27, x24
  4046b4:	str	w26, [x25, #432]
  4046b8:	add	x28, x27, w23, uxtw #4
  4046bc:	mov	x27, x28
  4046c0:	ldr	x26, [x28]
  4046c4:	ldr	x23, [x27, #8]!
  4046c8:	ldp	w4, w8, [x22]
  4046cc:	ldp	x7, x9, [x22, #40]
  4046d0:	ldur	x3, [x29, #-8]
  4046d4:	add	x24, x22, #0x8
  4046d8:	orr	w25, w8, #0x1
  4046dc:	mov	x0, x23
  4046e0:	mov	x1, x26
  4046e4:	mov	x2, x21
  4046e8:	mov	w5, w25
  4046ec:	mov	x6, x24
  4046f0:	str	x9, [sp]
  4046f4:	bl	40373c <__fxstatat@plt+0x226c>
  4046f8:	cmp	x26, x0
  4046fc:	b.hi	404754 <__fxstatat@plt+0x3284>  // b.pmore
  404700:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  404704:	add	x8, x8, #0x280
  404708:	add	x26, x0, #0x1
  40470c:	cmp	x23, x8
  404710:	str	x26, [x28]
  404714:	b.eq	404720 <__fxstatat@plt+0x3250>  // b.none
  404718:	mov	x0, x23
  40471c:	bl	401400 <free@plt>
  404720:	mov	x0, x26
  404724:	bl	405694 <__fxstatat@plt+0x41c4>
  404728:	str	x0, [x27]
  40472c:	ldr	w4, [x22]
  404730:	ldp	x7, x8, [x22, #40]
  404734:	ldur	x3, [x29, #-8]
  404738:	mov	x1, x26
  40473c:	mov	x2, x21
  404740:	mov	w5, w25
  404744:	mov	x6, x24
  404748:	mov	x23, x0
  40474c:	str	x8, [sp]
  404750:	bl	40373c <__fxstatat@plt+0x226c>
  404754:	str	w20, [x19]
  404758:	mov	x0, x23
  40475c:	ldp	x20, x19, [sp, #112]
  404760:	ldp	x22, x21, [sp, #96]
  404764:	ldp	x24, x23, [sp, #80]
  404768:	ldp	x26, x25, [sp, #64]
  40476c:	ldp	x28, x27, [sp, #48]
  404770:	ldp	x29, x30, [sp, #32]
  404774:	add	sp, sp, #0x80
  404778:	ret
  40477c:	bl	401370 <abort@plt>
  404780:	bl	4059a8 <__fxstatat@plt+0x44d8>
  404784:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  404788:	add	x3, x3, #0x248
  40478c:	b	4045f8 <__fxstatat@plt+0x3128>
  404790:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  404794:	add	x3, x3, #0x248
  404798:	mov	x2, #0xffffffffffffffff    	// #-1
  40479c:	mov	x1, x0
  4047a0:	mov	w0, wzr
  4047a4:	b	4045f8 <__fxstatat@plt+0x3128>
  4047a8:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  4047ac:	mov	x2, x1
  4047b0:	add	x3, x3, #0x248
  4047b4:	mov	x1, x0
  4047b8:	mov	w0, wzr
  4047bc:	b	4045f8 <__fxstatat@plt+0x3128>
  4047c0:	sub	sp, sp, #0x50
  4047c4:	movi	v0.2d, #0x0
  4047c8:	cmp	w1, #0xa
  4047cc:	stp	x29, x30, [sp, #64]
  4047d0:	add	x29, sp, #0x40
  4047d4:	str	xzr, [sp, #48]
  4047d8:	stp	q0, q0, [sp, #16]
  4047dc:	str	q0, [sp]
  4047e0:	b.eq	404808 <__fxstatat@plt+0x3338>  // b.none
  4047e4:	mov	x8, x2
  4047e8:	str	w1, [sp]
  4047ec:	mov	x3, sp
  4047f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4047f4:	mov	x1, x8
  4047f8:	bl	4045f8 <__fxstatat@plt+0x3128>
  4047fc:	ldp	x29, x30, [sp, #64]
  404800:	add	sp, sp, #0x50
  404804:	ret
  404808:	bl	401370 <abort@plt>
  40480c:	sub	sp, sp, #0x50
  404810:	movi	v0.2d, #0x0
  404814:	cmp	w1, #0xa
  404818:	stp	x29, x30, [sp, #64]
  40481c:	add	x29, sp, #0x40
  404820:	str	xzr, [sp, #48]
  404824:	stp	q0, q0, [sp, #16]
  404828:	str	q0, [sp]
  40482c:	b.eq	404854 <__fxstatat@plt+0x3384>  // b.none
  404830:	mov	x8, x3
  404834:	str	w1, [sp]
  404838:	mov	x3, sp
  40483c:	mov	x1, x2
  404840:	mov	x2, x8
  404844:	bl	4045f8 <__fxstatat@plt+0x3128>
  404848:	ldp	x29, x30, [sp, #64]
  40484c:	add	sp, sp, #0x50
  404850:	ret
  404854:	bl	401370 <abort@plt>
  404858:	sub	sp, sp, #0x50
  40485c:	movi	v0.2d, #0x0
  404860:	cmp	w0, #0xa
  404864:	stp	x29, x30, [sp, #64]
  404868:	add	x29, sp, #0x40
  40486c:	str	xzr, [sp, #48]
  404870:	stp	q0, q0, [sp, #16]
  404874:	str	q0, [sp]
  404878:	b.eq	40489c <__fxstatat@plt+0x33cc>  // b.none
  40487c:	str	w0, [sp]
  404880:	mov	x3, sp
  404884:	mov	x2, #0xffffffffffffffff    	// #-1
  404888:	mov	w0, wzr
  40488c:	bl	4045f8 <__fxstatat@plt+0x3128>
  404890:	ldp	x29, x30, [sp, #64]
  404894:	add	sp, sp, #0x50
  404898:	ret
  40489c:	bl	401370 <abort@plt>
  4048a0:	sub	sp, sp, #0x50
  4048a4:	movi	v0.2d, #0x0
  4048a8:	cmp	w0, #0xa
  4048ac:	stp	x29, x30, [sp, #64]
  4048b0:	add	x29, sp, #0x40
  4048b4:	str	xzr, [sp, #48]
  4048b8:	stp	q0, q0, [sp, #16]
  4048bc:	str	q0, [sp]
  4048c0:	b.eq	4048e0 <__fxstatat@plt+0x3410>  // b.none
  4048c4:	str	w0, [sp]
  4048c8:	mov	x3, sp
  4048cc:	mov	w0, wzr
  4048d0:	bl	4045f8 <__fxstatat@plt+0x3128>
  4048d4:	ldp	x29, x30, [sp, #64]
  4048d8:	add	sp, sp, #0x50
  4048dc:	ret
  4048e0:	bl	401370 <abort@plt>
  4048e4:	sub	sp, sp, #0x50
  4048e8:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  4048ec:	add	x9, x9, #0x248
  4048f0:	ldp	q0, q1, [x9]
  4048f4:	ubfx	w10, w2, #5, #3
  4048f8:	mov	x11, sp
  4048fc:	mov	x8, x1
  404900:	stp	q0, q1, [sp]
  404904:	ldr	q0, [x9, #32]
  404908:	ldr	x9, [x9, #48]
  40490c:	mov	x1, x0
  404910:	mov	x3, sp
  404914:	str	q0, [sp, #32]
  404918:	str	x9, [sp, #48]
  40491c:	add	x9, x11, w10, uxtw #2
  404920:	ldr	w10, [x9, #8]
  404924:	mov	w0, wzr
  404928:	stp	x29, x30, [sp, #64]
  40492c:	add	x29, sp, #0x40
  404930:	lsr	w11, w10, w2
  404934:	mvn	w11, w11
  404938:	and	w11, w11, #0x1
  40493c:	lsl	w11, w11, w2
  404940:	eor	w10, w11, w10
  404944:	mov	x2, x8
  404948:	str	w10, [x9, #8]
  40494c:	bl	4045f8 <__fxstatat@plt+0x3128>
  404950:	ldp	x29, x30, [sp, #64]
  404954:	add	sp, sp, #0x50
  404958:	ret
  40495c:	sub	sp, sp, #0x50
  404960:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  404964:	add	x9, x9, #0x248
  404968:	ldp	q0, q1, [x9]
  40496c:	ubfx	w10, w1, #5, #3
  404970:	mov	x11, sp
  404974:	mov	x8, x0
  404978:	stp	q0, q1, [sp]
  40497c:	ldr	q0, [x9, #32]
  404980:	ldr	x9, [x9, #48]
  404984:	mov	x3, sp
  404988:	mov	x2, #0xffffffffffffffff    	// #-1
  40498c:	str	q0, [sp, #32]
  404990:	str	x9, [sp, #48]
  404994:	add	x9, x11, w10, uxtw #2
  404998:	ldr	w10, [x9, #8]
  40499c:	mov	w0, wzr
  4049a0:	stp	x29, x30, [sp, #64]
  4049a4:	add	x29, sp, #0x40
  4049a8:	lsr	w11, w10, w1
  4049ac:	mvn	w11, w11
  4049b0:	and	w11, w11, #0x1
  4049b4:	lsl	w11, w11, w1
  4049b8:	eor	w10, w11, w10
  4049bc:	mov	x1, x8
  4049c0:	str	w10, [x9, #8]
  4049c4:	bl	4045f8 <__fxstatat@plt+0x3128>
  4049c8:	ldp	x29, x30, [sp, #64]
  4049cc:	add	sp, sp, #0x50
  4049d0:	ret
  4049d4:	sub	sp, sp, #0x50
  4049d8:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4049dc:	add	x8, x8, #0x248
  4049e0:	ldp	q0, q1, [x8]
  4049e4:	ldr	q2, [x8, #32]
  4049e8:	ldr	x8, [x8, #48]
  4049ec:	mov	x1, x0
  4049f0:	stp	q0, q1, [sp]
  4049f4:	ldr	w9, [sp, #12]
  4049f8:	str	x8, [sp, #48]
  4049fc:	mov	x3, sp
  404a00:	mov	x2, #0xffffffffffffffff    	// #-1
  404a04:	orr	w8, w9, #0x4000000
  404a08:	mov	w0, wzr
  404a0c:	stp	x29, x30, [sp, #64]
  404a10:	add	x29, sp, #0x40
  404a14:	str	q2, [sp, #32]
  404a18:	str	w8, [sp, #12]
  404a1c:	bl	4045f8 <__fxstatat@plt+0x3128>
  404a20:	ldp	x29, x30, [sp, #64]
  404a24:	add	sp, sp, #0x50
  404a28:	ret
  404a2c:	sub	sp, sp, #0x50
  404a30:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  404a34:	add	x8, x8, #0x248
  404a38:	ldp	q0, q1, [x8]
  404a3c:	ldr	q2, [x8, #32]
  404a40:	ldr	x8, [x8, #48]
  404a44:	mov	x2, x1
  404a48:	stp	q0, q1, [sp]
  404a4c:	ldr	w9, [sp, #12]
  404a50:	mov	x1, x0
  404a54:	str	x8, [sp, #48]
  404a58:	mov	x3, sp
  404a5c:	orr	w8, w9, #0x4000000
  404a60:	mov	w0, wzr
  404a64:	stp	x29, x30, [sp, #64]
  404a68:	add	x29, sp, #0x40
  404a6c:	str	q2, [sp, #32]
  404a70:	str	w8, [sp, #12]
  404a74:	bl	4045f8 <__fxstatat@plt+0x3128>
  404a78:	ldp	x29, x30, [sp, #64]
  404a7c:	add	sp, sp, #0x50
  404a80:	ret
  404a84:	sub	sp, sp, #0x80
  404a88:	movi	v0.2d, #0x0
  404a8c:	cmp	w1, #0xa
  404a90:	stp	x29, x30, [sp, #112]
  404a94:	add	x29, sp, #0x70
  404a98:	str	wzr, [sp, #48]
  404a9c:	stp	q0, q0, [sp, #16]
  404aa0:	str	q0, [sp]
  404aa4:	b.eq	404af4 <__fxstatat@plt+0x3624>  // b.none
  404aa8:	ldp	q0, q1, [sp]
  404aac:	ldr	w9, [sp, #48]
  404ab0:	ldr	q2, [sp, #32]
  404ab4:	mov	x8, x2
  404ab8:	stur	q0, [sp, #60]
  404abc:	ldr	w10, [sp, #68]
  404ac0:	str	w1, [sp, #56]
  404ac4:	str	w9, [sp, #108]
  404ac8:	add	x3, sp, #0x38
  404acc:	orr	w9, w10, #0x4000000
  404ad0:	mov	x2, #0xffffffffffffffff    	// #-1
  404ad4:	mov	x1, x8
  404ad8:	stur	q1, [sp, #76]
  404adc:	stur	q2, [sp, #92]
  404ae0:	str	w9, [sp, #68]
  404ae4:	bl	4045f8 <__fxstatat@plt+0x3128>
  404ae8:	ldp	x29, x30, [sp, #112]
  404aec:	add	sp, sp, #0x80
  404af0:	ret
  404af4:	bl	401370 <abort@plt>
  404af8:	sub	sp, sp, #0x50
  404afc:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  404b00:	add	x9, x9, #0x248
  404b04:	ldp	q0, q1, [x9]
  404b08:	ldr	q2, [x9, #32]
  404b0c:	ldr	x9, [x9, #48]
  404b10:	mov	w10, #0xa                   	// #10
  404b14:	stp	x29, x30, [sp, #64]
  404b18:	add	x29, sp, #0x40
  404b1c:	stp	q0, q1, [sp]
  404b20:	str	q2, [sp, #32]
  404b24:	str	x9, [sp, #48]
  404b28:	str	w10, [sp]
  404b2c:	cbz	x1, 404b58 <__fxstatat@plt+0x3688>
  404b30:	cbz	x2, 404b58 <__fxstatat@plt+0x3688>
  404b34:	mov	x8, x3
  404b38:	stp	x1, x2, [sp, #40]
  404b3c:	mov	x3, sp
  404b40:	mov	x2, #0xffffffffffffffff    	// #-1
  404b44:	mov	x1, x8
  404b48:	bl	4045f8 <__fxstatat@plt+0x3128>
  404b4c:	ldp	x29, x30, [sp, #64]
  404b50:	add	sp, sp, #0x50
  404b54:	ret
  404b58:	bl	401370 <abort@plt>
  404b5c:	sub	sp, sp, #0x50
  404b60:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  404b64:	add	x9, x9, #0x248
  404b68:	ldp	q0, q1, [x9]
  404b6c:	ldr	x10, [x9, #48]
  404b70:	stp	x29, x30, [sp, #64]
  404b74:	add	x29, sp, #0x40
  404b78:	stp	q0, q1, [sp]
  404b7c:	ldr	q0, [x9, #32]
  404b80:	mov	w9, #0xa                   	// #10
  404b84:	str	x10, [sp, #48]
  404b88:	str	w9, [sp]
  404b8c:	str	q0, [sp, #32]
  404b90:	cbz	x1, 404bbc <__fxstatat@plt+0x36ec>
  404b94:	cbz	x2, 404bbc <__fxstatat@plt+0x36ec>
  404b98:	mov	x8, x3
  404b9c:	stp	x1, x2, [sp, #40]
  404ba0:	mov	x3, sp
  404ba4:	mov	x1, x8
  404ba8:	mov	x2, x4
  404bac:	bl	4045f8 <__fxstatat@plt+0x3128>
  404bb0:	ldp	x29, x30, [sp, #64]
  404bb4:	add	sp, sp, #0x50
  404bb8:	ret
  404bbc:	bl	401370 <abort@plt>
  404bc0:	sub	sp, sp, #0x50
  404bc4:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  404bc8:	add	x9, x9, #0x248
  404bcc:	ldp	q0, q1, [x9]
  404bd0:	ldr	q2, [x9, #32]
  404bd4:	ldr	x9, [x9, #48]
  404bd8:	mov	w10, #0xa                   	// #10
  404bdc:	stp	x29, x30, [sp, #64]
  404be0:	add	x29, sp, #0x40
  404be4:	stp	q0, q1, [sp]
  404be8:	str	q2, [sp, #32]
  404bec:	str	x9, [sp, #48]
  404bf0:	str	w10, [sp]
  404bf4:	cbz	x0, 404c24 <__fxstatat@plt+0x3754>
  404bf8:	cbz	x1, 404c24 <__fxstatat@plt+0x3754>
  404bfc:	mov	x8, x2
  404c00:	stp	x0, x1, [sp, #40]
  404c04:	mov	x3, sp
  404c08:	mov	x2, #0xffffffffffffffff    	// #-1
  404c0c:	mov	w0, wzr
  404c10:	mov	x1, x8
  404c14:	bl	4045f8 <__fxstatat@plt+0x3128>
  404c18:	ldp	x29, x30, [sp, #64]
  404c1c:	add	sp, sp, #0x50
  404c20:	ret
  404c24:	bl	401370 <abort@plt>
  404c28:	sub	sp, sp, #0x50
  404c2c:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  404c30:	add	x9, x9, #0x248
  404c34:	ldp	q0, q1, [x9]
  404c38:	ldr	q2, [x9, #32]
  404c3c:	ldr	x9, [x9, #48]
  404c40:	mov	w10, #0xa                   	// #10
  404c44:	stp	x29, x30, [sp, #64]
  404c48:	add	x29, sp, #0x40
  404c4c:	stp	q0, q1, [sp]
  404c50:	str	q2, [sp, #32]
  404c54:	str	x9, [sp, #48]
  404c58:	str	w10, [sp]
  404c5c:	cbz	x0, 404c8c <__fxstatat@plt+0x37bc>
  404c60:	cbz	x1, 404c8c <__fxstatat@plt+0x37bc>
  404c64:	mov	x8, x3
  404c68:	stp	x0, x1, [sp, #40]
  404c6c:	mov	x3, sp
  404c70:	mov	w0, wzr
  404c74:	mov	x1, x2
  404c78:	mov	x2, x8
  404c7c:	bl	4045f8 <__fxstatat@plt+0x3128>
  404c80:	ldp	x29, x30, [sp, #64]
  404c84:	add	sp, sp, #0x50
  404c88:	ret
  404c8c:	bl	401370 <abort@plt>
  404c90:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  404c94:	add	x3, x3, #0x1c8
  404c98:	b	4045f8 <__fxstatat@plt+0x3128>
  404c9c:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  404ca0:	mov	x2, x1
  404ca4:	add	x3, x3, #0x1c8
  404ca8:	mov	x1, x0
  404cac:	mov	w0, wzr
  404cb0:	b	4045f8 <__fxstatat@plt+0x3128>
  404cb4:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  404cb8:	add	x3, x3, #0x1c8
  404cbc:	mov	x2, #0xffffffffffffffff    	// #-1
  404cc0:	b	4045f8 <__fxstatat@plt+0x3128>
  404cc4:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  404cc8:	add	x3, x3, #0x1c8
  404ccc:	mov	x2, #0xffffffffffffffff    	// #-1
  404cd0:	mov	x1, x0
  404cd4:	mov	w0, wzr
  404cd8:	b	4045f8 <__fxstatat@plt+0x3128>
  404cdc:	stp	x29, x30, [sp, #-32]!
  404ce0:	stp	x20, x19, [sp, #16]
  404ce4:	mov	x20, x0
  404ce8:	mov	w19, w1
  404cec:	mov	w2, #0x5                   	// #5
  404cf0:	mov	x0, xzr
  404cf4:	mov	x1, x20
  404cf8:	mov	x29, sp
  404cfc:	bl	401460 <dcgettext@plt>
  404d00:	cmp	x0, x20
  404d04:	b.ne	404de8 <__fxstatat@plt+0x3918>  // b.any
  404d08:	bl	405d88 <__fxstatat@plt+0x48b8>
  404d0c:	ldrb	w8, [x0]
  404d10:	and	w8, w8, #0xffffffdf
  404d14:	cmp	w8, #0x47
  404d18:	b.eq	404d7c <__fxstatat@plt+0x38ac>  // b.none
  404d1c:	cmp	w8, #0x55
  404d20:	b.ne	404dd0 <__fxstatat@plt+0x3900>  // b.any
  404d24:	ldrb	w8, [x0, #1]
  404d28:	and	w8, w8, #0xffffffdf
  404d2c:	cmp	w8, #0x54
  404d30:	b.ne	404dd0 <__fxstatat@plt+0x3900>  // b.any
  404d34:	ldrb	w8, [x0, #2]
  404d38:	and	w8, w8, #0xffffffdf
  404d3c:	cmp	w8, #0x46
  404d40:	b.ne	404dd0 <__fxstatat@plt+0x3900>  // b.any
  404d44:	ldrb	w8, [x0, #3]
  404d48:	cmp	w8, #0x2d
  404d4c:	b.ne	404dd0 <__fxstatat@plt+0x3900>  // b.any
  404d50:	ldrb	w8, [x0, #4]
  404d54:	cmp	w8, #0x38
  404d58:	b.ne	404dd0 <__fxstatat@plt+0x3900>  // b.any
  404d5c:	ldrb	w8, [x0, #5]
  404d60:	cbnz	w8, 404dd0 <__fxstatat@plt+0x3900>
  404d64:	ldrb	w8, [x20]
  404d68:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  404d6c:	adrp	x10, 406000 <__fxstatat@plt+0x4b30>
  404d70:	add	x9, x9, #0xaf0
  404d74:	add	x10, x10, #0xaec
  404d78:	b	404e08 <__fxstatat@plt+0x3938>
  404d7c:	ldrb	w8, [x0, #1]
  404d80:	and	w8, w8, #0xffffffdf
  404d84:	cmp	w8, #0x42
  404d88:	b.ne	404dd0 <__fxstatat@plt+0x3900>  // b.any
  404d8c:	ldrb	w8, [x0, #2]
  404d90:	cmp	w8, #0x31
  404d94:	b.ne	404dd0 <__fxstatat@plt+0x3900>  // b.any
  404d98:	ldrb	w8, [x0, #3]
  404d9c:	cmp	w8, #0x38
  404da0:	b.ne	404dd0 <__fxstatat@plt+0x3900>  // b.any
  404da4:	ldrb	w8, [x0, #4]
  404da8:	cmp	w8, #0x30
  404dac:	b.ne	404dd0 <__fxstatat@plt+0x3900>  // b.any
  404db0:	ldrb	w8, [x0, #5]
  404db4:	cmp	w8, #0x33
  404db8:	b.ne	404dd0 <__fxstatat@plt+0x3900>  // b.any
  404dbc:	ldrb	w8, [x0, #6]
  404dc0:	cmp	w8, #0x30
  404dc4:	b.ne	404dd0 <__fxstatat@plt+0x3900>  // b.any
  404dc8:	ldrb	w8, [x0, #7]
  404dcc:	cbz	w8, 404df4 <__fxstatat@plt+0x3924>
  404dd0:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  404dd4:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  404dd8:	add	x8, x8, #0xaea
  404ddc:	add	x9, x9, #0xae6
  404de0:	cmp	w19, #0x9
  404de4:	csel	x0, x9, x8, eq  // eq = none
  404de8:	ldp	x20, x19, [sp, #16]
  404dec:	ldp	x29, x30, [sp], #32
  404df0:	ret
  404df4:	ldrb	w8, [x20]
  404df8:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  404dfc:	adrp	x10, 406000 <__fxstatat@plt+0x4b30>
  404e00:	add	x9, x9, #0xaf8
  404e04:	add	x10, x10, #0xaf4
  404e08:	cmp	w8, #0x60
  404e0c:	csel	x0, x10, x9, eq  // eq = none
  404e10:	b	404de8 <__fxstatat@plt+0x3918>
  404e14:	mov	x8, x0
  404e18:	mov	w0, #0xffffff9c            	// #-100
  404e1c:	mov	w2, #0xffffff9c            	// #-100
  404e20:	mov	x3, x1
  404e24:	mov	x1, x8
  404e28:	b	404e2c <__fxstatat@plt+0x395c>
  404e2c:	sub	sp, sp, #0x150
  404e30:	stp	x22, x21, [sp, #304]
  404e34:	mov	w21, w0
  404e38:	mov	x0, x1
  404e3c:	stp	x29, x30, [sp, #256]
  404e40:	stp	x28, x25, [sp, #272]
  404e44:	stp	x24, x23, [sp, #288]
  404e48:	stp	x20, x19, [sp, #320]
  404e4c:	add	x29, sp, #0x100
  404e50:	mov	x20, x3
  404e54:	mov	w19, w2
  404e58:	mov	x22, x1
  404e5c:	bl	405c6c <__fxstatat@plt+0x479c>
  404e60:	mov	x23, x0
  404e64:	mov	x0, x20
  404e68:	bl	405c6c <__fxstatat@plt+0x479c>
  404e6c:	mov	x24, x0
  404e70:	mov	x0, x23
  404e74:	bl	405cb8 <__fxstatat@plt+0x47e8>
  404e78:	mov	x25, x0
  404e7c:	mov	x0, x24
  404e80:	bl	405cb8 <__fxstatat@plt+0x47e8>
  404e84:	cmp	x25, x0
  404e88:	b.ne	404ea0 <__fxstatat@plt+0x39d0>  // b.any
  404e8c:	mov	x0, x23
  404e90:	mov	x1, x24
  404e94:	mov	x2, x25
  404e98:	bl	401330 <bcmp@plt>
  404e9c:	cbz	w0, 404ec4 <__fxstatat@plt+0x39f4>
  404ea0:	mov	w19, wzr
  404ea4:	mov	w0, w19
  404ea8:	ldp	x20, x19, [sp, #320]
  404eac:	ldp	x22, x21, [sp, #304]
  404eb0:	ldp	x24, x23, [sp, #288]
  404eb4:	ldp	x28, x25, [sp, #272]
  404eb8:	ldp	x29, x30, [sp, #256]
  404ebc:	add	sp, sp, #0x150
  404ec0:	ret
  404ec4:	mov	x0, x22
  404ec8:	bl	405b60 <__fxstatat@plt+0x4690>
  404ecc:	mov	x22, x0
  404ed0:	add	x3, sp, #0x80
  404ed4:	mov	w4, #0x100                 	// #256
  404ed8:	mov	w0, wzr
  404edc:	mov	w1, w21
  404ee0:	mov	x2, x22
  404ee4:	bl	4014d0 <__fxstatat@plt>
  404ee8:	cbz	w0, 404f08 <__fxstatat@plt+0x3a38>
  404eec:	bl	4014a0 <__errno_location@plt>
  404ef0:	ldr	w1, [x0]
  404ef4:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  404ef8:	add	x2, x2, #0x8bd
  404efc:	mov	w0, #0x1                   	// #1
  404f00:	mov	x3, x22
  404f04:	bl	401240 <error@plt>
  404f08:	mov	x0, x22
  404f0c:	bl	401400 <free@plt>
  404f10:	mov	x0, x20
  404f14:	bl	405b60 <__fxstatat@plt+0x4690>
  404f18:	mov	x20, x0
  404f1c:	mov	x3, sp
  404f20:	mov	w4, #0x100                 	// #256
  404f24:	mov	w0, wzr
  404f28:	mov	w1, w19
  404f2c:	mov	x2, x20
  404f30:	bl	4014d0 <__fxstatat@plt>
  404f34:	cbz	w0, 404f54 <__fxstatat@plt+0x3a84>
  404f38:	bl	4014a0 <__errno_location@plt>
  404f3c:	ldr	w1, [x0]
  404f40:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  404f44:	add	x2, x2, #0x8bd
  404f48:	mov	w0, #0x1                   	// #1
  404f4c:	mov	x3, x20
  404f50:	bl	401240 <error@plt>
  404f54:	ldp	x11, x8, [sp]
  404f58:	ldp	x10, x9, [sp, #128]
  404f5c:	mov	x0, x20
  404f60:	cmp	x9, x8
  404f64:	cset	w8, eq  // eq = none
  404f68:	cmp	x10, x11
  404f6c:	cset	w9, eq  // eq = none
  404f70:	and	w19, w8, w9
  404f74:	bl	401400 <free@plt>
  404f78:	b	404ea4 <__fxstatat@plt+0x39d4>
  404f7c:	sub	sp, sp, #0x50
  404f80:	str	x21, [sp, #48]
  404f84:	stp	x20, x19, [sp, #64]
  404f88:	mov	x21, x5
  404f8c:	mov	x20, x4
  404f90:	mov	x5, x3
  404f94:	mov	x4, x2
  404f98:	mov	x19, x0
  404f9c:	stp	x29, x30, [sp, #32]
  404fa0:	add	x29, sp, #0x20
  404fa4:	cbz	x1, 404fc4 <__fxstatat@plt+0x3af4>
  404fa8:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  404fac:	mov	x3, x1
  404fb0:	add	x2, x2, #0xb05
  404fb4:	mov	w1, #0x1                   	// #1
  404fb8:	mov	x0, x19
  404fbc:	bl	4013c0 <__fprintf_chk@plt>
  404fc0:	b	404fe0 <__fxstatat@plt+0x3b10>
  404fc4:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  404fc8:	add	x2, x2, #0xb11
  404fcc:	mov	w1, #0x1                   	// #1
  404fd0:	mov	x0, x19
  404fd4:	mov	x3, x4
  404fd8:	mov	x4, x5
  404fdc:	bl	4013c0 <__fprintf_chk@plt>
  404fe0:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  404fe4:	add	x1, x1, #0xb18
  404fe8:	mov	w2, #0x5                   	// #5
  404fec:	mov	x0, xzr
  404ff0:	bl	401460 <dcgettext@plt>
  404ff4:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  404ff8:	mov	x3, x0
  404ffc:	add	x2, x2, #0xde3
  405000:	mov	w1, #0x1                   	// #1
  405004:	mov	w4, #0x7e3                 	// #2019
  405008:	mov	x0, x19
  40500c:	bl	4013c0 <__fprintf_chk@plt>
  405010:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405014:	add	x1, x1, #0xb1c
  405018:	mov	w2, #0x5                   	// #5
  40501c:	mov	x0, xzr
  405020:	bl	401460 <dcgettext@plt>
  405024:	mov	x1, x19
  405028:	bl	401470 <fputs_unlocked@plt>
  40502c:	cmp	x21, #0x9
  405030:	b.hi	405084 <__fxstatat@plt+0x3bb4>  // b.pmore
  405034:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  405038:	add	x8, x8, #0xafb
  40503c:	adr	x9, 40504c <__fxstatat@plt+0x3b7c>
  405040:	ldrb	w10, [x8, x21]
  405044:	add	x9, x9, x10, lsl #2
  405048:	br	x9
  40504c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405050:	add	x1, x1, #0xbe8
  405054:	mov	w2, #0x5                   	// #5
  405058:	mov	x0, xzr
  40505c:	bl	401460 <dcgettext@plt>
  405060:	ldr	x3, [x20]
  405064:	mov	x2, x0
  405068:	mov	x0, x19
  40506c:	ldp	x20, x19, [sp, #64]
  405070:	ldr	x21, [sp, #48]
  405074:	ldp	x29, x30, [sp, #32]
  405078:	mov	w1, #0x1                   	// #1
  40507c:	add	sp, sp, #0x50
  405080:	b	4013c0 <__fprintf_chk@plt>
  405084:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405088:	add	x1, x1, #0xd27
  40508c:	b	4051e8 <__fxstatat@plt+0x3d18>
  405090:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405094:	add	x1, x1, #0xbf8
  405098:	mov	w2, #0x5                   	// #5
  40509c:	mov	x0, xzr
  4050a0:	bl	401460 <dcgettext@plt>
  4050a4:	ldp	x3, x4, [x20]
  4050a8:	mov	x2, x0
  4050ac:	mov	x0, x19
  4050b0:	ldp	x20, x19, [sp, #64]
  4050b4:	ldr	x21, [sp, #48]
  4050b8:	ldp	x29, x30, [sp, #32]
  4050bc:	mov	w1, #0x1                   	// #1
  4050c0:	add	sp, sp, #0x50
  4050c4:	b	4013c0 <__fprintf_chk@plt>
  4050c8:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4050cc:	add	x1, x1, #0xc0f
  4050d0:	mov	w2, #0x5                   	// #5
  4050d4:	mov	x0, xzr
  4050d8:	bl	401460 <dcgettext@plt>
  4050dc:	ldp	x3, x4, [x20]
  4050e0:	ldr	x5, [x20, #16]
  4050e4:	mov	x2, x0
  4050e8:	mov	x0, x19
  4050ec:	ldp	x20, x19, [sp, #64]
  4050f0:	ldr	x21, [sp, #48]
  4050f4:	ldp	x29, x30, [sp, #32]
  4050f8:	mov	w1, #0x1                   	// #1
  4050fc:	add	sp, sp, #0x50
  405100:	b	4013c0 <__fprintf_chk@plt>
  405104:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405108:	add	x1, x1, #0xc2b
  40510c:	mov	w2, #0x5                   	// #5
  405110:	mov	x0, xzr
  405114:	bl	401460 <dcgettext@plt>
  405118:	ldp	x3, x4, [x20]
  40511c:	ldp	x5, x6, [x20, #16]
  405120:	mov	x2, x0
  405124:	mov	x0, x19
  405128:	ldp	x20, x19, [sp, #64]
  40512c:	ldr	x21, [sp, #48]
  405130:	ldp	x29, x30, [sp, #32]
  405134:	mov	w1, #0x1                   	// #1
  405138:	add	sp, sp, #0x50
  40513c:	b	4013c0 <__fprintf_chk@plt>
  405140:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405144:	add	x1, x1, #0xc4b
  405148:	mov	w2, #0x5                   	// #5
  40514c:	mov	x0, xzr
  405150:	bl	401460 <dcgettext@plt>
  405154:	ldp	x3, x4, [x20]
  405158:	ldp	x5, x6, [x20, #16]
  40515c:	ldr	x7, [x20, #32]
  405160:	mov	x2, x0
  405164:	mov	x0, x19
  405168:	ldp	x20, x19, [sp, #64]
  40516c:	ldr	x21, [sp, #48]
  405170:	ldp	x29, x30, [sp, #32]
  405174:	mov	w1, #0x1                   	// #1
  405178:	add	sp, sp, #0x50
  40517c:	b	4013c0 <__fprintf_chk@plt>
  405180:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405184:	add	x1, x1, #0xc6f
  405188:	mov	w2, #0x5                   	// #5
  40518c:	mov	x0, xzr
  405190:	bl	401460 <dcgettext@plt>
  405194:	ldp	x3, x4, [x20]
  405198:	ldp	x5, x6, [x20, #16]
  40519c:	ldp	x7, x8, [x20, #32]
  4051a0:	mov	x2, x0
  4051a4:	b	4051d4 <__fxstatat@plt+0x3d04>
  4051a8:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4051ac:	add	x1, x1, #0xc97
  4051b0:	mov	w2, #0x5                   	// #5
  4051b4:	mov	x0, xzr
  4051b8:	bl	401460 <dcgettext@plt>
  4051bc:	ldr	x9, [x20, #48]
  4051c0:	ldp	x3, x4, [x20]
  4051c4:	ldp	x5, x6, [x20, #16]
  4051c8:	ldp	x7, x8, [x20, #32]
  4051cc:	mov	x2, x0
  4051d0:	str	x9, [sp, #8]
  4051d4:	mov	w1, #0x1                   	// #1
  4051d8:	str	x8, [sp]
  4051dc:	b	40524c <__fxstatat@plt+0x3d7c>
  4051e0:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4051e4:	add	x1, x1, #0xcf3
  4051e8:	mov	w2, #0x5                   	// #5
  4051ec:	mov	x0, xzr
  4051f0:	bl	401460 <dcgettext@plt>
  4051f4:	ldp	x8, x9, [x20, #56]
  4051f8:	ldp	x3, x4, [x20]
  4051fc:	ldp	x5, x6, [x20, #16]
  405200:	ldr	x7, [x20, #32]
  405204:	ldur	q0, [x20, #40]
  405208:	mov	x2, x0
  40520c:	str	x9, [sp, #24]
  405210:	b	405240 <__fxstatat@plt+0x3d70>
  405214:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405218:	add	x1, x1, #0xcc3
  40521c:	mov	w2, #0x5                   	// #5
  405220:	mov	x0, xzr
  405224:	bl	401460 <dcgettext@plt>
  405228:	ldp	x3, x4, [x20]
  40522c:	ldp	x5, x6, [x20, #16]
  405230:	ldr	x7, [x20, #32]
  405234:	ldur	q0, [x20, #40]
  405238:	ldr	x8, [x20, #56]
  40523c:	mov	x2, x0
  405240:	str	x8, [sp, #16]
  405244:	mov	w1, #0x1                   	// #1
  405248:	str	q0, [sp]
  40524c:	mov	x0, x19
  405250:	bl	4013c0 <__fprintf_chk@plt>
  405254:	ldp	x20, x19, [sp, #64]
  405258:	ldr	x21, [sp, #48]
  40525c:	ldp	x29, x30, [sp, #32]
  405260:	add	sp, sp, #0x50
  405264:	ret
  405268:	mov	x8, xzr
  40526c:	ldr	x9, [x4, x8, lsl #3]
  405270:	add	x8, x8, #0x1
  405274:	cbnz	x9, 40526c <__fxstatat@plt+0x3d9c>
  405278:	sub	x5, x8, #0x1
  40527c:	b	404f7c <__fxstatat@plt+0x3aac>
  405280:	sub	sp, sp, #0x60
  405284:	stp	x29, x30, [sp, #80]
  405288:	ldr	w9, [x4, #24]
  40528c:	add	x29, sp, #0x50
  405290:	mov	w8, w9
  405294:	tbz	w9, #31, 4052b8 <__fxstatat@plt+0x3de8>
  405298:	add	w8, w9, #0x8
  40529c:	cmn	w9, #0x8
  4052a0:	str	w8, [x4, #24]
  4052a4:	b.gt	4052b8 <__fxstatat@plt+0x3de8>
  4052a8:	ldr	x10, [x4, #8]
  4052ac:	sxtw	x9, w9
  4052b0:	add	x9, x10, x9
  4052b4:	b	4052c4 <__fxstatat@plt+0x3df4>
  4052b8:	ldr	x9, [x4]
  4052bc:	add	x10, x9, #0x8
  4052c0:	str	x10, [x4]
  4052c4:	ldr	x9, [x9]
  4052c8:	str	x9, [sp]
  4052cc:	cbz	x9, 4052dc <__fxstatat@plt+0x3e0c>
  4052d0:	tbnz	w8, #31, 4052e4 <__fxstatat@plt+0x3e14>
  4052d4:	mov	w9, w8
  4052d8:	b	405300 <__fxstatat@plt+0x3e30>
  4052dc:	mov	x5, xzr
  4052e0:	b	405558 <__fxstatat@plt+0x4088>
  4052e4:	add	w9, w8, #0x8
  4052e8:	cmn	w8, #0x8
  4052ec:	str	w9, [x4, #24]
  4052f0:	b.gt	405300 <__fxstatat@plt+0x3e30>
  4052f4:	ldr	x10, [x4, #8]
  4052f8:	add	x8, x10, w8, sxtw
  4052fc:	b	40530c <__fxstatat@plt+0x3e3c>
  405300:	ldr	x8, [x4]
  405304:	add	x10, x8, #0x8
  405308:	str	x10, [x4]
  40530c:	ldr	x8, [x8]
  405310:	str	x8, [sp, #8]
  405314:	cbz	x8, 405324 <__fxstatat@plt+0x3e54>
  405318:	tbnz	w9, #31, 40532c <__fxstatat@plt+0x3e5c>
  40531c:	mov	w8, w9
  405320:	b	405348 <__fxstatat@plt+0x3e78>
  405324:	mov	w5, #0x1                   	// #1
  405328:	b	405558 <__fxstatat@plt+0x4088>
  40532c:	add	w8, w9, #0x8
  405330:	cmn	w9, #0x8
  405334:	str	w8, [x4, #24]
  405338:	b.gt	405348 <__fxstatat@plt+0x3e78>
  40533c:	ldr	x10, [x4, #8]
  405340:	add	x9, x10, w9, sxtw
  405344:	b	405354 <__fxstatat@plt+0x3e84>
  405348:	ldr	x9, [x4]
  40534c:	add	x10, x9, #0x8
  405350:	str	x10, [x4]
  405354:	ldr	x9, [x9]
  405358:	str	x9, [sp, #16]
  40535c:	cbz	x9, 40536c <__fxstatat@plt+0x3e9c>
  405360:	tbnz	w8, #31, 405374 <__fxstatat@plt+0x3ea4>
  405364:	mov	w9, w8
  405368:	b	405390 <__fxstatat@plt+0x3ec0>
  40536c:	mov	w5, #0x2                   	// #2
  405370:	b	405558 <__fxstatat@plt+0x4088>
  405374:	add	w9, w8, #0x8
  405378:	cmn	w8, #0x8
  40537c:	str	w9, [x4, #24]
  405380:	b.gt	405390 <__fxstatat@plt+0x3ec0>
  405384:	ldr	x10, [x4, #8]
  405388:	add	x8, x10, w8, sxtw
  40538c:	b	40539c <__fxstatat@plt+0x3ecc>
  405390:	ldr	x8, [x4]
  405394:	add	x10, x8, #0x8
  405398:	str	x10, [x4]
  40539c:	ldr	x8, [x8]
  4053a0:	str	x8, [sp, #24]
  4053a4:	cbz	x8, 4053b4 <__fxstatat@plt+0x3ee4>
  4053a8:	tbnz	w9, #31, 4053bc <__fxstatat@plt+0x3eec>
  4053ac:	mov	w8, w9
  4053b0:	b	4053d8 <__fxstatat@plt+0x3f08>
  4053b4:	mov	w5, #0x3                   	// #3
  4053b8:	b	405558 <__fxstatat@plt+0x4088>
  4053bc:	add	w8, w9, #0x8
  4053c0:	cmn	w9, #0x8
  4053c4:	str	w8, [x4, #24]
  4053c8:	b.gt	4053d8 <__fxstatat@plt+0x3f08>
  4053cc:	ldr	x10, [x4, #8]
  4053d0:	add	x9, x10, w9, sxtw
  4053d4:	b	4053e4 <__fxstatat@plt+0x3f14>
  4053d8:	ldr	x9, [x4]
  4053dc:	add	x10, x9, #0x8
  4053e0:	str	x10, [x4]
  4053e4:	ldr	x9, [x9]
  4053e8:	str	x9, [sp, #32]
  4053ec:	cbz	x9, 4053fc <__fxstatat@plt+0x3f2c>
  4053f0:	tbnz	w8, #31, 405404 <__fxstatat@plt+0x3f34>
  4053f4:	mov	w9, w8
  4053f8:	b	405420 <__fxstatat@plt+0x3f50>
  4053fc:	mov	w5, #0x4                   	// #4
  405400:	b	405558 <__fxstatat@plt+0x4088>
  405404:	add	w9, w8, #0x8
  405408:	cmn	w8, #0x8
  40540c:	str	w9, [x4, #24]
  405410:	b.gt	405420 <__fxstatat@plt+0x3f50>
  405414:	ldr	x10, [x4, #8]
  405418:	add	x8, x10, w8, sxtw
  40541c:	b	40542c <__fxstatat@plt+0x3f5c>
  405420:	ldr	x8, [x4]
  405424:	add	x10, x8, #0x8
  405428:	str	x10, [x4]
  40542c:	ldr	x8, [x8]
  405430:	str	x8, [sp, #40]
  405434:	cbz	x8, 405444 <__fxstatat@plt+0x3f74>
  405438:	tbnz	w9, #31, 40544c <__fxstatat@plt+0x3f7c>
  40543c:	mov	w8, w9
  405440:	b	405468 <__fxstatat@plt+0x3f98>
  405444:	mov	w5, #0x5                   	// #5
  405448:	b	405558 <__fxstatat@plt+0x4088>
  40544c:	add	w8, w9, #0x8
  405450:	cmn	w9, #0x8
  405454:	str	w8, [x4, #24]
  405458:	b.gt	405468 <__fxstatat@plt+0x3f98>
  40545c:	ldr	x10, [x4, #8]
  405460:	add	x9, x10, w9, sxtw
  405464:	b	405474 <__fxstatat@plt+0x3fa4>
  405468:	ldr	x9, [x4]
  40546c:	add	x10, x9, #0x8
  405470:	str	x10, [x4]
  405474:	ldr	x9, [x9]
  405478:	str	x9, [sp, #48]
  40547c:	cbz	x9, 40548c <__fxstatat@plt+0x3fbc>
  405480:	tbnz	w8, #31, 405494 <__fxstatat@plt+0x3fc4>
  405484:	mov	w9, w8
  405488:	b	4054b0 <__fxstatat@plt+0x3fe0>
  40548c:	mov	w5, #0x6                   	// #6
  405490:	b	405558 <__fxstatat@plt+0x4088>
  405494:	add	w9, w8, #0x8
  405498:	cmn	w8, #0x8
  40549c:	str	w9, [x4, #24]
  4054a0:	b.gt	4054b0 <__fxstatat@plt+0x3fe0>
  4054a4:	ldr	x10, [x4, #8]
  4054a8:	add	x8, x10, w8, sxtw
  4054ac:	b	4054bc <__fxstatat@plt+0x3fec>
  4054b0:	ldr	x8, [x4]
  4054b4:	add	x10, x8, #0x8
  4054b8:	str	x10, [x4]
  4054bc:	ldr	x8, [x8]
  4054c0:	str	x8, [sp, #56]
  4054c4:	cbz	x8, 4054d4 <__fxstatat@plt+0x4004>
  4054c8:	tbnz	w9, #31, 4054dc <__fxstatat@plt+0x400c>
  4054cc:	mov	w8, w9
  4054d0:	b	4054f8 <__fxstatat@plt+0x4028>
  4054d4:	mov	w5, #0x7                   	// #7
  4054d8:	b	405558 <__fxstatat@plt+0x4088>
  4054dc:	add	w8, w9, #0x8
  4054e0:	cmn	w9, #0x8
  4054e4:	str	w8, [x4, #24]
  4054e8:	b.gt	4054f8 <__fxstatat@plt+0x4028>
  4054ec:	ldr	x10, [x4, #8]
  4054f0:	add	x9, x10, w9, sxtw
  4054f4:	b	405504 <__fxstatat@plt+0x4034>
  4054f8:	ldr	x9, [x4]
  4054fc:	add	x10, x9, #0x8
  405500:	str	x10, [x4]
  405504:	ldr	x9, [x9]
  405508:	str	x9, [sp, #64]
  40550c:	cbz	x9, 405554 <__fxstatat@plt+0x4084>
  405510:	tbz	w8, #31, 405530 <__fxstatat@plt+0x4060>
  405514:	add	w9, w8, #0x8
  405518:	cmn	w8, #0x8
  40551c:	str	w9, [x4, #24]
  405520:	b.gt	405530 <__fxstatat@plt+0x4060>
  405524:	ldr	x9, [x4, #8]
  405528:	add	x8, x9, w8, sxtw
  40552c:	b	40553c <__fxstatat@plt+0x406c>
  405530:	ldr	x8, [x4]
  405534:	add	x9, x8, #0x8
  405538:	str	x9, [x4]
  40553c:	ldr	x8, [x8]
  405540:	str	x8, [sp, #72]
  405544:	cmp	x8, #0x0
  405548:	mov	w8, #0x9                   	// #9
  40554c:	cinc	x5, x8, ne  // ne = any
  405550:	b	405558 <__fxstatat@plt+0x4088>
  405554:	mov	w5, #0x8                   	// #8
  405558:	mov	x4, sp
  40555c:	bl	404f7c <__fxstatat@plt+0x3aac>
  405560:	ldp	x29, x30, [sp, #80]
  405564:	add	sp, sp, #0x60
  405568:	ret
  40556c:	sub	sp, sp, #0xf0
  405570:	stp	x29, x30, [sp, #224]
  405574:	add	x29, sp, #0xe0
  405578:	mov	x8, #0xffffffffffffffe0    	// #-32
  40557c:	mov	x9, sp
  405580:	sub	x10, x29, #0x60
  405584:	movk	x8, #0xff80, lsl #32
  405588:	add	x11, x29, #0x10
  40558c:	add	x9, x9, #0x80
  405590:	add	x10, x10, #0x20
  405594:	stp	x9, x8, [x29, #-16]
  405598:	stp	x11, x10, [x29, #-32]
  40559c:	stp	x4, x5, [x29, #-96]
  4055a0:	stp	x6, x7, [x29, #-80]
  4055a4:	stp	q0, q1, [sp]
  4055a8:	ldp	q0, q1, [x29, #-32]
  4055ac:	sub	x4, x29, #0x40
  4055b0:	stp	q2, q3, [sp, #32]
  4055b4:	stp	q4, q5, [sp, #64]
  4055b8:	stp	q6, q7, [sp, #96]
  4055bc:	stp	q0, q1, [x29, #-64]
  4055c0:	bl	405280 <__fxstatat@plt+0x3db0>
  4055c4:	ldp	x29, x30, [sp, #224]
  4055c8:	add	sp, sp, #0xf0
  4055cc:	ret
  4055d0:	stp	x29, x30, [sp, #-16]!
  4055d4:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4055d8:	add	x1, x1, #0xd63
  4055dc:	mov	w2, #0x5                   	// #5
  4055e0:	mov	x0, xzr
  4055e4:	mov	x29, sp
  4055e8:	bl	401460 <dcgettext@plt>
  4055ec:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4055f0:	mov	x1, x0
  4055f4:	add	x2, x2, #0xd78
  4055f8:	mov	w0, #0x1                   	// #1
  4055fc:	bl	401300 <__printf_chk@plt>
  405600:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405604:	add	x1, x1, #0xd8e
  405608:	mov	w2, #0x5                   	// #5
  40560c:	mov	x0, xzr
  405610:	bl	401460 <dcgettext@plt>
  405614:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  405618:	adrp	x3, 406000 <__fxstatat@plt+0x4b30>
  40561c:	mov	x1, x0
  405620:	add	x2, x2, #0x6ab
  405624:	add	x3, x3, #0x77d
  405628:	mov	w0, #0x1                   	// #1
  40562c:	bl	401300 <__printf_chk@plt>
  405630:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405634:	add	x1, x1, #0xda2
  405638:	mov	w2, #0x5                   	// #5
  40563c:	mov	x0, xzr
  405640:	bl	401460 <dcgettext@plt>
  405644:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  405648:	ldr	x1, [x8, #536]
  40564c:	ldp	x29, x30, [sp], #16
  405650:	b	401470 <fputs_unlocked@plt>
  405654:	stp	x29, x30, [sp, #-32]!
  405658:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40565c:	udiv	x8, x8, x1
  405660:	cmp	x8, x0
  405664:	str	x19, [sp, #16]
  405668:	mov	x29, sp
  40566c:	b.cc	405690 <__fxstatat@plt+0x41c0>  // b.lo, b.ul, b.last
  405670:	mul	x19, x1, x0
  405674:	mov	x0, x19
  405678:	bl	4012c0 <malloc@plt>
  40567c:	cbz	x19, 405684 <__fxstatat@plt+0x41b4>
  405680:	cbz	x0, 405690 <__fxstatat@plt+0x41c0>
  405684:	ldr	x19, [sp, #16]
  405688:	ldp	x29, x30, [sp], #32
  40568c:	ret
  405690:	bl	4059a8 <__fxstatat@plt+0x44d8>
  405694:	stp	x29, x30, [sp, #-32]!
  405698:	str	x19, [sp, #16]
  40569c:	mov	x29, sp
  4056a0:	mov	x19, x0
  4056a4:	bl	4012c0 <malloc@plt>
  4056a8:	cbz	x19, 4056b0 <__fxstatat@plt+0x41e0>
  4056ac:	cbz	x0, 4056bc <__fxstatat@plt+0x41ec>
  4056b0:	ldr	x19, [sp, #16]
  4056b4:	ldp	x29, x30, [sp], #32
  4056b8:	ret
  4056bc:	bl	4059a8 <__fxstatat@plt+0x44d8>
  4056c0:	stp	x29, x30, [sp, #-32]!
  4056c4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4056c8:	udiv	x8, x8, x2
  4056cc:	cmp	x8, x1
  4056d0:	str	x19, [sp, #16]
  4056d4:	mov	x29, sp
  4056d8:	b.cc	405710 <__fxstatat@plt+0x4240>  // b.lo, b.ul, b.last
  4056dc:	mul	x19, x2, x1
  4056e0:	cbz	x0, 4056f4 <__fxstatat@plt+0x4224>
  4056e4:	cbnz	x19, 4056f4 <__fxstatat@plt+0x4224>
  4056e8:	bl	401400 <free@plt>
  4056ec:	mov	x0, xzr
  4056f0:	b	405704 <__fxstatat@plt+0x4234>
  4056f4:	mov	x1, x19
  4056f8:	bl	401340 <realloc@plt>
  4056fc:	cbz	x19, 405704 <__fxstatat@plt+0x4234>
  405700:	cbz	x0, 405710 <__fxstatat@plt+0x4240>
  405704:	ldr	x19, [sp, #16]
  405708:	ldp	x29, x30, [sp], #32
  40570c:	ret
  405710:	bl	4059a8 <__fxstatat@plt+0x44d8>
  405714:	stp	x29, x30, [sp, #-32]!
  405718:	str	x19, [sp, #16]
  40571c:	mov	x19, x1
  405720:	mov	x29, sp
  405724:	cbz	x0, 405738 <__fxstatat@plt+0x4268>
  405728:	cbnz	x19, 405738 <__fxstatat@plt+0x4268>
  40572c:	bl	401400 <free@plt>
  405730:	mov	x0, xzr
  405734:	b	405748 <__fxstatat@plt+0x4278>
  405738:	mov	x1, x19
  40573c:	bl	401340 <realloc@plt>
  405740:	cbz	x19, 405748 <__fxstatat@plt+0x4278>
  405744:	cbz	x0, 405754 <__fxstatat@plt+0x4284>
  405748:	ldr	x19, [sp, #16]
  40574c:	ldp	x29, x30, [sp], #32
  405750:	ret
  405754:	bl	4059a8 <__fxstatat@plt+0x44d8>
  405758:	stp	x29, x30, [sp, #-32]!
  40575c:	ldr	x8, [x1]
  405760:	str	x19, [sp, #16]
  405764:	mov	x29, sp
  405768:	cbz	x0, 4057a0 <__fxstatat@plt+0x42d0>
  40576c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405770:	movk	x9, #0x5554
  405774:	udiv	x9, x9, x2
  405778:	cmp	x9, x8
  40577c:	b.ls	4057e8 <__fxstatat@plt+0x4318>  // b.plast
  405780:	add	x8, x8, x8, lsr #1
  405784:	add	x8, x8, #0x1
  405788:	mul	x19, x8, x2
  40578c:	str	x8, [x1]
  405790:	cbnz	x19, 4057cc <__fxstatat@plt+0x42fc>
  405794:	bl	401400 <free@plt>
  405798:	mov	x0, xzr
  40579c:	b	4057dc <__fxstatat@plt+0x430c>
  4057a0:	cbnz	x8, 4057b4 <__fxstatat@plt+0x42e4>
  4057a4:	mov	w8, #0x80                  	// #128
  4057a8:	udiv	x8, x8, x2
  4057ac:	cmp	x2, #0x80
  4057b0:	cinc	x8, x8, hi  // hi = pmore
  4057b4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4057b8:	udiv	x9, x9, x2
  4057bc:	cmp	x9, x8
  4057c0:	b.cc	4057e8 <__fxstatat@plt+0x4318>  // b.lo, b.ul, b.last
  4057c4:	mul	x19, x8, x2
  4057c8:	str	x8, [x1]
  4057cc:	mov	x1, x19
  4057d0:	bl	401340 <realloc@plt>
  4057d4:	cbz	x19, 4057dc <__fxstatat@plt+0x430c>
  4057d8:	cbz	x0, 4057e8 <__fxstatat@plt+0x4318>
  4057dc:	ldr	x19, [sp, #16]
  4057e0:	ldp	x29, x30, [sp], #32
  4057e4:	ret
  4057e8:	bl	4059a8 <__fxstatat@plt+0x44d8>
  4057ec:	stp	x29, x30, [sp, #-32]!
  4057f0:	str	x19, [sp, #16]
  4057f4:	mov	x29, sp
  4057f8:	mov	x19, x0
  4057fc:	bl	4012c0 <malloc@plt>
  405800:	cbz	x19, 405808 <__fxstatat@plt+0x4338>
  405804:	cbz	x0, 405814 <__fxstatat@plt+0x4344>
  405808:	ldr	x19, [sp, #16]
  40580c:	ldp	x29, x30, [sp], #32
  405810:	ret
  405814:	bl	4059a8 <__fxstatat@plt+0x44d8>
  405818:	stp	x29, x30, [sp, #-32]!
  40581c:	str	x19, [sp, #16]
  405820:	ldr	x19, [x1]
  405824:	mov	x29, sp
  405828:	cbz	x0, 405858 <__fxstatat@plt+0x4388>
  40582c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  405830:	movk	x8, #0x5554
  405834:	cmp	x19, x8
  405838:	b.cs	405888 <__fxstatat@plt+0x43b8>  // b.hs, b.nlast
  40583c:	add	x8, x19, x19, lsr #1
  405840:	adds	x19, x8, #0x1
  405844:	str	x19, [x1]
  405848:	b.ne	40586c <__fxstatat@plt+0x439c>  // b.any
  40584c:	bl	401400 <free@plt>
  405850:	mov	x0, xzr
  405854:	b	40587c <__fxstatat@plt+0x43ac>
  405858:	cbz	x19, 405864 <__fxstatat@plt+0x4394>
  40585c:	tbz	x19, #63, 405868 <__fxstatat@plt+0x4398>
  405860:	b	405888 <__fxstatat@plt+0x43b8>
  405864:	mov	w19, #0x80                  	// #128
  405868:	str	x19, [x1]
  40586c:	mov	x1, x19
  405870:	bl	401340 <realloc@plt>
  405874:	cbz	x19, 40587c <__fxstatat@plt+0x43ac>
  405878:	cbz	x0, 405888 <__fxstatat@plt+0x43b8>
  40587c:	ldr	x19, [sp, #16]
  405880:	ldp	x29, x30, [sp], #32
  405884:	ret
  405888:	bl	4059a8 <__fxstatat@plt+0x44d8>
  40588c:	stp	x29, x30, [sp, #-32]!
  405890:	stp	x20, x19, [sp, #16]
  405894:	mov	x29, sp
  405898:	mov	x19, x0
  40589c:	bl	4012c0 <malloc@plt>
  4058a0:	mov	x20, x0
  4058a4:	cbz	x19, 4058ac <__fxstatat@plt+0x43dc>
  4058a8:	cbz	x20, 4058cc <__fxstatat@plt+0x43fc>
  4058ac:	mov	x0, x20
  4058b0:	mov	w1, wzr
  4058b4:	mov	x2, x19
  4058b8:	bl	401310 <memset@plt>
  4058bc:	mov	x0, x20
  4058c0:	ldp	x20, x19, [sp, #16]
  4058c4:	ldp	x29, x30, [sp], #32
  4058c8:	ret
  4058cc:	bl	4059a8 <__fxstatat@plt+0x44d8>
  4058d0:	stp	x29, x30, [sp, #-16]!
  4058d4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4058d8:	udiv	x8, x8, x1
  4058dc:	cmp	x8, x0
  4058e0:	mov	x29, sp
  4058e4:	b.cc	4058f8 <__fxstatat@plt+0x4428>  // b.lo, b.ul, b.last
  4058e8:	bl	405a30 <__fxstatat@plt+0x4560>
  4058ec:	cbz	x0, 4058f8 <__fxstatat@plt+0x4428>
  4058f0:	ldp	x29, x30, [sp], #16
  4058f4:	ret
  4058f8:	bl	4059a8 <__fxstatat@plt+0x44d8>
  4058fc:	stp	x29, x30, [sp, #-48]!
  405900:	stp	x20, x19, [sp, #32]
  405904:	mov	x20, x0
  405908:	mov	x0, x1
  40590c:	str	x21, [sp, #16]
  405910:	mov	x29, sp
  405914:	mov	x19, x1
  405918:	bl	4012c0 <malloc@plt>
  40591c:	mov	x21, x0
  405920:	cbz	x19, 405928 <__fxstatat@plt+0x4458>
  405924:	cbz	x21, 40594c <__fxstatat@plt+0x447c>
  405928:	mov	x0, x21
  40592c:	mov	x1, x20
  405930:	mov	x2, x19
  405934:	bl	4011e0 <memcpy@plt>
  405938:	mov	x0, x21
  40593c:	ldp	x20, x19, [sp, #32]
  405940:	ldr	x21, [sp, #16]
  405944:	ldp	x29, x30, [sp], #48
  405948:	ret
  40594c:	bl	4059a8 <__fxstatat@plt+0x44d8>
  405950:	stp	x29, x30, [sp, #-48]!
  405954:	str	x21, [sp, #16]
  405958:	stp	x20, x19, [sp, #32]
  40595c:	mov	x29, sp
  405960:	mov	x19, x0
  405964:	bl	401220 <strlen@plt>
  405968:	add	x20, x0, #0x1
  40596c:	mov	x0, x20
  405970:	bl	4012c0 <malloc@plt>
  405974:	mov	x21, x0
  405978:	cbz	x20, 405980 <__fxstatat@plt+0x44b0>
  40597c:	cbz	x21, 4059a4 <__fxstatat@plt+0x44d4>
  405980:	mov	x0, x21
  405984:	mov	x1, x19
  405988:	mov	x2, x20
  40598c:	bl	4011e0 <memcpy@plt>
  405990:	mov	x0, x21
  405994:	ldp	x20, x19, [sp, #32]
  405998:	ldr	x21, [sp, #16]
  40599c:	ldp	x29, x30, [sp], #48
  4059a0:	ret
  4059a4:	bl	4059a8 <__fxstatat@plt+0x44d8>
  4059a8:	stp	x29, x30, [sp, #-32]!
  4059ac:	str	x19, [sp, #16]
  4059b0:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4059b4:	ldr	w19, [x8, #416]
  4059b8:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4059bc:	add	x1, x1, #0xe12
  4059c0:	mov	w2, #0x5                   	// #5
  4059c4:	mov	x0, xzr
  4059c8:	mov	x29, sp
  4059cc:	bl	401460 <dcgettext@plt>
  4059d0:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4059d4:	mov	x3, x0
  4059d8:	add	x2, x2, #0x8bd
  4059dc:	mov	w0, w19
  4059e0:	mov	w1, wzr
  4059e4:	bl	401240 <error@plt>
  4059e8:	bl	401370 <abort@plt>
  4059ec:	stp	x29, x30, [sp, #-32]!
  4059f0:	mov	x0, xzr
  4059f4:	mov	x1, xzr
  4059f8:	str	x19, [sp, #16]
  4059fc:	mov	x29, sp
  405a00:	bl	401210 <getcwd@plt>
  405a04:	mov	x19, x0
  405a08:	cbnz	x0, 405a1c <__fxstatat@plt+0x454c>
  405a0c:	bl	4014a0 <__errno_location@plt>
  405a10:	ldr	w8, [x0]
  405a14:	cmp	w8, #0xc
  405a18:	b.eq	405a2c <__fxstatat@plt+0x455c>  // b.none
  405a1c:	mov	x0, x19
  405a20:	ldr	x19, [sp, #16]
  405a24:	ldp	x29, x30, [sp], #32
  405a28:	ret
  405a2c:	bl	4059a8 <__fxstatat@plt+0x44d8>
  405a30:	mov	x8, x1
  405a34:	mov	w1, #0x1                   	// #1
  405a38:	mov	w9, #0x1                   	// #1
  405a3c:	cbz	x0, 405a74 <__fxstatat@plt+0x45a4>
  405a40:	cbz	x8, 405a74 <__fxstatat@plt+0x45a4>
  405a44:	umulh	x10, x8, x0
  405a48:	mov	x1, x8
  405a4c:	mov	x9, x0
  405a50:	cbz	x10, 405a74 <__fxstatat@plt+0x45a4>
  405a54:	stp	x29, x30, [sp, #-16]!
  405a58:	mov	x29, sp
  405a5c:	bl	4014a0 <__errno_location@plt>
  405a60:	mov	w8, #0xc                   	// #12
  405a64:	str	w8, [x0]
  405a68:	mov	x0, xzr
  405a6c:	ldp	x29, x30, [sp], #16
  405a70:	ret
  405a74:	mov	x0, x9
  405a78:	b	401320 <calloc@plt>
  405a7c:	sub	sp, sp, #0x40
  405a80:	stp	x29, x30, [sp, #16]
  405a84:	add	x29, sp, #0x10
  405a88:	cmp	x0, #0x0
  405a8c:	sub	x8, x29, #0x4
  405a90:	stp	x20, x19, [sp, #48]
  405a94:	csel	x20, x8, x0, eq  // eq = none
  405a98:	mov	x0, x20
  405a9c:	stp	x22, x21, [sp, #32]
  405aa0:	mov	x22, x2
  405aa4:	mov	x19, x1
  405aa8:	bl	4011d0 <mbrtowc@plt>
  405aac:	mov	x21, x0
  405ab0:	cbz	x22, 405ad4 <__fxstatat@plt+0x4604>
  405ab4:	cmn	x21, #0x2
  405ab8:	b.cc	405ad4 <__fxstatat@plt+0x4604>  // b.lo, b.ul, b.last
  405abc:	mov	w0, wzr
  405ac0:	bl	405cfc <__fxstatat@plt+0x482c>
  405ac4:	tbnz	w0, #0, 405ad4 <__fxstatat@plt+0x4604>
  405ac8:	ldrb	w8, [x19]
  405acc:	mov	w21, #0x1                   	// #1
  405ad0:	str	w8, [x20]
  405ad4:	mov	x0, x21
  405ad8:	ldp	x20, x19, [sp, #48]
  405adc:	ldp	x22, x21, [sp, #32]
  405ae0:	ldp	x29, x30, [sp, #16]
  405ae4:	add	sp, sp, #0x40
  405ae8:	ret
  405aec:	stp	x29, x30, [sp, #-48]!
  405af0:	str	x21, [sp, #16]
  405af4:	stp	x20, x19, [sp, #32]
  405af8:	mov	x29, sp
  405afc:	mov	x20, x0
  405b00:	bl	401280 <__fpending@plt>
  405b04:	ldr	w21, [x20]
  405b08:	mov	x19, x0
  405b0c:	mov	x0, x20
  405b10:	bl	405dc4 <__fxstatat@plt+0x48f4>
  405b14:	mov	w8, w0
  405b18:	tbnz	w21, #5, 405b40 <__fxstatat@plt+0x4670>
  405b1c:	cmp	w8, #0x0
  405b20:	csetm	w0, ne  // ne = any
  405b24:	cbnz	x19, 405b50 <__fxstatat@plt+0x4680>
  405b28:	cbz	w8, 405b50 <__fxstatat@plt+0x4680>
  405b2c:	bl	4014a0 <__errno_location@plt>
  405b30:	ldr	w8, [x0]
  405b34:	cmp	w8, #0x9
  405b38:	csetm	w0, ne  // ne = any
  405b3c:	b	405b50 <__fxstatat@plt+0x4680>
  405b40:	cbnz	w8, 405b4c <__fxstatat@plt+0x467c>
  405b44:	bl	4014a0 <__errno_location@plt>
  405b48:	str	wzr, [x0]
  405b4c:	mov	w0, #0xffffffff            	// #-1
  405b50:	ldp	x20, x19, [sp, #32]
  405b54:	ldr	x21, [sp, #16]
  405b58:	ldp	x29, x30, [sp], #48
  405b5c:	ret
  405b60:	stp	x29, x30, [sp, #-16]!
  405b64:	mov	x29, sp
  405b68:	bl	405bd4 <__fxstatat@plt+0x4704>
  405b6c:	cbz	x0, 405b78 <__fxstatat@plt+0x46a8>
  405b70:	ldp	x29, x30, [sp], #16
  405b74:	ret
  405b78:	bl	4059a8 <__fxstatat@plt+0x44d8>
  405b7c:	stp	x29, x30, [sp, #-48]!
  405b80:	str	x21, [sp, #16]
  405b84:	stp	x20, x19, [sp, #32]
  405b88:	mov	x20, x0
  405b8c:	ldrb	w8, [x20], #-1
  405b90:	mov	x29, sp
  405b94:	mov	x19, x0
  405b98:	cmp	w8, #0x2f
  405b9c:	cset	w21, eq  // eq = none
  405ba0:	bl	405c6c <__fxstatat@plt+0x479c>
  405ba4:	sub	x8, x0, x19
  405ba8:	mov	x0, x8
  405bac:	cmp	x8, x21
  405bb0:	b.ls	405bc4 <__fxstatat@plt+0x46f4>  // b.plast
  405bb4:	ldrb	w8, [x20, x0]
  405bb8:	cmp	w8, #0x2f
  405bbc:	sub	x8, x0, #0x1
  405bc0:	b.eq	405ba8 <__fxstatat@plt+0x46d8>  // b.none
  405bc4:	ldp	x20, x19, [sp, #32]
  405bc8:	ldr	x21, [sp, #16]
  405bcc:	ldp	x29, x30, [sp], #48
  405bd0:	ret
  405bd4:	stp	x29, x30, [sp, #-48]!
  405bd8:	stp	x22, x21, [sp, #16]
  405bdc:	stp	x20, x19, [sp, #32]
  405be0:	mov	x21, x0
  405be4:	ldrb	w8, [x21], #-1
  405be8:	mov	x29, sp
  405bec:	mov	x19, x0
  405bf0:	cmp	w8, #0x2f
  405bf4:	cset	w22, eq  // eq = none
  405bf8:	bl	405c6c <__fxstatat@plt+0x479c>
  405bfc:	sub	x8, x0, x19
  405c00:	mov	x20, x8
  405c04:	cmp	x8, x22
  405c08:	b.ls	405c1c <__fxstatat@plt+0x474c>  // b.plast
  405c0c:	ldrb	w8, [x21, x20]
  405c10:	cmp	w8, #0x2f
  405c14:	sub	x8, x20, #0x1
  405c18:	b.eq	405c00 <__fxstatat@plt+0x4730>  // b.none
  405c1c:	cmp	x20, #0x0
  405c20:	cinc	x8, x20, eq  // eq = none
  405c24:	add	x0, x8, #0x1
  405c28:	bl	4012c0 <malloc@plt>
  405c2c:	mov	x21, x0
  405c30:	cbz	x0, 405c58 <__fxstatat@plt+0x4788>
  405c34:	mov	x0, x21
  405c38:	mov	x1, x19
  405c3c:	mov	x2, x20
  405c40:	bl	4011e0 <memcpy@plt>
  405c44:	cbnz	x20, 405c54 <__fxstatat@plt+0x4784>
  405c48:	mov	w8, #0x2e                  	// #46
  405c4c:	mov	w20, #0x1                   	// #1
  405c50:	strb	w8, [x21]
  405c54:	strb	wzr, [x21, x20]
  405c58:	mov	x0, x21
  405c5c:	ldp	x20, x19, [sp, #32]
  405c60:	ldp	x22, x21, [sp, #16]
  405c64:	ldp	x29, x30, [sp], #48
  405c68:	ret
  405c6c:	sub	x0, x0, #0x1
  405c70:	ldrb	w10, [x0, #1]!
  405c74:	cmp	w10, #0x2f
  405c78:	b.eq	405c70 <__fxstatat@plt+0x47a0>  // b.none
  405c7c:	mov	w8, wzr
  405c80:	mov	x9, x0
  405c84:	b	405c90 <__fxstatat@plt+0x47c0>
  405c88:	ldrb	w10, [x9, #1]!
  405c8c:	mov	w8, #0x1                   	// #1
  405c90:	and	w10, w10, #0xff
  405c94:	cmp	w10, #0x2f
  405c98:	b.eq	405c88 <__fxstatat@plt+0x47b8>  // b.none
  405c9c:	cbz	w10, 405cb4 <__fxstatat@plt+0x47e4>
  405ca0:	tst	w8, #0x1
  405ca4:	csel	x0, x9, x0, ne  // ne = any
  405ca8:	ldrb	w10, [x9, #1]!
  405cac:	mov	w8, wzr
  405cb0:	b	405c90 <__fxstatat@plt+0x47c0>
  405cb4:	ret
  405cb8:	stp	x29, x30, [sp, #-32]!
  405cbc:	str	x19, [sp, #16]
  405cc0:	mov	x29, sp
  405cc4:	mov	x19, x0
  405cc8:	bl	401220 <strlen@plt>
  405ccc:	mov	x8, x0
  405cd0:	sub	x9, x19, #0x1
  405cd4:	mov	x0, x8
  405cd8:	cmp	x8, #0x2
  405cdc:	b.cc	405cf0 <__fxstatat@plt+0x4820>  // b.lo, b.ul, b.last
  405ce0:	ldrb	w8, [x9, x0]
  405ce4:	cmp	w8, #0x2f
  405ce8:	sub	x8, x0, #0x1
  405cec:	b.eq	405cd4 <__fxstatat@plt+0x4804>  // b.none
  405cf0:	ldr	x19, [sp, #16]
  405cf4:	ldp	x29, x30, [sp], #32
  405cf8:	ret
  405cfc:	stp	x29, x30, [sp, #-32]!
  405d00:	mov	x1, xzr
  405d04:	str	x19, [sp, #16]
  405d08:	mov	x29, sp
  405d0c:	bl	4014c0 <setlocale@plt>
  405d10:	cbz	x0, 405d3c <__fxstatat@plt+0x486c>
  405d14:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405d18:	add	x1, x1, #0xe23
  405d1c:	mov	x19, x0
  405d20:	bl	4013d0 <strcmp@plt>
  405d24:	cbz	w0, 405d44 <__fxstatat@plt+0x4874>
  405d28:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405d2c:	add	x1, x1, #0xe25
  405d30:	mov	x0, x19
  405d34:	bl	4013d0 <strcmp@plt>
  405d38:	cbz	w0, 405d44 <__fxstatat@plt+0x4874>
  405d3c:	mov	w0, #0x1                   	// #1
  405d40:	b	405d48 <__fxstatat@plt+0x4878>
  405d44:	mov	w0, wzr
  405d48:	ldr	x19, [sp, #16]
  405d4c:	ldp	x29, x30, [sp], #32
  405d50:	ret
  405d54:	ldrb	w9, [x0]
  405d58:	cbz	w9, 405d78 <__fxstatat@plt+0x48a8>
  405d5c:	mov	x8, xzr
  405d60:	add	x10, x0, #0x1
  405d64:	ror	x8, x8, #55
  405d68:	add	x8, x8, w9, uxtb
  405d6c:	ldrb	w9, [x10], #1
  405d70:	cbnz	w9, 405d64 <__fxstatat@plt+0x4894>
  405d74:	b	405d7c <__fxstatat@plt+0x48ac>
  405d78:	mov	x8, xzr
  405d7c:	udiv	x9, x8, x1
  405d80:	msub	x0, x9, x1, x8
  405d84:	ret
  405d88:	stp	x29, x30, [sp, #-16]!
  405d8c:	mov	w0, #0xe                   	// #14
  405d90:	mov	x29, sp
  405d94:	bl	4012b0 <nl_langinfo@plt>
  405d98:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  405d9c:	add	x8, x8, #0xbe7
  405da0:	cmp	x0, #0x0
  405da4:	csel	x8, x8, x0, eq  // eq = none
  405da8:	ldrb	w9, [x8]
  405dac:	adrp	x10, 406000 <__fxstatat@plt+0x4b30>
  405db0:	add	x10, x10, #0xe2b
  405db4:	cmp	w9, #0x0
  405db8:	csel	x0, x10, x8, eq  // eq = none
  405dbc:	ldp	x29, x30, [sp], #16
  405dc0:	ret
  405dc4:	stp	x29, x30, [sp, #-48]!
  405dc8:	str	x21, [sp, #16]
  405dcc:	stp	x20, x19, [sp, #32]
  405dd0:	mov	x29, sp
  405dd4:	mov	x19, x0
  405dd8:	bl	401290 <fileno@plt>
  405ddc:	tbnz	w0, #31, 405e44 <__fxstatat@plt+0x4974>
  405de0:	mov	x0, x19
  405de4:	bl	401480 <__freading@plt>
  405de8:	cbz	w0, 405e08 <__fxstatat@plt+0x4938>
  405dec:	mov	x0, x19
  405df0:	bl	401290 <fileno@plt>
  405df4:	mov	w2, #0x1                   	// #1
  405df8:	mov	x1, xzr
  405dfc:	bl	401270 <lseek@plt>
  405e00:	cmn	x0, #0x1
  405e04:	b.eq	405e44 <__fxstatat@plt+0x4974>  // b.none
  405e08:	mov	x0, x19
  405e0c:	bl	405e58 <__fxstatat@plt+0x4988>
  405e10:	cbz	w0, 405e44 <__fxstatat@plt+0x4974>
  405e14:	bl	4014a0 <__errno_location@plt>
  405e18:	ldr	w21, [x0]
  405e1c:	mov	x20, x0
  405e20:	mov	x0, x19
  405e24:	bl	4012a0 <fclose@plt>
  405e28:	cbz	w21, 405e34 <__fxstatat@plt+0x4964>
  405e2c:	mov	w0, #0xffffffff            	// #-1
  405e30:	str	w21, [x20]
  405e34:	ldp	x20, x19, [sp, #32]
  405e38:	ldr	x21, [sp, #16]
  405e3c:	ldp	x29, x30, [sp], #48
  405e40:	ret
  405e44:	mov	x0, x19
  405e48:	ldp	x20, x19, [sp, #32]
  405e4c:	ldr	x21, [sp, #16]
  405e50:	ldp	x29, x30, [sp], #48
  405e54:	b	4012a0 <fclose@plt>
  405e58:	stp	x29, x30, [sp, #-32]!
  405e5c:	str	x19, [sp, #16]
  405e60:	mov	x19, x0
  405e64:	mov	x29, sp
  405e68:	cbz	x0, 405e90 <__fxstatat@plt+0x49c0>
  405e6c:	mov	x0, x19
  405e70:	bl	401480 <__freading@plt>
  405e74:	cbz	w0, 405e90 <__fxstatat@plt+0x49c0>
  405e78:	ldrb	w8, [x19, #1]
  405e7c:	tbz	w8, #0, 405e90 <__fxstatat@plt+0x49c0>
  405e80:	mov	w2, #0x1                   	// #1
  405e84:	mov	x0, x19
  405e88:	mov	x1, xzr
  405e8c:	bl	405ea0 <__fxstatat@plt+0x49d0>
  405e90:	mov	x0, x19
  405e94:	ldr	x19, [sp, #16]
  405e98:	ldp	x29, x30, [sp], #32
  405e9c:	b	401440 <fflush@plt>
  405ea0:	stp	x29, x30, [sp, #-48]!
  405ea4:	str	x21, [sp, #16]
  405ea8:	stp	x20, x19, [sp, #32]
  405eac:	ldp	x9, x8, [x0, #8]
  405eb0:	mov	w20, w2
  405eb4:	mov	x19, x0
  405eb8:	mov	x21, x1
  405ebc:	cmp	x8, x9
  405ec0:	mov	x29, sp
  405ec4:	b.ne	405edc <__fxstatat@plt+0x4a0c>  // b.any
  405ec8:	ldp	x9, x8, [x19, #32]
  405ecc:	cmp	x8, x9
  405ed0:	b.ne	405edc <__fxstatat@plt+0x4a0c>  // b.any
  405ed4:	ldr	x8, [x19, #72]
  405ed8:	cbz	x8, 405ef8 <__fxstatat@plt+0x4a28>
  405edc:	mov	x0, x19
  405ee0:	mov	x1, x21
  405ee4:	mov	w2, w20
  405ee8:	ldp	x20, x19, [sp, #32]
  405eec:	ldr	x21, [sp, #16]
  405ef0:	ldp	x29, x30, [sp], #48
  405ef4:	b	4013f0 <fseeko@plt>
  405ef8:	mov	x0, x19
  405efc:	bl	401290 <fileno@plt>
  405f00:	mov	x1, x21
  405f04:	mov	w2, w20
  405f08:	bl	401270 <lseek@plt>
  405f0c:	cmn	x0, #0x1
  405f10:	b.eq	405f2c <__fxstatat@plt+0x4a5c>  // b.none
  405f14:	ldr	w9, [x19]
  405f18:	mov	x8, x0
  405f1c:	mov	w0, wzr
  405f20:	str	x8, [x19, #144]
  405f24:	and	w9, w9, #0xffffffef
  405f28:	str	w9, [x19]
  405f2c:	ldp	x20, x19, [sp, #32]
  405f30:	ldr	x21, [sp, #16]
  405f34:	ldp	x29, x30, [sp], #48
  405f38:	ret
  405f3c:	nop
  405f40:	stp	x29, x30, [sp, #-64]!
  405f44:	mov	x29, sp
  405f48:	stp	x19, x20, [sp, #16]
  405f4c:	adrp	x20, 417000 <__fxstatat@plt+0x15b30>
  405f50:	add	x20, x20, #0xdf0
  405f54:	stp	x21, x22, [sp, #32]
  405f58:	adrp	x21, 417000 <__fxstatat@plt+0x15b30>
  405f5c:	add	x21, x21, #0xde8
  405f60:	sub	x20, x20, x21
  405f64:	mov	w22, w0
  405f68:	stp	x23, x24, [sp, #48]
  405f6c:	mov	x23, x1
  405f70:	mov	x24, x2
  405f74:	bl	401190 <mbrtowc@plt-0x40>
  405f78:	cmp	xzr, x20, asr #3
  405f7c:	b.eq	405fa8 <__fxstatat@plt+0x4ad8>  // b.none
  405f80:	asr	x20, x20, #3
  405f84:	mov	x19, #0x0                   	// #0
  405f88:	ldr	x3, [x21, x19, lsl #3]
  405f8c:	mov	x2, x24
  405f90:	add	x19, x19, #0x1
  405f94:	mov	x1, x23
  405f98:	mov	w0, w22
  405f9c:	blr	x3
  405fa0:	cmp	x20, x19
  405fa4:	b.ne	405f88 <__fxstatat@plt+0x4ab8>  // b.any
  405fa8:	ldp	x19, x20, [sp, #16]
  405fac:	ldp	x21, x22, [sp, #32]
  405fb0:	ldp	x23, x24, [sp, #48]
  405fb4:	ldp	x29, x30, [sp], #64
  405fb8:	ret
  405fbc:	nop
  405fc0:	ret
  405fc4:	nop
  405fc8:	adrp	x2, 418000 <__fxstatat@plt+0x16b30>
  405fcc:	mov	x1, #0x0                   	// #0
  405fd0:	ldr	x2, [x2, #400]
  405fd4:	b	401260 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405fd8 <.fini>:
  405fd8:	stp	x29, x30, [sp, #-16]!
  405fdc:	mov	x29, sp
  405fe0:	ldp	x29, x30, [sp], #16
  405fe4:	ret
