acom -reorder -O3 -e 100 -work decoder -2002  $dsn/src/3-to-8-decoder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/decoder/src/3-to-8-decoder.vhd
# Compile Entity "decoder3to8"
# Compile Architecture "Behavioral" of Entity "decoder3to8"
# Top-level unit(s) detected:
# Entity => decoder3to8
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work decoder -2002  $dsn/src/TestBench/decoder3to8_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/decoder/src/TestBench/decoder3to8_TB.vhd
# Compile Entity "decoder3to8_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "decoder3to8_tb"
# Compile Configuration "TESTBENCH_FOR_decoder3to8"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
SetActiveLib -work
comp -include "$dsn\src\3-to-8-decoder.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/decoder/src/3-to-8-decoder.vhd
# Compile Entity "decoder3to8"
# Compile Architecture "Behavioral" of Entity "decoder3to8"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\decoder3to8_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/decoder/src/TestBench/decoder3to8_TB.vhd
# Compile Entity "decoder3to8_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "decoder3to8_tb"
# Compile Configuration "TESTBENCH_FOR_decoder3to8"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
asim +access +r TESTBENCH_FOR_decoder3to8 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 1.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5439 kB (elbread=427 elab2=4873 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location E:\education\Computer-Aided design\my_designs\CADHW02\decoder\src\wave.asdb
#  04:08 ».Ÿ, ‘‰»Â, 26 ¬»«‰ 1403
#  Simulation has been initialized
wave 
wave -noreg en
wave -noreg sel
wave -noreg y
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\decoder3to8_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_decoder3to8 
# VSIM: 3 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/education/Computer-Aided design/my_designs/CADHW02/decoder/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'E:/education/Computer-Aideddesign/my_designs/CADHW02/decoder/src/decoderWave.awc' connected to 'E:/education/Computer-Aideddesign/my_designs/CADHW02/decoder/src/decoderWave.asdb'.
# Adding file E:\education\Computer-Aideddesign\my_designs\CADHW02\decoder\src\decoderWave.asdb ... Done
# Adding file E:\education\Computer-Aideddesign\my_designs\CADHW02\decoder\src\decoderWave.awc ... Done
acom -O3 -e 100 -work decoder -2002  $dsn/src/custom_circuit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/decoder/src/custom_circuit.vhd
# Compile Entity "circuit_with_xor_and"
# Compile Architecture "Behavioral" of Entity "circuit_with_xor_and"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work decoder -2002  $dsn/src/TestBench/circuit_with_xor_and_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/decoder/src/TestBench/circuit_with_xor_and_TB.vhd
# Compile Entity "circuit_with_xor_and_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "circuit_with_xor_and_tb"
# Compile Configuration "TESTBENCH_FOR_circuit_with_xor_and"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\custom_circuit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/decoder/src/custom_circuit.vhd
# Compile Entity "circuit_with_xor_and"
# Compile Architecture "Behavioral" of Entity "circuit_with_xor_and"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
comp -include "$dsn\src\TestBench\circuit_with_xor_and_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/education/Computer-Aided design/my_designs/CADHW02/decoder/src/TestBench/circuit_with_xor_and_TB.vhd
# Compile Entity "circuit_with_xor_and_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "circuit_with_xor_and_tb"
# Compile Configuration "TESTBENCH_FOR_circuit_with_xor_and"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim +access +r TESTBENCH_FOR_circuit_with_xor_and 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6463 kB (elbread=427 elab2=5897 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location E:\education\Computer-Aided design\my_designs\CADHW02\decoder\src\wave.asdb
#  04:19 ».Ÿ, ‘‰»Â, 26 ¬»«‰ 1403
#  Simulation has been initialized
wave 
wave -noreg en
wave -noreg sel
wave -noreg full_decoder_out
wave -noreg out_final
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\circuit_with_xor_and_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_circuit_with_xor_and 
# VSIM: 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/education/Computer-Aided design/my_designs/CADHW02/decoder/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Design: Design "sixteen_bit_arithmetic" has been set as active.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
