
/* ****************************************************************
 *        CADENCE                    Copyright (c) 2001-2018      *
 *                                   Cadence Design Systems, Inc. *
 *                                   All rights reserved.         *
 ******************************************************************
 *  The values calculated from this script are meant to be        *
 *  representative programmings.   The values may not reflect the *
 *  actual required programming for production use.   Please      *
 *  closely review all programmed values for technical accuracy   *
 *  before use in production parts.                               *
 ******************************************************************
 *
 *   Module:         regconfig.h
 *   Documentation:  Register programming header file
 *
 ******************************************************************
 ******************************************************************
 * WARNING:  This file was automatically generated.  Manual
 * editing may result in undetermined behavior.
 ******************************************************************
 ******************************************************************/
// REL: texas.dallas.tsmc16ffc-J7_LPDDR4_32b_EW__20181115



// ********************************************************************
// Option: IP    : IP Mode                       = PI
// Option: BL    : Burst Length                  = 16
// Option: CL    : CAS Latency                   = 6,36,36
// Option: MHZ   : Simulation MHz                = 50,2133,2133
// Option: AP    : Auto Precharge Mode     (0/1) = 0
// Option: DLLBP : DLL Bypass Mode         (0/1) = 0
// Option: HALF  : Half-Memory Support     (0/1) = 0
// Option: RDIMM : Registered Dimm Support (0/1) = 0
// Option: RSV2  : Reserved                  (0) = 0
// Option: PREAM : Preamble Support    (0/1/2/3) = 0
// Option: BOF   : Burst On the Fly        (0/1) = 0
// Option: WLS   : Write Latency Set       (0/1) = 0
// Option: TCK   : Simulation period in ns       =
// Option: WRDBIEN : Write DBI Enable       (0/1) = 0
// Option: RDDBIEN : Read DBI Enable       (0/1) = 0
// Option: RDPSTMBLE : RD Postamble En      (0/1) = 0
// Option: WRPSTMBLE : WR Postamble En      (0/1) = 0
// Option: CRC : CRC En      (0/1) = 0
// Option: SOMA  : Memory-SOMA file(s)           = memory/mt53d1024m32d4_046_16Gbit.xml,memory/mt53d1024m32d4_046_16Gbit.xml,memory/mt53d1024m32d4_046_16Gbit.xml
// Option: PL    : CA Parity Latency              = -1
// ********************************************************************
// Memory: mt53d1024m32d4_046_16Gbit.xml
// Memory: mt53d1024m32d4_046_16Gbit.xml
// ********************************************************************


#define               DENALI_PI_00_DATA 0x00000b00 // PI_DRAM_CLASS:RW:8:4:=0x0b PI_START:RW:0:1:=0x00
#define               DENALI_PI_01_DATA 0x00000000 // PI_VERSION:RD:0:64:=0x00000000
#define               DENALI_PI_02_DATA 0x00000000 // PI_VERSION:RD:0:64:=0x00000000
#define               DENALI_PI_03_DATA 0x00000000 // PI_ID:RD:0:16:=0x0000
#define               DENALI_PI_04_DATA 0x00000000 //
#define               DENALI_PI_05_DATA 0x00000101 // PI_NOTCARE_PHYUPD:RW:16:1:=0x00 PI_INIT_LVL_EN:RW:8:1:=0x01 PI_NORMAL_LVL_SEQ:RW:0:1:=0x01
#define               DENALI_PI_06_DATA 0x00640000 // PI_TRAIN_ALL_FREQ_REQ:WR:24:1:=0x00 RESERVED:RW_D:16:8:=0x64 PI_TCMD_GAP:RW:0:16:=0x0000
#define               DENALI_PI_07_DATA 0x00000001 // PI_DFI_PHYMSTR_STATE_SEL_R:RW:24:1:=0x00 PI_DFI_PHYMSTR_CS_STATE_R:RW:16:1:=0x00 PI_DFI_PHYMSTR_TYPE:RW:8:2:=0x00 PI_DFI_VERSION:RW:0:1:=0x01
#define               DENALI_PI_08_DATA 0x00000000 // PI_TDFI_PHYMSTR_MAX:RD:0:32:=0x00000000
#define               DENALI_PI_09_DATA 0x00000000 // PI_TDFI_PHYMSTR_RESP:RD:0:20:=0x000000
#define               DENALI_PI_10_DATA 0x00000000 // PI_TDFI_PHYUPD_RESP:RD:0:20:=0x000000
#define               DENALI_PI_11_DATA 0x00000000 // PI_TDFI_PHYUPD_MAX:RD:0:32:=0x00000000
#define               DENALI_PI_12_DATA 0x00000007 // PI_FREQ_MAP:RW:0:32:=0x00000007
#define               DENALI_PI_13_DATA 0x00010002 // RESERVED:RW:24:1:=0x00 PI_SW_RST_N:RW_D:16:1:=0x01 PI_INIT_DFS_CALVL_ONLY:RW:8:1:=0x00 PI_INIT_WORK_FREQ:RW:0:5:=0x02
#define               DENALI_PI_14_DATA 0x0800000f // PI_TMRR:RW:24:4:=0x08 PI_SRX_LVL_TARGET_CS_EN:RW:16:1:=0x00 PI_RANK_NUM_PER_CKE:RW:8:5:=0x00 PI_CS_MAP:RW:0:4:=0x0f
#define               DENALI_PI_15_DATA 0x00000103 // RESERVED:RW:16:1:=0x00 PI_MCAREF_FORWARD_ONLY:RW:8:1:=0x01 PI_PREAMBLE_SUPPORT:RW:0:2:=0x03
#define               DENALI_PI_16_DATA 0x00000005 // PI_ON_DFIBUS:RD:24:1:=0x00 PI_TREF_INTERVAL:RW:0:20:=0x000005
#define               DENALI_PI_17_DATA 0x00000000 // PI_SW_WRLVL_RESP_0:RD:24:1:=0x00 PI_SWLVL_OP_DONE:RD:16:1:=0x00 PI_SWLVL_LOAD:WR:8:1:=0x00 PI_DATA_RETENTION:RD:0:1:=0x00
#define               DENALI_PI_18_DATA 0x00000000 // PI_SW_RDLVL_RESP_0:RD:24:2:=0x00 PI_SW_WRLVL_RESP_3:RD:16:1:=0x00 PI_SW_WRLVL_RESP_2:RD:8:1:=0x00 PI_SW_WRLVL_RESP_1:RD:0:1:=0x00
#define               DENALI_PI_19_DATA 0x00000000 // PI_SW_CALVL_RESP_0:RD:24:2:=0x00 PI_SW_RDLVL_RESP_3:RD:16:2:=0x00 PI_SW_RDLVL_RESP_2:RD:8:2:=0x00 PI_SW_RDLVL_RESP_1:RD:0:2:=0x00
#define               DENALI_PI_20_DATA 0x00000000 // PI_SWLVL_WR_SLICE_0:WR:24:1:=0x00 PI_SWLVL_EXIT:WR:16:1:=0x00 PI_SWLVL_START:WR:8:1:=0x00 PI_SW_LEVELING_MODE:RW:0:3:=0x00
#define               DENALI_PI_21_DATA 0x00000000 // PI_SWLVL_WR_SLICE_1:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_0:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_0:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_0:WR:0:1:=0x00
#define               DENALI_PI_22_DATA 0x00000000 // PI_SWLVL_WR_SLICE_2:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_1:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_1:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_1:WR:0:1:=0x00
#define               DENALI_PI_23_DATA 0x00000000 // PI_SWLVL_WR_SLICE_3:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_2:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_2:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_2:WR:0:1:=0x00
#define               DENALI_PI_24_DATA 0x00000000 // PI_SWLVL_SM2_START:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_3:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_3:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_3:WR:0:1:=0x00
#define               DENALI_PI_25_DATA 0x00000000 // PI_DFS_PERIOD_EN:RW:24:1:=0x00 PI_SEQUENTIAL_LVL_REQ:WR:16:1:=0x00 PI_SWLVL_SM2_RD:WR:8:1:=0x00 PI_SWLVL_SM2_WR:WR:0:1:=0x00
#define               DENALI_PI_26_DATA 0x00010100 // PI_WRLVL_REQ:WR:24:1:=0x00 PI_16BIT_DRAM_CONNECT:RW_D:16:1:=0x01 PI_DFI40_POLARITY:RW:8:1:=0x01 PI_SRE_PERIOD_EN:RW:0:1:=0x00
#define               DENALI_PI_27_DATA 0x00280a00 // PI_WLMRD:RW:16:6:=0x28 PI_WLDQSEN:RW:8:6:=0x0a PI_WRLVL_CS:RW:0:2:=0x00
#define               DENALI_PI_28_DATA 0x00000000 // PI_WRLVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_WRLVL_PERIODIC:RW:16:1:=0x00 PI_WRLVL_INTERVAL:RW:0:16:=0x0000
#define               DENALI_PI_29_DATA 0x0f000000 // PI_WRLVL_CS_MAP:RW:24:4:=0x0f PI_WRLVL_ROTATE:RW:16:1:=0x00 PI_WRLVL_RESP_MASK:RW:8:4:=0x00 PI_WRLVL_DISABLE_DFS:RW:0:1:=0x00
#define               DENALI_PI_30_DATA 0x00003200 // PI_TDFI_WRLVL_EN:RW:8:8:=0x32 PI_WRLVL_ERROR_STATUS:RD:0:1:=0x00
#define               DENALI_PI_31_DATA 0x00000000 // PI_TDFI_WRLVL_RESP:RW:0:32:=0x00000000
#define               DENALI_PI_32_DATA 0x00000000 // PI_TDFI_WRLVL_MAX:RW:0:32:=0x00000000
#define               DENALI_PI_33_DATA 0x01010102 // PI_ODT_VALUE:RW:24:4:=0x01 PI_TODTH_RD:RW:16:4:=0x01 PI_TODTH_WR:RW:8:4:=0x01 PI_WRLVL_STROBE_NUM:RW:0:5:=0x02
#define               DENALI_PI_34_DATA 0x00000000 // PI_RDLVL_CS:RW:16:2:=0x00 PI_RDLVL_GATE_REQ:WR:8:1:=0x00 PI_RDLVL_REQ:WR:0:1:=0x00
#define               DENALI_PI_35_DATA 0x000000aa // PI_RDLVL_PAT_0:RW:0:32:=0x000000aa
#define               DENALI_PI_36_DATA 0x00000055 // PI_RDLVL_PAT_1:RW:0:32:=0x00000055
#define               DENALI_PI_37_DATA 0x000000b5 // PI_RDLVL_PAT_2:RW:0:32:=0x000000b5
#define               DENALI_PI_38_DATA 0x0000004a // PI_RDLVL_PAT_3:RW:0:32:=0x0000004a
#define               DENALI_PI_39_DATA 0x00000056 // PI_RDLVL_PAT_4:RW:0:32:=0x00000056
#define               DENALI_PI_40_DATA 0x000000a9 // PI_RDLVL_PAT_5:RW:0:32:=0x000000a9
#define               DENALI_PI_41_DATA 0x000000a9 // PI_RDLVL_PAT_6:RW:0:32:=0x000000a9
#define               DENALI_PI_42_DATA 0x000000b5 // PI_RDLVL_PAT_7:RW:0:32:=0x000000b5
#define               DENALI_PI_43_DATA 0x00000000 // PI_RDLVL_DISABLE_DFS:RW:24:1:=0x00 PI_RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_RDLVL_PERIODIC:RW:8:1:=0x00 PI_RDLVL_SEQ_EN:RW:0:4:=0x00
#define               DENALI_PI_44_DATA 0x00000000 // PI_RDLVL_ROTATE:RW:24:1:=0x00 PI_RDLVL_GATE_DISABLE_DFS:RW:16:1:=0x00 PI_RDLVL_GATE_ON_SREF_EXIT:RW:8:1:=0x00 PI_RDLVL_GATE_PERIODIC:RW:0:1:=0x00
#define               DENALI_PI_45_DATA 0x000f0f00 // PI_RDLVL_GATE_CS_MAP:RW:16:4:=0x0f PI_RDLVL_CS_MAP:RW:8:4:=0x0f PI_RDLVL_GATE_ROTATE:RW:0:1:=0x00
#define               DENALI_PI_46_DATA 0x0000001a // PI_TDFI_RDLVL_RR:RW:0:10:=0x001a
#define               DENALI_PI_47_DATA 0x000007d0 // PI_TDFI_RDLVL_RESP:RW:0:32:=0x000007d0
#define               DENALI_PI_48_DATA 0x00000300 // PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
#define               DENALI_PI_49_DATA 0x00000000 // PI_TDFI_RDLVL_MAX:RW:0:32:=0x00000000
#define               DENALI_PI_50_DATA 0x00000000 // PI_RDLVL_INTERVAL:RW:8:16:=0x0000 PI_RDLVL_ERROR_STATUS:RD:0:1:=0x00
#define               DENALI_PI_51_DATA 0x01000000 // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
#define               DENALI_PI_52_DATA 0x00010101 // PI_REG_DIMM_ENABLE:RW:24:1:=0x00 PI_RD_PREAMBLE_TRAINING_EN:RW:16:1:=0x01 PI_RDLVL_GATE_STROBE_NUM:RW:8:5:=0x01 PI_RDLVL_STROBE_NUM:RW:0:5:=0x01
#define               DENALI_PI_53_DATA 0x00000000 // PI_CALVL_CS:RW:24:2:=0x00 PI_CALVL_REQ:WR:16:1:=0x00 PI_TDFI_PHY_WRLAT:RD:8:7:=0x00 PI_TDFI_RDDATA_EN:RD:0:7:=0x00
#define               DENALI_PI_54_DATA 0x00030000 // PI_CALVL_PERIODIC:RW:24:1:=0x00 PI_CALVL_SEQ_EN:RW:16:2:=0x03 RESERVED:RW:8:4:=0x00 RESERVED:RW:0:1:=0x00
#define               DENALI_PI_55_DATA 0x0f000000 // PI_CALVL_CS_MAP:RW:24:4:=0x0f PI_CALVL_ROTATE:RW:16:1:=0x00 PI_CALVL_DISABLE_DFS:RW:8:1:=0x00 PI_CALVL_ON_SREF_EXIT:RW:0:1:=0x00
#define               DENALI_PI_56_DATA 0x00000017 // PI_TDFI_CALVL_EN:RW:0:8:=0x17
#define               DENALI_PI_57_DATA 0x00000000 // PI_TDFI_CALVL_RESP:RW:0:32:=0x00000000
#define               DENALI_PI_58_DATA 0x00000000 // PI_TDFI_CALVL_MAX:RW:0:32:=0x00000000
#define               DENALI_PI_59_DATA 0x00000000 // PI_CALVL_INTERVAL:RW:16:16:=0x0000 PI_CALVL_ERROR_STATUS:RD:8:2:=0x00 PI_CALVL_RESP_MASK:RW:0:1:=0x00
#define               DENALI_PI_60_DATA 0x0a0a140a // PI_TCAEXT:RW:24:5:=0x0a PI_TCACKEH:RW:16:5:=0x0a PI_TCAMRD:RW:8:6:=0x14 PI_TCACKEL:RW:0:5:=0x0a
#define               DENALI_PI_61_DATA 0x10020101 // PI_TDFI_INIT_START_MIN:RW:24:8:=0x10 PI_CALVL_VREF_NORMAL_STEPSIZE:RW:16:4:=0x02 PI_CALVL_VREF_INITIAL_STEPSIZE:RW:8:4:=0x04 PI_CA_TRAIN_VREF_EN:RW:0:1:=0x01
#define               DENALI_PI_62_DATA 0x00020805 // PI_SW_CA_TRAIN_VREF:RW:24:7:=0x00 PI_CALVL_STROBE_NUM:RW:16:5:=0x02 PI_TCKCKEH:RW:8:4:=0x08 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
#define               DENALI_PI_63_DATA 0x01000404 // PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:24:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:16:1:=0x00 PI_INIT_STARTORCOMPLETE_2_CLKDISABLE:RW:8:8:=0x04 PI_CLKDISABLE_2_INIT_START:RW:0:8:=0x04
#define               DENALI_PI_64_DATA 0x00000000 // PI_FSM_ERROR_INFO_MASK:RW:8:16:=0x0000 PI_MC_DFS_PI_SET_VREF_ENABLE:RW:0:1:=0x00
#define               DENALI_PI_65_DATA 0x00000000 // PI_FSM_ERROR_INFO:RD:16:16:=0x0000 PI_SC_FSM_ERROR_INFO_WOCLR:WR:0:16:=0x0000
#define               DENALI_PI_66_DATA 0x00000101 // PI_WDQLVL_ROTATE:RW:24:1:=0x00 PI_WDQLVL_RESP_MASK:RW:16:4:=0x00 PI_WDQLVL_BST_NUM:RW:8:3:=0x01 PI_WDQLVL_VREF_EN:RW:0:1:=0x01
#define               DENALI_PI_67_DATA 0x0001010f // PI_WDQLVL_PERIODIC:RW:24:1:=0x00 PI_WDQLVL_VREF_NORMAL_STEPSIZE:RW:16:5:=0x02 PI_WDQLVL_VREF_INITIAL_STEPSIZE:RW:8:5:=0x04 PI_WDQLVL_CS_MAP:RW:0:4:=0x0f
#define               DENALI_PI_68_DATA 0x00340000 // PI_TDFI_WDQLVL_EN:RW:16:8:=0x34 PI_WDQLVL_CS:RW:8:2:=0x00 PI_WDQLVL_REQ:WR:0:1:=0x00
#define               DENALI_PI_69_DATA 0x00000000 // PI_TDFI_WDQLVL_RESP:RW:0:32:=0x00000000
#define               DENALI_PI_70_DATA 0x00000000 // PI_TDFI_WDQLVL_MAX:RW:0:32:=0x00000000
#define               DENALI_PI_71_DATA 0x00000000 // PI_WDQLVL_DISABLE_DFS:RW:24:1:=0x00 PI_WDQLVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_WDQLVL_INTERVAL:RW:0:16:=0x0000
#define               DENALI_PI_72_DATA 0x01000000 // PI_PARALLEL_WDQLVL_EN:RW:24:1:=0x01 PI_DQS_OSC_PERIOD_EN:RW:16:1:=0x00 PI_WDQLVL_OSC_EN:RW:8:1:=0x00 PI_WDQLVL_ERROR_STATUS:RD:0:2:=0x00
#define               DENALI_PI_73_DATA 0x00080100 // RESERVED:RW_D:24:4:=0x00 PI_TCCD:RW:16:5:=0x08 PI_ROW_DIFF:RW:8:3:=0x01 PI_BANK_DIFF:RW:0:2:=0x00
#define               DENALI_PI_74_DATA 0x02000200 // RESERVED:RW_D:24:4:=0x02 RESERVED:RW_D:16:4:=0x00 RESERVED:RW_D:8:4:=0x02 RESERVED:RW_D:0:4:=0x00
#define               DENALI_PI_75_DATA 0x01000100 // RESERVED:RW_D:24:4:=0x01 RESERVED:RW_D:16:4:=0x00 RESERVED:RW_D:8:4:=0x01 RESERVED:RW_D:0:4:=0x00
#define               DENALI_PI_76_DATA 0x01000000 // RESERVED:RW_D:24:4:=0x01 RESERVED:RW_D:16:4:=0x00 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x00
#define               DENALI_PI_77_DATA 0x02000200 // RESERVED:RW_D:24:4:=0x02 RESERVED:RW_D:16:4:=0x00 RESERVED:RW_D:8:4:=0x02 RESERVED:RW_D:0:4:=0x00
#define               DENALI_PI_78_DATA 0x00000200 // RESERVED:RW_D:16:4:=0x00 RESERVED:RW_D:8:4:=0x02 RESERVED:RW_D:0:4:=0x00
#define               DENALI_PI_79_DATA 0x00000000 // PI_INT_STATUS:RD:0:28:=0x00000000
#define               DENALI_PI_80_DATA 0x00000000 // PI_INT_ACK:WR:0:27:=0x00000000
#define               DENALI_PI_81_DATA 0x00000000 // PI_INT_MASK:RW:0:28:=0x00000000
#define               DENALI_PI_82_DATA 0x00000000 // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
#define               DENALI_PI_83_DATA 0x00000000 // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
#define               DENALI_PI_84_DATA 0x00000000 // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
#define               DENALI_PI_85_DATA 0x00000000 // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
#define               DENALI_PI_86_DATA 0x00000000 // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
#define               DENALI_PI_87_DATA 0x00000000 // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
#define               DENALI_PI_88_DATA 0x00000000 // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
#define               DENALI_PI_89_DATA 0x00000000 // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
#define               DENALI_PI_90_DATA 0x00000000 // PI_BIST_FAIL_ADDR:RD:0:35:=0x00000000
#define               DENALI_PI_91_DATA 0x00000400 // PI_CMD_SWAP_EN:RW_D:24:1:=0x00 PI_LONG_COUNT_MASK:RW:16:5:=0x00 PI_BSTLEN:RW_D:8:5:=0x04 PI_BIST_FAIL_ADDR:RD:0:35:=0x00
#define               DENALI_PI_92_DATA 0x02010000 // PI_DATA_BYTE_SWAP_SLICE2:RW_D:24:2:=0x02 PI_DATA_BYTE_SWAP_SLICE1:RW_D:16:2:=0x01 PI_DATA_BYTE_SWAP_SLICE0:RW_D:8:2:=0x00 PI_DATA_BYTE_SWAP_EN:RW_D:0:1:=0x00
#define               DENALI_PI_93_DATA 0x00080003 // PI_UPDATE_ERROR_STATUS:RD:24:2:=0x00 PI_TDFI_CTRLUPD_MIN:RW:16:8:=0x08 PI_CTRLUPD_REQ_PER_AREF_EN:RW:8:1:=0x00 PI_DATA_BYTE_SWAP_SLICE3:RW_D:0:2:=0x03
#define               DENALI_PI_94_DATA 0x00080000 // PI_BIST_DATA_CHECK:RW:24:1:=0x00 PI_ADDR_SPACE:RW:16:6:=0x08 PI_BIST_RESULT:RD:8:2:=0x00 PI_BIST_GO:RW:0:1:=0x00
#define               DENALI_PI_95_DATA 0x00000001 // PI_BIST_ADDR_CHECK:RW:0:1:=0x01
#define               DENALI_PI_96_DATA 0x00000000 // PI_BIST_START_ADDRESS:RW:0:35:=0x00000000
#define               DENALI_PI_97_DATA 0x0000aa00 // PI_MBIST_INIT_PATTERN:RW:8:8:=0xaa PI_BIST_START_ADDRESS:RW:0:35:=0x00
#define               DENALI_PI_98_DATA 0x00000000 // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
#define               DENALI_PI_99_DATA 0x00000000 // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
#define               DENALI_PI_100_DATA 0x00010000 // PI_BIST_ERR_STOP:RW:16:12:=0x0001 PI_BIST_ERR_COUNT:RD:0:12:=0x0000
#define               DENALI_PI_101_DATA 0x00000000 // PI_BIST_ADDR_MASK_0:RW:0:36:=0x00000000
#define               DENALI_PI_102_DATA 0x00000000 // PI_BIST_ADDR_MASK_0:RW:0:36:=0x00
#define               DENALI_PI_103_DATA 0x00000000 // PI_BIST_ADDR_MASK_1:RW:0:36:=0x00000000
#define               DENALI_PI_104_DATA 0x00000000 // PI_BIST_ADDR_MASK_1:RW:0:36:=0x00
#define               DENALI_PI_105_DATA 0x00000000 // PI_BIST_ADDR_MASK_2:RW:0:36:=0x00000000
#define               DENALI_PI_106_DATA 0x00000000 // PI_BIST_ADDR_MASK_2:RW:0:36:=0x00
#define               DENALI_PI_107_DATA 0x00000000 // PI_BIST_ADDR_MASK_3:RW:0:36:=0x00000000
#define               DENALI_PI_108_DATA 0x00000000 // PI_BIST_ADDR_MASK_3:RW:0:36:=0x00
#define               DENALI_PI_109_DATA 0x00000000 // PI_BIST_ADDR_MASK_4:RW:0:36:=0x00000000
#define               DENALI_PI_110_DATA 0x00000000 // PI_BIST_ADDR_MASK_4:RW:0:36:=0x00
#define               DENALI_PI_111_DATA 0x00000000 // PI_BIST_ADDR_MASK_5:RW:0:36:=0x00000000
#define               DENALI_PI_112_DATA 0x00000000 // PI_BIST_ADDR_MASK_5:RW:0:36:=0x00
#define               DENALI_PI_113_DATA 0x00000000 // PI_BIST_ADDR_MASK_6:RW:0:36:=0x00000000
#define               DENALI_PI_114_DATA 0x00000000 // PI_BIST_ADDR_MASK_6:RW:0:36:=0x00
#define               DENALI_PI_115_DATA 0x00000000 // PI_BIST_ADDR_MASK_7:RW:0:36:=0x00000000
#define               DENALI_PI_116_DATA 0x00000000 // PI_BIST_ADDR_MASK_7:RW:0:36:=0x00
#define               DENALI_PI_117_DATA 0x00000000 // PI_BIST_ADDR_MASK_8:RW:0:36:=0x00000000
#define               DENALI_PI_118_DATA 0x00000000 // PI_BIST_ADDR_MASK_8:RW:0:36:=0x00
#define               DENALI_PI_119_DATA 0x00000000 // PI_BIST_ADDR_MASK_9:RW:0:36:=0x00000000
#define               DENALI_PI_120_DATA 0x00000000 // PI_BIST_PAT_MODE:RW:24:2:=0x00 PI_BIST_ADDR_MODE:RW:16:2:=0x00 PI_BIST_MODE:RW:8:3:=0x00 PI_BIST_ADDR_MASK_9:RW:0:36:=0x00
#define               DENALI_PI_121_DATA 0x00000000 // PI_BIST_USER_PAT:RW:0:128:=0x00000000
#define               DENALI_PI_122_DATA 0x00000000 // PI_BIST_USER_PAT:RW:0:128:=0x00000000
#define               DENALI_PI_123_DATA 0x00000000 // PI_BIST_USER_PAT:RW:0:128:=0x00000000
#define               DENALI_PI_124_DATA 0x00000000 // PI_BIST_USER_PAT:RW:0:128:=0x00000000
#define               DENALI_PI_125_DATA 0x00000008 // PI_BIST_PAT_NUM:RW:0:4:=0x00
#define               DENALI_PI_126_DATA 0x00000000 // PI_BIST_STAGE_0:RW:0:30:=0x00000000
#define               DENALI_PI_127_DATA 0x00000000 // PI_BIST_STAGE_1:RW:0:30:=0x00000000
#define               DENALI_PI_128_DATA 0x00000000 // PI_BIST_STAGE_2:RW:0:30:=0x00000000
#define               DENALI_PI_129_DATA 0x00000000 // PI_BIST_STAGE_3:RW:0:30:=0x00000000
#define               DENALI_PI_130_DATA 0x00000000 // PI_BIST_STAGE_4:RW:0:30:=0x00000000
#define               DENALI_PI_131_DATA 0x00000000 // PI_BIST_STAGE_5:RW:0:30:=0x00000000
#define               DENALI_PI_132_DATA 0x00000000 // PI_BIST_STAGE_6:RW:0:30:=0x00000000
#define               DENALI_PI_133_DATA 0x00000000 // PI_BIST_STAGE_7:RW:0:30:=0x00000000
#define               DENALI_PI_134_DATA 0x00000002 // PI_SREFRESH_EXIT_NO_REFRESH:RW:24:1:=0x00 PI_PWRUP_SREFRESH_EXIT:RW+:16:1:=0x00 PI_SELF_REFRESH_EN:RW:8:1:=0x00 PI_COL_DIFF:RW:0:4:=0x02
#define               DENALI_PI_135_DATA 0x00000000 // PI_NO_PHY_IND_TRAIN_INIT:RW:24:1:=0x00 PI_NO_MRW_INIT:RW:16:1:=0x00 PI_NO_MRW_BT_INIT:RW:8:1:=0x00 PI_SREF_ENTRY_REQ:WR:0:1:=0x00
#define               DENALI_PI_136_DATA 0x00000000 // PI_NO_AUTO_MRR_INIT:RW:0:1:=0x00
#define               DENALI_PI_137_DATA 0x0000000a // PI_TRST_PWRON:RW:0:32:=0x0000000a
#define               DENALI_PI_138_DATA 0x00000019 // PI_CKE_INACTIVE:RW:0:32:=0x00000019
#define               DENALI_PI_139_DATA 0x00000100 // PI_DLL_RST_DELAY:RW:16:16:=0x0000 PI_DRAM_INIT_EN:RW:8:1:=0x00 PI_DLL_RST:RW:0:1:=0x00
#define               DENALI_PI_140_DATA 0x00000000 // PI_DLL_RST_ADJ_DLY:RW:0:8:=0x00
#define               DENALI_PI_141_DATA 0x00000000 // PI_WRITE_MODEREG:RW+:0:26:=0x00000000
#define               DENALI_PI_142_DATA 0x00000000 // PI_READ_MODEREG:RW+:8:17:=0x000000 PI_MRW_STATUS:RD:0:8:=0x00
#define               DENALI_PI_143_DATA 0x00000000 // PI_NO_ZQ_INIT:RW:24:1:=0x00 PI_PERIPHERAL_MRR_DATA_0:RD:0:24:=0x000000
#define               DENALI_PI_144_DATA 0x01000000 // RESERVED:RW:24:1:=0x01 PI_ZQ_REQ_PENDING:RD:16:1:=0x00 RESERVED:WR:8:4:=0x00 RESERVED:RW:0:4:=0x00
#define               DENALI_PI_145_DATA 0x00010003 // PI_MONITOR_0:RD:24:8:=0x00 PI_MONITOR_CAP_SEL_0:RW:16:1:=0x01 PI_MONITOR_SRC_SEL_0:RW:8:4:=0x00 RESERVED:RW:0:3:=0x03
#define               DENALI_PI_146_DATA 0x02000101 // PI_MONITOR_SRC_SEL_2:RW:24:4:=0x02 PI_MONITOR_1:RD:16:8:=0x00 PI_MONITOR_CAP_SEL_1:RW:8:1:=0x01 PI_MONITOR_SRC_SEL_1:RW:0:4:=0x01
#define               DENALI_PI_147_DATA 0x01030001 // PI_MONITOR_CAP_SEL_3:RW:24:1:=0x01 PI_MONITOR_SRC_SEL_3:RW:16:4:=0x03 PI_MONITOR_2:RD:8:8:=0x00 PI_MONITOR_CAP_SEL_2:RW:0:1:=0x01
#define               DENALI_PI_148_DATA 0x00010400 // PI_MONITOR_4:RD:24:8:=0x00 PI_MONITOR_CAP_SEL_4:RW:16:1:=0x01 PI_MONITOR_SRC_SEL_4:RW:8:4:=0x04 PI_MONITOR_3:RD:0:8:=0x00
#define               DENALI_PI_149_DATA 0x06000105 // PI_MONITOR_SRC_SEL_6:RW:24:4:=0x06 PI_MONITOR_5:RD:16:8:=0x00 PI_MONITOR_CAP_SEL_5:RW:8:1:=0x01 PI_MONITOR_SRC_SEL_5:RW:0:4:=0x05
#define               DENALI_PI_150_DATA 0x01070001 // PI_MONITOR_CAP_SEL_7:RW:24:1:=0x01 PI_MONITOR_SRC_SEL_7:RW:16:4:=0x07 PI_MONITOR_6:RD:8:8:=0x00 PI_MONITOR_CAP_SEL_6:RW:0:1:=0x01
#define               DENALI_PI_151_DATA 0x00000000 // PI_MONITOR_7:RD:0:8:=0x00
#define               DENALI_PI_152_DATA 0x00000000 // PI_MONITOR_STROBE:WR:0:8:=0x00
#define               DENALI_PI_153_DATA 0x00000000 // RESERVED:RW:24:1:=0x00 PI_FREQ_RETENTION_NUM:RW+:16:5:=0x00 PI_FREQ_NUMBER_STATUS:RD:8:5:=0x00 PI_DLL_LOCK:RD:0:1:=0x00
#define               DENALI_PI_154_DATA 0x00010001 // RESERVED:RW:24:1:=0x00 PI_POWER_REDUC_EN:RW:16:1:=0x01 RESERVED:RW:8:1:=0x00 PI_PHYMSTR_TYPE:RW:0:2:=0x01
#define               DENALI_PI_155_DATA 0x00000000 // RESERVED:RW:24:1:=0x00 RESERVED:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x00
#define               DENALI_PI_156_DATA 0x00000000 // RESERVED:RW:24:1:=0x00 RESERVED:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x00
#define               DENALI_PI_157_DATA 0x00000000 // RESERVED:RW:24:1:=0x00 RESERVED:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x00
#define               DENALI_PI_158_DATA 0x00000000 // RESERVED:RW:24:1:=0x00 RESERVED:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x00
#define               DENALI_PI_159_DATA 0x00000401 // PI_TREFBW_THR:RW:8:9:=0x0004 PI_WRLVL_MAX_STROBE_PEND:RW:0:8:=0x01
#define               DENALI_PI_160_DATA 0x00000000 // PI_FREQ_CHANGE_REG_COPY:RW:0:5:=0x00
#define               DENALI_PI_161_DATA 0x00010000 // PI_CATR:RW:24:4:=0x00 PI_PARALLEL_CALVL_EN:RW:16:1:=0x01 RESERVED:RW:8:5:=0x00 PI_FREQ_SEL_FROM_REGIF:RW:0:1:=0x00
#define               DENALI_PI_162_DATA 0x00000000 // PI_NOTCARE_MC_INIT_START:RW:24:1:=0x00 PI_DISCONNECT_MC:RW:16:1:=0x00 PI_MASK_INIT_COMPLETE:RW:8:1:=0x00 PI_NO_CATR_READ:RW:0:1:=0x00
#define               DENALI_PI_163_DATA 0x2b2b0100 // PI_TSDO_F2:RW:24:8:=0x2b PI_TSDO_F1:RW:16:8:=0x2b PI_TSDO_F0:RW:8:8:=0x01 PI_TRACE_MC_MR13:RW:0:1:=0x00
#define               DENALI_PI_164_DATA 0x00000034 // PI_TDELAY_RDWR_2_BUS_IDLE_F0:RW:0:8:=0x34
#define               DENALI_PI_165_DATA 0x00000064 // PI_TDELAY_RDWR_2_BUS_IDLE_F1:RW:0:8:=0x64
#define               DENALI_PI_166_DATA 0x00020064 // PI_ZQINIT_F0:RW_D:8:12:=0x0200 PI_TDELAY_RDWR_2_BUS_IDLE_F2:RW:0:8:=0x64
#define               DENALI_PI_167_DATA 0x02000200 // PI_ZQINIT_F2:RW_D:16:12:=0x0200 PI_ZQINIT_F1:RW_D:0:12:=0x0200
#define               DENALI_PI_168_DATA 0x48120c04 // PI_CASLAT_LIN_F1:RW:24:7:=0x48 PI_WRLAT_F1:RW:16:7:=0x12 PI_CASLAT_LIN_F0:RW:8:7:=0x0c PI_WRLAT_F0:RW:0:7:=0x04
#define               DENALI_PI_169_DATA 0x000e4812 // PI_TRFC_F0:RW:16:10:=0x000e PI_CASLAT_LIN_F2:RW:8:7:=0x48 PI_WRLAT_F2:RW:0:7:=0x12
#define               DENALI_PI_170_DATA 0x000000bb // PI_TREF_F0:RW:0:20:=0x0000bb
#define               DENALI_PI_171_DATA 0x00000256 // PI_TRFC_F1:RW:0:10:=0x0256
#define               DENALI_PI_172_DATA 0x00002073 // PI_TREF_F1:RW:0:20:=0x002073
#define               DENALI_PI_173_DATA 0x00000256 // PI_TRFC_F2:RW:0:10:=0x0256
#define               DENALI_PI_174_DATA 0x04002073 // PI_TDFI_CTRL_DELAY_F0:RW_D:24:4:=0x04 PI_TREF_F2:RW:0:20:=0x002073
#define               DENALI_PI_175_DATA 0x01010404 // PI_WRLVL_EN_F1:RW:24:2:=0x01 PI_WRLVL_EN_F0:RW:16:2:=0x01 PI_TDFI_CTRL_DELAY_F2:RW_D:8:4:=0x04 PI_TDFI_CTRL_DELAY_F1:RW_D:0:4:=0x04
#define               DENALI_PI_176_DATA 0x00001501 // PI_TDFI_WRLVL_WW_F0:RW:8:10:=0x0015 PI_WRLVL_EN_F2:RW:0:2:=0x01
#define               DENALI_PI_177_DATA 0x00150015 // PI_TDFI_WRLVL_WW_F2:RW:16:10:=0x0015 PI_TDFI_WRLVL_WW_F1:RW:0:10:=0x0015
#define               DENALI_PI_178_DATA 0x01000100 // PI_ODT_EN_F1:RW:24:1:=0x01 PI_TODTL_2CMD_F1:RW:16:8:=0x00 PI_ODT_EN_F0:RW:8:1:=0x01 PI_TODTL_2CMD_F0:RW:0:8:=0x00
#define               DENALI_PI_179_DATA 0x00000100 // PI_TODTON_MIN_F0:RW:24:4:=0x00 PI_ODTLON_F0:RW:16:4:=0x00 PI_ODT_EN_F2:RW:8:1:=0x01 PI_TODTL_2CMD_F2:RW:0:8:=0x00
#define               DENALI_PI_180_DATA 0x00000000 // PI_TODTON_MIN_F2:RW:24:4:=0x00 PI_ODTLON_F2:RW:16:4:=0x00 PI_TODTON_MIN_F1:RW:8:4:=0x00 PI_ODTLON_F1:RW:0:4:=0x00
#define               DENALI_PI_181_DATA 0x01010101 // PI_RDLVL_GATE_EN_F1:RW:24:2:=0x01 PI_RDLVL_EN_F1:RW:16:2:=0x01 PI_RDLVL_GATE_EN_F0:RW:8:2:=0x01 PI_RDLVL_EN_F0:RW:0:2:=0x01
#define               DENALI_PI_182_DATA 0x00000101 // PI_RDLVL_RXCAL_EN_F0:RW:24:2:=0x00 PI_RDLVL_PAT0_EN_F0:RW:16:2:=0x00 PI_RDLVL_GATE_EN_F2:RW:8:2:=0x01 PI_RDLVL_EN_F2:RW:0:2:=0x01
#define               DENALI_PI_183_DATA 0x00000000 // PI_RDLVL_RXCAL_EN_F1:RW:24:2:=0x00 PI_RDLVL_PAT0_EN_F1:RW:16:2:=0x00 PI_RDLVL_MULTI_EN_F0:RW:8:2:=0x00 PI_RDLVL_DFE_EN_F0:RW:0:2:=0x00
#define               DENALI_PI_184_DATA 0x00000000 // PI_RDLVL_RXCAL_EN_F2:RW:24:2:=0x00 PI_RDLVL_PAT0_EN_F2:RW:16:2:=0x00 PI_RDLVL_MULTI_EN_F1:RW:8:2:=0x00 PI_RDLVL_DFE_EN_F1:RW:0:2:=0x00
#define               DENALI_PI_185_DATA 0x15040000 // PI_RDLAT_ADJ_F1:RW:24:7:=0x15 PI_RDLAT_ADJ_F0:RW:16:7:=0x04 PI_RDLVL_MULTI_EN_F2:RW:8:2:=0x00 PI_RDLVL_DFE_EN_F2:RW:0:2:=0x00
#define               DENALI_PI_186_DATA 0x0e0e0215 // PI_WRLAT_ADJ_F2:RW:24:7:=0x0e PI_WRLAT_ADJ_F1:RW:16:7:=0x0e PI_WRLAT_ADJ_F0:RW:8:7:=0x02 PI_RDLAT_ADJ_F2:RW:0:7:=0x15
#define               DENALI_PI_187_DATA 0x00040402 // PI_TDFI_PHY_WRDATA_F2:RW:16:3:=0x04 PI_TDFI_PHY_WRDATA_F1:RW:8:3:=0x04 PI_TDFI_PHY_WRDATA_F0:RW:0:3:=0x02
#define               DENALI_PI_188_DATA 0x000c0034 // PI_TDFI_CALVL_CAPTURE_F0:RW:16:10:=0x000c PI_TDFI_CALVL_CC_F0:RW:0:10:=0x0034
#define               DENALI_PI_189_DATA 0x00210049 // PI_TDFI_CALVL_CAPTURE_F1:RW:16:10:=0x0021 PI_TDFI_CALVL_CC_F1:RW:0:10:=0x0049
#define               DENALI_PI_190_DATA 0x00210049 // PI_TDFI_CALVL_CAPTURE_F2:RW:16:10:=0x0021 PI_TDFI_CALVL_CC_F2:RW:0:10:=0x0049
#define               DENALI_PI_191_DATA 0x01010101 // PI_TMRZ_F0:RW:24:5:=0x01 PI_CALVL_EN_F2:RW:16:2:=0x01 PI_CALVL_EN_F1:RW:8:2:=0x01 PI_CALVL_EN_F0:RW:0:2:=0x01
#define               DENALI_PI_192_DATA 0x0004000d // PI_TMRZ_F1:RW:16:5:=0x04 PI_TCAENT_F0:RW:0:14:=0x000d
#define               DENALI_PI_193_DATA 0x00040216 // PI_TMRZ_F2:RW:16:5:=0x04 PI_TCAENT_F1:RW:0:14:=0x0216
#define               DENALI_PI_194_DATA 0x01000216 // PI_TDFI_CASEL_F0:RW:24:5:=0x01 PI_TDFI_CACSCA_F0:RW:16:5:=0x00 PI_TCAENT_F2:RW:0:14:=0x0216
#define               DENALI_PI_195_DATA 0x000e000e // PI_TVREF_LONG_F0:RW:16:10:=0x000e PI_TVREF_SHORT_F0:RW:0:10:=0x000e
#define               DENALI_PI_196_DATA 0x02170100 // PI_TVREF_SHORT_F1:RW:16:10:=0x0217 PI_TDFI_CASEL_F1:RW:8:5:=0x01 PI_TDFI_CACSCA_F1:RW:0:5:=0x00
#define               DENALI_PI_197_DATA 0x01000217 // PI_TDFI_CASEL_F2:RW:24:5:=0x01 PI_TDFI_CACSCA_F2:RW:16:5:=0x00 PI_TVREF_LONG_F1:RW:0:10:=0x0217
#define               DENALI_PI_198_DATA 0x02170217 // PI_TVREF_LONG_F2:RW:16:10:=0x0217 PI_TVREF_SHORT_F2:RW:0:10:=0x0217
#define               DENALI_PI_199_DATA 0x32103200 // PI_CALVL_VREF_INITIAL_STOP_POINT_F1:RW:24:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT_F1:RW:16:7:=0x1a PI_CALVL_VREF_INITIAL_STOP_POINT_F0:RW:8:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT_F0:RW:0:7:=0x1a
#define               DENALI_PI_200_DATA 0x01013210 // PI_CALVL_VREF_DELTA_F1:RW:24:4:=0x01 PI_CALVL_VREF_DELTA_F0:RW:16:4:=0x01 PI_CALVL_VREF_INITIAL_STOP_POINT_F2:RW:8:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT_F2:RW:0:7:=0x1a
#define               DENALI_PI_201_DATA 0x0a070601 // PI_TMRWCKEL_F0:RW:24:8:=0x0a PI_TXP_F0:RW:16:5:=0x07 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_CALVL_VREF_DELTA_F2:RW:0:4:=0x01
#define               DENALI_PI_202_DATA 0x1f130a0d // PI_TMRWCKEL_F1:RW:24:8:=0x1f PI_TXP_F1:RW:16:5:=0x13 PI_TDFI_CALVL_STROBE_F1:RW:8:4:=0x0a PI_TCKELCK_F0:RW:0:5:=0x0d
#define               DENALI_PI_203_DATA 0x1f130a14 // PI_TMRWCKEL_F2:RW:24:8:=0x1f PI_TXP_F2:RW:16:5:=0x13 PI_TDFI_CALVL_STROBE_F2:RW:8:4:=0x0a PI_TCKELCK_F1:RW:0:5:=0x14
#define               DENALI_PI_204_DATA 0x0000c014 // PI_TDFI_INIT_START_F0:RW:8:10:=0x00c0 PI_TCKELCK_F2:RW:0:5:=0x14
#define               DENALI_PI_205_DATA 0x00c01000 // PI_TDFI_INIT_START_F1:RW:16:10:=0x00c0 PI_TDFI_INIT_COMPLETE_F0:RW:0:16:=0x1000
#define               DENALI_PI_206_DATA 0x00c01000 // PI_TDFI_INIT_START_F2:RW:16:10:=0x00c0 PI_TDFI_INIT_COMPLETE_F1:RW:0:16:=0x1000
#define               DENALI_PI_207_DATA 0x00021000 // PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_TDFI_INIT_COMPLETE_F2:RW:0:16:=0x1000
#define               DENALI_PI_208_DATA 0x0024000d // PI_TCKEHDQS_F1:RW:16:6:=0x24 PI_TFC_F0:RW:0:10:=0x000d
#define               DENALI_PI_209_DATA 0x00240216 // PI_TCKEHDQS_F2:RW:16:6:=0x24 PI_TFC_F1:RW:0:10:=0x0216
#define               DENALI_PI_210_DATA 0x00110216 // PI_TDFI_WDQLVL_WR_F0:RW:16:10:=0x0011 PI_TFC_F2:RW:0:10:=0x0216
#define               DENALI_PI_211_DATA 0x32000056 // PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0:RW:24:7:=0x1e PI_WDQLVL_VREF_INITIAL_START_POINT_F0:RW:16:7:=0x1a PI_TDFI_WDQLVL_RW_F0:RW:0:10:=0x0056
#define               DENALI_PI_212_DATA 0x00000101 // PI_NTP_TRAIN_EN_F0:RW:16:2:=0x00 PI_WDQLVL_EN_F0:RW:8:2:=0x01 PI_WDQLVL_VREF_DELTA_F0:RW:0:4:=0x01
#define               DENALI_PI_213_DATA 0x005b003a // PI_TDFI_WDQLVL_RW_F1:RW:16:10:=0x005b PI_TDFI_WDQLVL_WR_F1:RW:0:10:=0x003a
#define               DENALI_PI_214_DATA 0x01013212 // PI_WDQLVL_EN_F1:RW:24:2:=0x01 PI_WDQLVL_VREF_DELTA_F1:RW:16:4:=0x01 PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1:RW:8:7:=0x1e PI_WDQLVL_VREF_INITIAL_START_POINT_F1:RW:0:7:=0x1a
#define               DENALI_PI_215_DATA 0x00003a00 // PI_TDFI_WDQLVL_WR_F2:RW:8:10:=0x003a PI_NTP_TRAIN_EN_F1:RW:0:2:=0x00
#define               DENALI_PI_216_DATA 0x3212005b // PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2:RW:24:7:=0x1e PI_WDQLVL_VREF_INITIAL_START_POINT_F2:RW:16:7:=0x1a PI_TDFI_WDQLVL_RW_F2:RW:0:10:=0x005b
#define               DENALI_PI_217_DATA 0x09000101 // PI_TRTP_F0:RW:24:8:=0x09 PI_NTP_TRAIN_EN_F2:RW:16:2:=0x00 PI_WDQLVL_EN_F2:RW:8:2:=0x01 PI_WDQLVL_VREF_DELTA_F2:RW:0:4:=0x01
#define               DENALI_PI_218_DATA 0x04010504 // PI_TWR_F0:RW:24:8:=0x04 PI_TWTR_F0:RW:16:6:=0x01 PI_TRCD_F0:RW:8:8:=0x05 PI_TRP_F0:RW:0:8:=0x04
#define               DENALI_PI_219_DATA 0x0400062b // PI_TRAS_MIN_F0:RW:24:8:=0x04 PI_TRAS_MAX_F0:RW:0:17:=0x00062b
#define               DENALI_PI_220_DATA 0x0a032001 // PI_TMRD_F0:RW:24:8:=0x0a PI_TSR_F0:RW:16:8:=0x03 PI_TCCDMW_F0:RW:8:6:=0x20 PI_TDQSCK_MAX_F0:RW:0:4:=0x01
#define               DENALI_PI_221_DATA 0x282d110a // PI_TRCD_F1:RW:24:8:=0x28 PI_TRP_F1:RW:16:8:=0x2d PI_TRTP_F1:RW:8:8:=0x11 PI_TMRW_F0:RW:0:8:=0x0a
#define               DENALI_PI_222_DATA 0x00002d1c // PI_TWR_F1:RW:8:8:=0x2d PI_TWTR_F1:RW:0:6:=0x1c
#define               DENALI_PI_223_DATA 0x5c01071c // PI_TRAS_MIN_F1:RW:24:8:=0x5c PI_TRAS_MAX_F1:RW:0:17:=0x01071c
#define               DENALI_PI_224_DATA 0x1e202008 // PI_TMRD_F1:RW:24:8:=0x1e PI_TSR_F1:RW:16:8:=0x20 PI_TCCDMW_F1:RW:8:6:=0x20 PI_TDQSCK_MAX_F1:RW:0:4:=0x08
#define               DENALI_PI_225_DATA 0x282d1116 // PI_TRCD_F2:RW:24:8:=0x28 PI_TRP_F2:RW:16:8:=0x2d PI_TRTP_F2:RW:8:8:=0x11 PI_TMRW_F1:RW:0:8:=0x16
#define               DENALI_PI_226_DATA 0x00002d1c // PI_TWR_F2:RW:8:8:=0x2d PI_TWTR_F2:RW:0:6:=0x1c
#define               DENALI_PI_227_DATA 0x5c01071c // PI_TRAS_MIN_F2:RW:24:8:=0x5c PI_TRAS_MAX_F2:RW:0:17:=0x01071c
#define               DENALI_PI_228_DATA 0x1e202008 // PI_TMRD_F2:RW:24:8:=0x1e PI_TSR_F2:RW:16:8:=0x20 PI_TCCDMW_F2:RW:8:6:=0x20 PI_TDQSCK_MAX_F2:RW:0:4:=0x08
#define               DENALI_PI_229_DATA 0x00017616 // PI_TDFI_CTRLUPD_MAX_F0:RW:8:21:=0x000176 PI_TMRW_F2:RW:0:8:=0x16
#define               DENALI_PI_230_DATA 0x00000e9c // PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000e9c
#define               DENALI_PI_231_DATA 0x000040e6 // PI_TDFI_CTRLUPD_MAX_F1:RW:0:21:=0x0040e6
#define               DENALI_PI_232_DATA 0x000288fc // PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x000288fc
#define               DENALI_PI_233_DATA 0x000040e6 // PI_TDFI_CTRLUPD_MAX_F2:RW:0:21:=0x0040e6
#define               DENALI_PI_234_DATA 0x000288fc // PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x000288fc
#define               DENALI_PI_235_DATA 0x0266000f // PI_TXSR_F1:RW:16:16:=0x0266 PI_TXSR_F0:RW:0:16:=0x000f
#define               DENALI_PI_236_DATA 0x04030266 // PI_TEXCKE_F1:RW:24:6:=0x04 PI_TEXCKE_F0:RW:16:6:=0x03 PI_TXSR_F2:RW:0:16:=0x0266
#define               DENALI_PI_237_DATA 0x00271004 // PI_TINIT_F0:RW:8:24:=0x002710 PI_TEXCKE_F2:RW:0:6:=0x04
#define               DENALI_PI_238_DATA 0x000186a0 // PI_TINIT3_F0:RW:0:24:=0x0186a0
#define               DENALI_PI_239_DATA 0x00000005 // PI_TINIT4_F0:RW:0:24:=0x000005
#define               DENALI_PI_240_DATA 0x00000064 // PI_TINIT5_F0:RW:0:24:=0x000064
#define               DENALI_PI_241_DATA 0x0000000f // PI_TXSNR_F0:RW:0:16:=0x000f
#define               DENALI_PI_242_DATA 0x000681c8 // PI_TINIT_F1:RW:0:24:=0x0681c8
#define               DENALI_PI_243_DATA 0x000186a0 // PI_TINIT3_F1:RW:0:24:=0x0186a0
#define               DENALI_PI_244_DATA 0x00000005 // PI_TINIT4_F1:RW:0:24:=0x000005
#define               DENALI_PI_245_DATA 0x000010a9 // PI_TINIT5_F1:RW:0:24:=0x0010a9
#define               DENALI_PI_246_DATA 0x00000266 // PI_TXSNR_F1:RW:0:16:=0x0266
#define               DENALI_PI_247_DATA 0x000681c8 // PI_TINIT_F2:RW:0:24:=0x0681c8
#define               DENALI_PI_248_DATA 0x000186a0 // PI_TINIT3_F2:RW:0:24:=0x0186a0
#define               DENALI_PI_249_DATA 0x00000005 // PI_TINIT4_F2:RW:0:24:=0x000005
#define               DENALI_PI_250_DATA 0x000010a9 // PI_TINIT5_F2:RW:0:24:=0x0010a9
#define               DENALI_PI_251_DATA 0x01000266 // RESERVED:RW:16:12:=0x0100 PI_TXSNR_F2:RW:0:16:=0x0266
#define               DENALI_PI_252_DATA 0x00320040 // PI_TZQCAL_F0:RW:16:12:=0x0032 RESERVED:RW:0:12:=0x0040
#define               DENALI_PI_253_DATA 0x00010002 // RESERVED:RW:8:12:=0x0100 PI_TZQLAT_F0:RW:0:7:=0x02
#define               DENALI_PI_254_DATA 0x08550040 // PI_TZQCAL_F1:RW:16:12:=0x0855 RESERVED:RW:0:12:=0x0040
#define               DENALI_PI_255_DATA 0x00010040 // RESERVED:RW:8:12:=0x0100 PI_TZQLAT_F1:RW:0:7:=0x40
#define               DENALI_PI_256_DATA 0x08550040 // PI_TZQCAL_F2:RW:16:12:=0x0855 RESERVED:RW:0:12:=0x0040
#define               DENALI_PI_257_DATA 0x00000340 // RESERVED:RW:8:12:=0x0003 PI_TZQLAT_F2:RW:0:7:=0x40
#define               DENALI_PI_258_DATA 0x006b006b // RESERVED:RW:16:12:=0x006b RESERVED:RW:0:12:=0x006b
#define               DENALI_PI_259_DATA 0x00040404 // PI_MR13_DATA_0:RW+:24:8:=0x00 PI_WDQ_OSC_DELTA_INDEX_F2:RW:16:4:=0x04 PI_WDQ_OSC_DELTA_INDEX_F1:RW:8:4:=0x04 PI_WDQ_OSC_DELTA_INDEX_F0:RW:0:4:=0x04
#define               DENALI_PI_260_DATA 0x00000055 // PI_MR20_DATA_0:RW:24:8:=0x00 PI_MR17_DATA_0:RW:16:8:=0x00 PI_MR16_DATA_0:RW:8:8:=0x00 PI_MR15_DATA_0:RW:0:8:=0x55
#define               DENALI_PI_261_DATA 0x55003c5a // PI_MR15_DATA_1:RW:24:8:=0x55 PI_MR13_DATA_1:RW+:16:8:=0x00 PI_MR40_DATA_0:RW:8:8:=0x3c PI_MR32_DATA_0:RW:0:8:=0x5a
#define               DENALI_PI_262_DATA 0x5a000000 // PI_MR32_DATA_1:RW:24:8:=0x5a PI_MR20_DATA_1:RW:16:8:=0x00 PI_MR17_DATA_1:RW:8:8:=0x00 PI_MR16_DATA_1:RW:0:8:=0x00
#define               DENALI_PI_263_DATA 0x0055003c // PI_MR16_DATA_2:RW:24:8:=0x00 PI_MR15_DATA_2:RW:16:8:=0x55 PI_MR13_DATA_2:RW+:8:8:=0x00 PI_MR40_DATA_1:RW:0:8:=0x3c
#define               DENALI_PI_264_DATA 0x3c5a0000 // PI_MR40_DATA_2:RW:24:8:=0x3c PI_MR32_DATA_2:RW:16:8:=0x5a PI_MR20_DATA_2:RW:8:8:=0x00 PI_MR17_DATA_2:RW:0:8:=0x00
#define               DENALI_PI_265_DATA 0x00005500 // PI_MR17_DATA_3:RW:24:8:=0x00 PI_MR16_DATA_3:RW:16:8:=0x00 PI_MR15_DATA_3:RW:8:8:=0x55 PI_MR13_DATA_3:RW+:0:8:=0x00
#define               DENALI_PI_266_DATA 0x0c3c5a00 // PI_CKE_MUX_0:RW_D:24:4:=0x0c PI_MR40_DATA_3:RW:16:8:=0x3c PI_MR32_DATA_3:RW:8:8:=0x5a PI_MR20_DATA_3:RW:0:8:=0x00
#define               DENALI_PI_267_DATA 0x080f0e0d // PI_CS_MUX_0:RW_D:24:4:=0x08 PI_CKE_MUX_3:RW_D:16:4:=0x0f PI_CKE_MUX_2:RW_D:8:4:=0x0e PI_CKE_MUX_1:RW_D:0:4:=0x0d
#define               DENALI_PI_268_DATA 0x000b0a09 // PI_RESET_N_MUX_0:RW_D:24:4:=0x00 PI_CS_MUX_3:RW_D:16:4:=0x0b PI_CS_MUX_2:RW_D:8:4:=0x0a PI_CS_MUX_1:RW_D:0:4:=0x09
#define               DENALI_PI_269_DATA 0x00030201 // PI_MRSINGLE_DATA_0:RW:24:8:=0x00 PI_RESET_N_MUX_3:RW_D:16:4:=0x03 PI_RESET_N_MUX_2:RW_D:8:4:=0x02 PI_RESET_N_MUX_1:RW_D:0:4:=0x01
#define               DENALI_PI_270_DATA 0x01000000 // PI_ZQ_CAL_START_MAP_0:RW_D:24:4:=0x01 PI_MRSINGLE_DATA_3:RW:16:8:=0x00 PI_MRSINGLE_DATA_2:RW:8:8:=0x00 PI_MRSINGLE_DATA_1:RW:0:8:=0x00
#define               DENALI_PI_271_DATA 0x04020201 // PI_ZQ_CAL_START_MAP_2:RW_D:24:4:=0x04 PI_ZQ_CAL_LATCH_MAP_1:RW_D:16:4:=0x02 PI_ZQ_CAL_START_MAP_1:RW_D:8:4:=0x02 PI_ZQ_CAL_LATCH_MAP_0:RW_D:0:4:=0x01
#define               DENALI_PI_272_DATA 0x00080804 // PI_ZQ_CAL_LATCH_MAP_3:RW_D:16:4:=0x08 PI_ZQ_CAL_START_MAP_3:RW_D:8:4:=0x08 PI_ZQ_CAL_LATCH_MAP_2:RW_D:0:4:=0x04
#define               DENALI_PI_273_DATA 0x00000000 // PI_DQS_OSC_BASE_VALUE_1_0:RW+:16:16:=0x0000 PI_DQS_OSC_BASE_VALUE_0_0:RW+:0:16:=0x0000
#define               DENALI_PI_274_DATA 0x00000000 // PI_DQS_OSC_BASE_VALUE_1_1:RW+:16:16:=0x0000 PI_DQS_OSC_BASE_VALUE_0_1:RW+:0:16:=0x0000
#define               DENALI_PI_275_DATA 0x00310084 // PI_MR11_DATA_F0_0:RW+:24:8:=0x00 PI_MR3_DATA_F0_0:RW+:16:8:=0x31 PI_MR2_DATA_F0_0:RW+:8:8:=0x00 PI_MR1_DATA_F0_0:RW+:0:8:=0x04
#define               DENALI_PI_276_DATA 0x00160000 // PI_MR23_DATA_F0_0:RW:24:8:=0x00 PI_MR22_DATA_F0_0:RW+:16:8:=0x00 PI_MR14_DATA_F0_0:RW+:8:8:=0x4d PI_MR12_DATA_F0_0:RW+:0:8:=0x4d
#define               DENALI_PI_277_DATA 0x56313ff4 // PI_MR11_DATA_F1_0:RW+:24:8:=0x00 PI_MR3_DATA_F1_0:RW+:16:8:=0x31 PI_MR2_DATA_F1_0:RW+:8:8:=0x3f PI_MR1_DATA_F1_0:RW+:0:8:=0x74
#define               DENALI_PI_278_DATA 0x00160f27 // PI_MR23_DATA_F1_0:RW:24:8:=0x00 PI_MR22_DATA_F1_0:RW+:16:8:=0x00 PI_MR14_DATA_F1_0:RW+:8:8:=0x4d PI_MR12_DATA_F1_0:RW+:0:8:=0x4d
#define               DENALI_PI_279_DATA 0x56313ff4 // PI_MR11_DATA_F2_0:RW+:24:8:=0x00 PI_MR3_DATA_F2_0:RW+:16:8:=0x31 PI_MR2_DATA_F2_0:RW+:8:8:=0x3f PI_MR1_DATA_F2_0:RW+:0:8:=0x74
#define               DENALI_PI_280_DATA 0x00160f27 // PI_MR23_DATA_F2_0:RW:24:8:=0x00 PI_MR22_DATA_F2_0:RW+:16:8:=0x00 PI_MR14_DATA_F2_0:RW+:8:8:=0x4d PI_MR12_DATA_F2_0:RW+:0:8:=0x4d
#define               DENALI_PI_281_DATA 0x00310084 // PI_MR11_DATA_F0_1:RW+:24:8:=0x00 PI_MR3_DATA_F0_1:RW+:16:8:=0x31 PI_MR2_DATA_F0_1:RW+:8:8:=0x00 PI_MR1_DATA_F0_1:RW+:0:8:=0x04
#define               DENALI_PI_282_DATA 0x00160000 // PI_MR23_DATA_F0_1:RW:24:8:=0x00 PI_MR22_DATA_F0_1:RW+:16:8:=0x00 PI_MR14_DATA_F0_1:RW+:8:8:=0x4d PI_MR12_DATA_F0_1:RW+:0:8:=0x4d
#define               DENALI_PI_283_DATA 0x56313ff4 // PI_MR11_DATA_F1_1:RW+:24:8:=0x00 PI_MR3_DATA_F1_1:RW+:16:8:=0x31 PI_MR2_DATA_F1_1:RW+:8:8:=0x3f PI_MR1_DATA_F1_1:RW+:0:8:=0x74
#define               DENALI_PI_284_DATA 0x00160f27 // PI_MR23_DATA_F1_1:RW:24:8:=0x00 PI_MR22_DATA_F1_1:RW+:16:8:=0x00 PI_MR14_DATA_F1_1:RW+:8:8:=0x4d PI_MR12_DATA_F1_1:RW+:0:8:=0x4d
#define               DENALI_PI_285_DATA 0x56313ff4 // PI_MR11_DATA_F2_1:RW+:24:8:=0x00 PI_MR3_DATA_F2_1:RW+:16:8:=0x31 PI_MR2_DATA_F2_1:RW+:8:8:=0x3f PI_MR1_DATA_F2_1:RW+:0:8:=0x74
#define               DENALI_PI_286_DATA 0x00160f27 // PI_MR23_DATA_F2_1:RW:24:8:=0x00 PI_MR22_DATA_F2_1:RW+:16:8:=0x00 PI_MR14_DATA_F2_1:RW+:8:8:=0x4d PI_MR12_DATA_F2_1:RW+:0:8:=0x4d
#define               DENALI_PI_287_DATA 0x00310084 // PI_MR11_DATA_F0_2:RW+:24:8:=0x00 PI_MR3_DATA_F0_2:RW+:16:8:=0x31 PI_MR2_DATA_F0_2:RW+:8:8:=0x00 PI_MR1_DATA_F0_2:RW+:0:8:=0x04
#define               DENALI_PI_288_DATA 0x00160000 // PI_MR23_DATA_F0_2:RW:24:8:=0x00 PI_MR22_DATA_F0_2:RW+:16:8:=0x00 PI_MR14_DATA_F0_2:RW+:8:8:=0x4d PI_MR12_DATA_F0_2:RW+:0:8:=0x4d
#define               DENALI_PI_289_DATA 0x56313ff4 // PI_MR11_DATA_F1_2:RW+:24:8:=0x00 PI_MR3_DATA_F1_2:RW+:16:8:=0x31 PI_MR2_DATA_F1_2:RW+:8:8:=0x3f PI_MR1_DATA_F1_2:RW+:0:8:=0x74
#define               DENALI_PI_290_DATA 0x00160f27 // PI_MR23_DATA_F1_2:RW:24:8:=0x00 PI_MR22_DATA_F1_2:RW+:16:8:=0x00 PI_MR14_DATA_F1_2:RW+:8:8:=0x4d PI_MR12_DATA_F1_2:RW+:0:8:=0x4d
#define               DENALI_PI_291_DATA 0x56313ff4 // PI_MR11_DATA_F2_2:RW+:24:8:=0x00 PI_MR3_DATA_F2_2:RW+:16:8:=0x31 PI_MR2_DATA_F2_2:RW+:8:8:=0x3f PI_MR1_DATA_F2_2:RW+:0:8:=0x74
#define               DENALI_PI_292_DATA 0x00160f27 // PI_MR23_DATA_F2_2:RW:24:8:=0x00 PI_MR22_DATA_F2_2:RW+:16:8:=0x00 PI_MR14_DATA_F2_2:RW+:8:8:=0x4d PI_MR12_DATA_F2_2:RW+:0:8:=0x4d
#define               DENALI_PI_293_DATA 0x00310084 // PI_MR11_DATA_F0_3:RW+:24:8:=0x00 PI_MR3_DATA_F0_3:RW+:16:8:=0x31 PI_MR2_DATA_F0_3:RW+:8:8:=0x00 PI_MR1_DATA_F0_3:RW+:0:8:=0x04
#define               DENALI_PI_294_DATA 0x00160000 // PI_MR23_DATA_F0_3:RW:24:8:=0x00 PI_MR22_DATA_F0_3:RW+:16:8:=0x00 PI_MR14_DATA_F0_3:RW+:8:8:=0x4d PI_MR12_DATA_F0_3:RW+:0:8:=0x4d
#define               DENALI_PI_295_DATA 0x56313ff4 // PI_MR11_DATA_F1_3:RW+:24:8:=0x00 PI_MR3_DATA_F1_3:RW+:16:8:=0x31 PI_MR2_DATA_F1_3:RW+:8:8:=0x3f PI_MR1_DATA_F1_3:RW+:0:8:=0x74
#define               DENALI_PI_296_DATA 0x00160f27 // PI_MR23_DATA_F1_3:RW:24:8:=0x00 PI_MR22_DATA_F1_3:RW+:16:8:=0x00 PI_MR14_DATA_F1_3:RW+:8:8:=0x4d PI_MR12_DATA_F1_3:RW+:0:8:=0x4d
#define               DENALI_PI_297_DATA 0x56313ff4 // PI_MR11_DATA_F2_3:RW+:24:8:=0x00 PI_MR3_DATA_F2_3:RW+:16:8:=0x31 PI_MR2_DATA_F2_3:RW+:8:8:=0x3f PI_MR1_DATA_F2_3:RW+:0:8:=0x74
#define               DENALI_PI_298_DATA 0x00160f27 // PI_MR23_DATA_F2_3:RW:24:8:=0x00 PI_MR22_DATA_F2_3:RW+:16:8:=0x00 PI_MR14_DATA_F2_3:RW+:8:8:=0x4d PI_MR12_DATA_F2_3:RW+:0:8:=0x4d
#define               DENALI_PI_299_DATA 0x00000000 // PI_PARITY_ERROR_REGIF:RW:0:11:=0x0000
