// Seed: 1886558666
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd40,
    parameter id_3 = 32'd11,
    parameter id_6 = 32'd23
) (
    input wire _id_0,
    output logic id_1,
    input tri0 id_2,
    input uwire _id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wor _id_6,
    output supply0 id_7
);
  logic [id_6 : id_0] id_9;
  ;
  wire [id_0 : 1] id_10;
  wire [id_6 : 1 'b0] id_11;
  initial begin : LABEL_0
    id_1 <= #1 id_11;
  end
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_10
  );
  logic [id_3 : 1] id_13;
endmodule
