#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Sep 13 11:38:36 2016
# Process ID: 6993
# Current directory: /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis
# Command line: vivado -mode tcl -source /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.tcl -tclargs build
# Log file: /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/vivado.log
# Journal file: /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/vivado.jou
#-----------------------------------------------------------
source /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.tcl
# cd ../objs
# set origin_dir "../objs/"
# create_project -part xc7z010clg400-1 red_pseudogen_dds
# set proj_dir [get_property directory [current_project]]
# set obj [get_projects red_pseudogen_dds]
# set_property "default_lib" "xil_defaultlib" $obj
# set_property "simulator_language" "Mixed" $obj
# set_property "target_language" "VHDL" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "../synthesis/top_red_pseudogen_dds.vhd"]"\
# ]
# add_files -norecurse -fileset $obj $files
# set obj [get_filesets sources_1]
# set_property "top" "top_red_pseudogen_dds" $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/top_red_pseudogen_dds.vhd"]"
WARNING: [filemgmt 56-12] File '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd' cannot be added to the project because it already exists in the project, skipping this file
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/redpitaya_axi_wrapper00_axim/redpitaya_axi_wrapper00_axim_intercon.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/pseudo_generateur_real/pseudo_generateur_real_logic.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/pseudo_generateur_real/pseudo_generateur_real.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/pseudo_generateur_real/wb_pseudoGenReal.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/pseudo_generateur_real/pseudoGenReal_handComm.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/redpitaya_axi_wrapper/redpitaya_axi_wrapper.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/convertComplexToReal/convertComplexToReal.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/redpitaya_axi_wrapper00_candroutput/redpitaya_axi_wrapper00_candroutput_intercon.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/redpitaya_adc_dac/redpitaya_adc_dac_clk.v"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/redpitaya_adc_dac/redpitaya_adc_dac.v"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/redpitaya_adc_dac/ltc2145.v"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/redpitaya_adc_dac/ad9767.v"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/nco_counter/nco_counter_handcomm.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/nco_counter/wb_nco_counter.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/nco_counter/nco_counter.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/nco_counter/nco_counter_logic.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets sources_1]
# set file "[file normalize "../synthesis/nco_counter/nco_counter_cos_rom.vhd"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set obj [get_filesets constrs_1]
# set file "[file normalize "../synthesis/red_pseudogen_dds.xdc"]"
# set file_added [add_files -norecurse -fileset $obj $file]
# set file "../synthesis/red_pseudogen_dds.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set_property "top" "top_red_pseudogen_dds" $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#   create_run -name synth_1 -part xc7z010clg400-1 -flow {Vivado Synthesis 2016} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2016" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#   create_run -name impl_1 -part xc7z010clg400-1 -flow {Vivado Implementation 2016} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2016" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property "needs_refresh" "1" $obj
# set_property "steps.write_bitstream.args.bin_file" "1" $obj
# load_features ipintegrator
# source ../synthesis/redpitaya_axi_wrapper_bd.tcl
## set design_name redpitaya_axi_wrapper_bd
## if { [get_projects -quiet] eq "" } {
##    puts "ERROR: Please open or create a project!"
##    return 1
## }
## puts "INFO: Currently there is no design <$design_name> in project, so creating one..."
INFO: Currently there is no design <redpitaya_axi_wrapper_bd> in project, so creating one...
## create_bd_design $design_name
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/toolchains/Xilinx/Vivado/2016.2/data/ip'.
Wrote  : </home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/redpitaya_axi_wrapper_bd.bd> 
## puts "INFO: Making design <$design_name> as current_bd_design."
INFO: Making design <redpitaya_axi_wrapper_bd> as current_bd_design.
## current_bd_design $design_name
## puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"."
INFO: Currently the variable <design_name> is equal to "redpitaya_axi_wrapper_bd".
## proc create_root_design { parentCell } {
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      puts "ERROR: Unable to find parent cell  <$parentCell>!"
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      puts "ERROR: Parent <$parentObj> has TYPE =  <$parentType>. Expected to be <hier>."
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
##   set M00_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI ]
##   set_property -dict [ list     CONFIG.ADDR_WIDTH {32}     CONFIG.DATA_WIDTH {32}     CONFIG.NUM_READ_OUTSTANDING {8}     CONFIG.NUM_WRITE_OUTSTANDING {8}     CONFIG.PROTOCOL {AXI4LITE}  ] $M00_AXI
## 
##   # Create ports
##   set ACLK [ create_bd_port -dir O -type clk ACLK ]
##   set_property -dict [ list CONFIG.ASSOCIATED_BUSIF {M00_AXI}  ] $ACLK
##   set FCLK_CLK1 [ create_bd_port -dir O -type clk FCLK_CLK1 ]
##   set rst_o [ create_bd_port -dir O -type rst rst_o ]
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: processing_system7_0, and set properties
##   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
##   set_property -dict [ list CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
## CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
## CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
## CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
## CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158731} \
## CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
## CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
## CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {125.000000} \
## CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {250.000000} \
## CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {50.000000} \
## CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {200.000000} \
## CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
## CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
## CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {125.000000} \
## CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {125.000000} \
## CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
## CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {166.666672} \
## CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
## CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
## CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
## CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
## CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
## CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
## CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
## CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
## CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
## CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
## CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
## CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
## CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
## CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} \
## CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
## CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
## CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
## CONFIG.PCW_CLK0_FREQ {125000000} \
## CONFIG.PCW_CLK1_FREQ {250000000} \
## CONFIG.PCW_CLK2_FREQ {50000000} \
## CONFIG.PCW_CLK3_FREQ {200000000} \
## CONFIG.PCW_CORE0_FIQ_INTR {0} \
## CONFIG.PCW_CORE0_IRQ_INTR {0} \
## CONFIG.PCW_CORE1_FIQ_INTR {0} \
## CONFIG.PCW_CORE1_IRQ_INTR {0} \
## CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
## CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
## CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
## CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {1} \
## CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
## CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
## CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
## CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
## CONFIG.PCW_DM_WIDTH {4} \
## CONFIG.PCW_DQS_WIDTH {4} \
## CONFIG.PCW_DQ_WIDTH {32} \
## CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
## CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
## CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
## CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
## CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
## CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
## CONFIG.PCW_ENET0_RESET_ENABLE {0} \
## CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_ENET_RESET_ENABLE {1} \
## CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
## CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
## CONFIG.PCW_EN_4K_TIMER {0} \
## CONFIG.PCW_EN_CAN0 {0} \
## CONFIG.PCW_EN_CAN1 {0} \
## CONFIG.PCW_EN_CLK0_PORT {1} \
## CONFIG.PCW_EN_CLK1_PORT {1} \
## CONFIG.PCW_EN_CLK2_PORT {0} \
## CONFIG.PCW_EN_CLK3_PORT {0} \
## CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
## CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
## CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
## CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
## CONFIG.PCW_EN_DDR {1} \
## CONFIG.PCW_EN_EMIO_CAN0 {0} \
## CONFIG.PCW_EN_EMIO_CAN1 {0} \
## CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
## CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
## CONFIG.PCW_EN_EMIO_ENET0 {0} \
## CONFIG.PCW_EN_EMIO_ENET1 {0} \
## CONFIG.PCW_EN_EMIO_GPIO {0} \
## CONFIG.PCW_EN_EMIO_I2C0 {0} \
## CONFIG.PCW_EN_EMIO_I2C1 {0} \
## CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
## CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
## CONFIG.PCW_EN_EMIO_PJTAG {0} \
## CONFIG.PCW_EN_EMIO_SDIO0 {0} \
## CONFIG.PCW_EN_EMIO_SDIO1 {0} \
## CONFIG.PCW_EN_EMIO_SPI0 {1} \
## CONFIG.PCW_EN_EMIO_SPI1 {0} \
## CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
## CONFIG.PCW_EN_EMIO_TRACE {0} \
## CONFIG.PCW_EN_EMIO_TTC0 {1} \
## CONFIG.PCW_EN_EMIO_TTC1 {0} \
## CONFIG.PCW_EN_EMIO_UART0 {0} \
## CONFIG.PCW_EN_EMIO_UART1 {0} \
## CONFIG.PCW_EN_EMIO_WDT {0} \
## CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
## CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
## CONFIG.PCW_EN_ENET0 {1} \
## CONFIG.PCW_EN_ENET1 {0} \
## CONFIG.PCW_EN_GPIO {1} \
## CONFIG.PCW_EN_I2C0 {1} \
## CONFIG.PCW_EN_I2C1 {0} \
## CONFIG.PCW_EN_MODEM_UART0 {0} \
## CONFIG.PCW_EN_MODEM_UART1 {0} \
## CONFIG.PCW_EN_PJTAG {0} \
## CONFIG.PCW_EN_QSPI {1} \
## CONFIG.PCW_EN_RST0_PORT {1} \
## CONFIG.PCW_EN_RST1_PORT {0} \
## CONFIG.PCW_EN_RST2_PORT {0} \
## CONFIG.PCW_EN_RST3_PORT {0} \
## CONFIG.PCW_EN_SDIO0 {1} \
## CONFIG.PCW_EN_SDIO1 {0} \
## CONFIG.PCW_EN_SMC {0} \
## CONFIG.PCW_EN_SPI0 {1} \
## CONFIG.PCW_EN_SPI1 {1} \
## CONFIG.PCW_EN_TRACE {0} \
## CONFIG.PCW_EN_TTC0 {1} \
## CONFIG.PCW_EN_TTC1 {0} \
## CONFIG.PCW_EN_UART0 {1} \
## CONFIG.PCW_EN_UART1 {1} \
## CONFIG.PCW_EN_USB0 {1} \
## CONFIG.PCW_EN_USB1 {0} \
## CONFIG.PCW_EN_WDT {0} \
## CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_FCLK_CLK0_BUF {true} \
## CONFIG.PCW_FCLK_CLK1_BUF {true} \
## CONFIG.PCW_FCLK_CLK2_BUF {false} \
## CONFIG.PCW_FCLK_CLK3_BUF {false} \
## CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125} \
## CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {250} \
## CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
## CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {200} \
## CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
## CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
## CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
## CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
## CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
## CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
## CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
## CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
## CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
## CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
## CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
## CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
## CONFIG.PCW_I2C0_I2C0_IO {MIO 50 .. 51} \
## CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_I2C0_RESET_ENABLE {0} \
## CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
## CONFIG.PCW_I2C_RESET_ENABLE {1} \
## CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
## CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} \
## CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
## CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
## CONFIG.PCW_IRQ_F2P_INTR {1} \
## CONFIG.PCW_IRQ_F2P_MODE {REVERSE} \
## CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_0_PULLUP {enabled} \
## CONFIG.PCW_MIO_0_SLEW {slow} \
## CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_10_PULLUP {enabled} \
## CONFIG.PCW_MIO_10_SLEW {slow} \
## CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_11_PULLUP {enabled} \
## CONFIG.PCW_MIO_11_SLEW {slow} \
## CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_12_PULLUP {enabled} \
## CONFIG.PCW_MIO_12_SLEW {slow} \
## CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_13_PULLUP {enabled} \
## CONFIG.PCW_MIO_13_SLEW {slow} \
## CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_14_PULLUP {enabled} \
## CONFIG.PCW_MIO_14_SLEW {slow} \
## CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_15_PULLUP {enabled} \
## CONFIG.PCW_MIO_15_SLEW {slow} \
## CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_16_PULLUP {disabled} \
## CONFIG.PCW_MIO_16_SLEW {fast} \
## CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_17_PULLUP {disabled} \
## CONFIG.PCW_MIO_17_SLEW {fast} \
## CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_18_PULLUP {disabled} \
## CONFIG.PCW_MIO_18_SLEW {fast} \
## CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_19_PULLUP {disabled} \
## CONFIG.PCW_MIO_19_SLEW {fast} \
## CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_1_PULLUP {enabled} \
## CONFIG.PCW_MIO_1_SLEW {slow} \
## CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_20_PULLUP {disabled} \
## CONFIG.PCW_MIO_20_SLEW {fast} \
## CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_21_PULLUP {disabled} \
## CONFIG.PCW_MIO_21_SLEW {fast} \
## CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_22_PULLUP {disabled} \
## CONFIG.PCW_MIO_22_SLEW {fast} \
## CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_23_PULLUP {disabled} \
## CONFIG.PCW_MIO_23_SLEW {fast} \
## CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_24_PULLUP {disabled} \
## CONFIG.PCW_MIO_24_SLEW {fast} \
## CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_25_PULLUP {disabled} \
## CONFIG.PCW_MIO_25_SLEW {fast} \
## CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_26_PULLUP {disabled} \
## CONFIG.PCW_MIO_26_SLEW {fast} \
## CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_27_PULLUP {disabled} \
## CONFIG.PCW_MIO_27_SLEW {fast} \
## CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_28_PULLUP {disabled} \
## CONFIG.PCW_MIO_28_SLEW {fast} \
## CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_29_PULLUP {disabled} \
## CONFIG.PCW_MIO_29_SLEW {fast} \
## CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_2_SLEW {slow} \
## CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_30_PULLUP {disabled} \
## CONFIG.PCW_MIO_30_SLEW {fast} \
## CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_31_PULLUP {disabled} \
## CONFIG.PCW_MIO_31_SLEW {fast} \
## CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_32_PULLUP {disabled} \
## CONFIG.PCW_MIO_32_SLEW {fast} \
## CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_33_PULLUP {disabled} \
## CONFIG.PCW_MIO_33_SLEW {fast} \
## CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_34_PULLUP {disabled} \
## CONFIG.PCW_MIO_34_SLEW {fast} \
## CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_35_PULLUP {disabled} \
## CONFIG.PCW_MIO_35_SLEW {fast} \
## CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_36_PULLUP {disabled} \
## CONFIG.PCW_MIO_36_SLEW {fast} \
## CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_37_PULLUP {disabled} \
## CONFIG.PCW_MIO_37_SLEW {fast} \
## CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_38_PULLUP {disabled} \
## CONFIG.PCW_MIO_38_SLEW {fast} \
## CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_39_PULLUP {disabled} \
## CONFIG.PCW_MIO_39_SLEW {fast} \
## CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_3_SLEW {slow} \
## CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_40_PULLUP {enabled} \
## CONFIG.PCW_MIO_40_SLEW {slow} \
## CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_41_PULLUP {enabled} \
## CONFIG.PCW_MIO_41_SLEW {slow} \
## CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_42_PULLUP {enabled} \
## CONFIG.PCW_MIO_42_SLEW {slow} \
## CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_43_PULLUP {enabled} \
## CONFIG.PCW_MIO_43_SLEW {slow} \
## CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_44_PULLUP {enabled} \
## CONFIG.PCW_MIO_44_SLEW {slow} \
## CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_45_PULLUP {enabled} \
## CONFIG.PCW_MIO_45_SLEW {slow} \
## CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_46_PULLUP {enabled} \
## CONFIG.PCW_MIO_46_SLEW {slow} \
## CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_47_PULLUP {enabled} \
## CONFIG.PCW_MIO_47_SLEW {slow} \
## CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_48_PULLUP {enabled} \
## CONFIG.PCW_MIO_48_SLEW {slow} \
## CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_49_PULLUP {enabled} \
## CONFIG.PCW_MIO_49_SLEW {slow} \
## CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_4_SLEW {slow} \
## CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_50_PULLUP {enabled} \
## CONFIG.PCW_MIO_50_SLEW {slow} \
## CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_51_PULLUP {enabled} \
## CONFIG.PCW_MIO_51_SLEW {slow} \
## CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_52_PULLUP {enabled} \
## CONFIG.PCW_MIO_52_SLEW {slow} \
## CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_53_PULLUP {enabled} \
## CONFIG.PCW_MIO_53_SLEW {slow} \
## CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_5_SLEW {slow} \
## CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_6_SLEW {slow} \
## CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_7_SLEW {slow} \
## CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_8_SLEW {slow} \
## CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_9_PULLUP {enabled} \
## CONFIG.PCW_MIO_9_SLEW {slow} \
## CONFIG.PCW_MIO_PRIMITIVE {54} \
## CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#>Quad SPI Flash#>Quad SPI Flash#>Quad SPI Flash#>Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#Enet 0#Enet 0} \
## CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#mdc#mdio} \
## CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
## CONFIG.PCW_M_AXI_GP0_FREQMHZ {125} \
## CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
## CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
## CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
## CONFIG.PCW_NAND_CYCLES_T_AR {0} \
## CONFIG.PCW_NAND_CYCLES_T_CLR {0} \
## CONFIG.PCW_NAND_CYCLES_T_RC {2} \
## CONFIG.PCW_NAND_CYCLES_T_REA {1} \
## CONFIG.PCW_NAND_CYCLES_T_RR {0} \
## CONFIG.PCW_NAND_CYCLES_T_WC {2} \
## CONFIG.PCW_NAND_CYCLES_T_WP {1} \
## CONFIG.PCW_NOR_CS0_T_CEOE {1} \
## CONFIG.PCW_NOR_CS0_T_PC {1} \
## CONFIG.PCW_NOR_CS0_T_RC {2} \
## CONFIG.PCW_NOR_CS0_T_TR {1} \
## CONFIG.PCW_NOR_CS0_T_WC {2} \
## CONFIG.PCW_NOR_CS0_T_WP {1} \
## CONFIG.PCW_NOR_CS0_WE_TIME {2} \
## CONFIG.PCW_NOR_CS1_T_CEOE {1} \
## CONFIG.PCW_NOR_CS1_T_PC {1} \
## CONFIG.PCW_NOR_CS1_T_RC {2} \
## CONFIG.PCW_NOR_CS1_T_TR {1} \
## CONFIG.PCW_NOR_CS1_T_WC {2} \
## CONFIG.PCW_NOR_CS1_T_WP {1} \
## CONFIG.PCW_NOR_CS1_WE_TIME {2} \
## CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
## CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
## CONFIG.PCW_NOR_SRAM_CS0_T_RC {2} \
## CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
## CONFIG.PCW_NOR_SRAM_CS0_T_WC {2} \
## CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
## CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {2} \
## CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
## CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
## CONFIG.PCW_NOR_SRAM_CS1_T_RC {2} \
## CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
## CONFIG.PCW_NOR_SRAM_CS1_T_WC {2} \
## CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
## CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {2} \
## CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
## CONFIG.PCW_P2F_ENET0_INTR {0} \
## CONFIG.PCW_P2F_GPIO_INTR {0} \
## CONFIG.PCW_P2F_I2C0_INTR {0} \
## CONFIG.PCW_P2F_QSPI_INTR {0} \
## CONFIG.PCW_P2F_SDIO0_INTR {0} \
## CONFIG.PCW_P2F_SPI0_INTR {0} \
## CONFIG.PCW_P2F_SPI1_INTR {0} \
## CONFIG.PCW_P2F_UART0_INTR {0} \
## CONFIG.PCW_P2F_UART1_INTR {0} \
## CONFIG.PCW_P2F_USB0_INTR {0} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.013} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.010} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.009} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.011} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.007} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.004} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.001} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.003} \
## CONFIG.PCW_PACKAGE_NAME {clg400} \
## CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {1} \
## CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
## CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
## CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
## CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 2.5V} \
## CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
## CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
## CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
## CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
## CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
## CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
## CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
## CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {125} \
## CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
## CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
## CONFIG.PCW_SD0_GRP_CD_IO {MIO 46} \
## CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
## CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
## CONFIG.PCW_SD0_GRP_WP_IO {MIO 47} \
## CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
## CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
## CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
## CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {125} \
## CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
## CONFIG.PCW_SMC_CYCLE_T0 {NA} \
## CONFIG.PCW_SMC_CYCLE_T1 {NA} \
## CONFIG.PCW_SMC_CYCLE_T2 {NA} \
## CONFIG.PCW_SMC_CYCLE_T3 {NA} \
## CONFIG.PCW_SMC_CYCLE_T4 {NA} \
## CONFIG.PCW_SMC_CYCLE_T5 {NA} \
## CONFIG.PCW_SMC_CYCLE_T6 {NA} \
## CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
## CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
## CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
## CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_SPI0_SPI0_IO {EMIO} \
## CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
## CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
## CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
## CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
## CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_SPI1_SPI1_IO {MIO 10 .. 15} \
## CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
## CONFIG.PCW_SPI_PERIPHERAL_VALID {1} \
## CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
## CONFIG.PCW_TRACE_INTERNAL_WIDTH {32} \
## CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
## CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
## CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
## CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
## CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
## CONFIG.PCW_UART0_BAUD_RATE {115200} \
## CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
## CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
## CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
## CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
## CONFIG.PCW_UART1_BAUD_RATE {115200} \
## CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
## CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
## CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_UART1_UART1_IO {MIO 8 .. 9} \
## CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
## CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
## CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
## CONFIG.PCW_UIPARAM_DDR_AL {0} \
## CONFIG.PCW_UIPARAM_DDR_BL {8} \
## CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.0} \
## CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.0} \
## CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.0} \
## CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.0} \
## CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {54.563} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {54.563} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {54.563} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {54.563} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {101.239} \
## CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {79.5025} \
## CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {60.536} \
## CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {71.7715} \
## CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} \
## CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {104.5365} \
## CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {70.676} \
## CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {59.1615} \
## CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {81.319} \
## CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
## CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
## CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
## CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
## CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
## CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
## CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {0} \
## CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {0} \
## CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {0} \
## CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
## CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
## CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
## CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
## CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_USB0_RESET_ENABLE {1} \
## CONFIG.PCW_USB0_RESET_IO {MIO 48} \
## CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
## CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_USB_RESET_ENABLE {1} \
## CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
## CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
## CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
## CONFIG.PCW_USE_CORESIGHT {0} \
## CONFIG.PCW_USE_CROSS_TRIGGER {0} \
## CONFIG.PCW_USE_CR_FABRIC {1} \
## CONFIG.PCW_USE_DDR_BYPASS {0} \
## CONFIG.PCW_USE_DEBUG {0} \
## CONFIG.PCW_USE_DMA0 {0} \
## CONFIG.PCW_USE_DMA1 {0} \
## CONFIG.PCW_USE_DMA2 {0} \
## CONFIG.PCW_USE_DMA3 {0} \
## CONFIG.PCW_USE_EXPANDED_IOP {0} \
## CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
## CONFIG.PCW_USE_HIGH_OCM {0} \
## CONFIG.PCW_USE_M_AXI_GP0 {1} \
## CONFIG.PCW_USE_M_AXI_GP1 {0} \
## CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
## CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
## CONFIG.PCW_USE_S_AXI_ACP {0} \
## CONFIG.PCW_USE_S_AXI_GP0 {0} \
## CONFIG.PCW_USE_S_AXI_GP1 {0} \
## CONFIG.PCW_USE_S_AXI_HP0 {0} \
## CONFIG.PCW_USE_S_AXI_HP1 {0} \
## CONFIG.PCW_USE_S_AXI_HP2 {0} \
## CONFIG.PCW_USE_S_AXI_HP3 {0} \
## CONFIG.PCW_USE_TRACE {0} \
## CONFIG.PCW_VALUE_SILVERSION {3} \
## CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
##  ] $processing_system7_0
## 
##   # Create instance: processing_system7_0_axi_periph, and set properties
##   set processing_system7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 processing_system7_0_axi_periph ]
##   set_property -dict [ list CONFIG.NUM_MI {1} \
##  ] $processing_system7_0_axi_periph
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins processing_system7_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M00_AXI [get_bd_intf_ports M00_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI]
## 
##   # Create port connections
##   connect_bd_net -net ARESETN_1 [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins processing_system7_0_axi_periph/ARESETN]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins processing_system7_0_axi_periph/S00_ARESETN]
##   connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_ports rst_o] [get_bd_pins proc_sys_reset_0/peripheral_reset]
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0_axi_periph/ACLK] [get_bd_pins processing_system7_0_axi_periph/M00_ACLK] [get_bd_pins processing_system7_0_axi_periph/S00_ACLK]
##   connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_ports FCLK_CLK1] [get_bd_pins processing_system7_0/FCLK_CLK1]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x10000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs M00_AXI/Reg] SEG_M00_AXI_Reg
##   
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
Wrote  : </home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/redpitaya_axi_wrapper_bd.bd> 
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created: red_pseudogen_dds"
INFO: Project created: red_pseudogen_dds
# current_run -implementation [get_runs impl_1]
# generate_target all [get_files ./red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/redpitaya_axi_wrapper_bd.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
VHDL Output written to : /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd
VHDL Output written to : /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd_wrapper.vhd
Wrote  : </home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/redpitaya_axi_wrapper_bd.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] redpitaya_axi_wrapper_bd_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hw_handoff/redpitaya_axi_wrapper_bd.hwh
Generated Block Design Tcl file /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hw_handoff/redpitaya_axi_wrapper_bd_bd.tcl
Generated Hardware Definition File /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1199.930 ; gain = 66.031 ; free physical = 3292 ; free virtual = 23849
# launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ad9767.v" into library work [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ad9767.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ltc2145.v" into library work [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ltc2145.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac.v" into library work [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac_clk.v" into library work [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac_clk.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/convertComplexToReal/convertComplexToReal.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/convertComplexToReal/convertComplexToReal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_cos_rom.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_cos_rom.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_handcomm.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_handcomm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_logic.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_logic.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudoGenReal_handComm.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudoGenReal_handComm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real_logic.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real_logic.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper/redpitaya_axi_wrapper.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper/redpitaya_axi_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_axim/redpitaya_axi_wrapper00_axim_intercon.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_axim/redpitaya_axi_wrapper00_axim_intercon.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_candroutput/redpitaya_axi_wrapper00_candroutput_intercon.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_candroutput/redpitaya_axi_wrapper00_candroutput_intercon.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/wb_nco_counter.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/wb_nco_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/wb_pseudoGenReal.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/wb_pseudoGenReal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd" into library xil_defaultlib [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:1]
[Tue Sep 13 11:39:08 2016] Launched synth_1...
Run output will be captured here: /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Sep 13 11:39:08 2016] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_red_pseudogen_dds.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_red_pseudogen_dds.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_red_pseudogen_dds.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/toolchains/Xilinx/Vivado/2016.2/data/ip'.
Command: synth_design -top top_red_pseudogen_dds -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7200 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1068.238 ; gain = 188.246 ; free physical = 3008 ; free virtual = 23565
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_red_pseudogen_dds' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:88]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper/redpitaya_axi_wrapper.vhd:21' bound to instance 'redpitaya_axi_wrapper00' of component 'redpitaya_axi_wrapper' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:622]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper/redpitaya_axi_wrapper.vhd:77]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper_bd' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:591' bound to instance 'u0' of component 'redpitaya_axi_wrapper_bd' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper/redpitaya_axi_wrapper.vhd:138]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper_bd' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:643]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper_bd_proc_sys_reset_0_0' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/synth/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.vhd:56' bound to instance 'proc_sys_reset_0' of component 'redpitaya_axi_wrapper_bd_proc_sys_reset_0_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:870]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper_bd_proc_sys_reset_0_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/synth/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/synth/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper_bd_proc_sys_reset_0_0' (7#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/synth/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper_bd_processing_system7_0_0' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/synth/redpitaya_axi_wrapper_bd_processing_system7_0_0.v:59' bound to instance 'processing_system7_0' of component 'redpitaya_axi_wrapper_bd_processing_system7_0_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:883]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper_bd_processing_system7_0_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/synth/redpitaya_axi_wrapper_bd_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (8#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (9#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (10#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (11#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/synth/redpitaya_axi_wrapper_bd_processing_system7_0_0.v:366]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper_bd_processing_system7_0_0' (12#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/synth/redpitaya_axi_wrapper_bd_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper_bd_processing_system7_0_axi_periph_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_RK5C49' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:80]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper_bd_auto_pc_0' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_auto_pc_0/synth/redpitaya_axi_wrapper_bd_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'redpitaya_axi_wrapper_bd_auto_pc_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:263]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper_bd_auto_pc_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_auto_pc_0/synth/redpitaya_axi_wrapper_bd_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (13#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (14#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (15#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (16#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (17#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (18#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (18#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (19#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (20#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (21#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (21#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (21#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (22#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (23#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (24#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (24#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (24#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (24#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (25#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (27#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (28#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper_bd_auto_pc_0' (29#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_auto_pc_0/synth/redpitaya_axi_wrapper_bd_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_RK5C49' (30#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper_bd_processing_system7_0_axi_periph_0' (31#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:398]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper_bd' (32#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:643]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper' (33#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper/redpitaya_axi_wrapper.vhd:77]
INFO: [Synth 8-3491] module 'redpitaya_adc_dac' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac.v:1' bound to instance 'analog' of component 'redpitaya_adc_dac' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:676]
INFO: [Synth 8-638] synthesizing module 'redpitaya_adc_dac' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac.v:1]
INFO: [Synth 8-638] synthesizing module 'redpitaya_adc_dac_clk' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14160]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (34#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14160]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: -45.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (35#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_adc_dac_clk' (36#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ad9767' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ad9767.v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (37#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287]
INFO: [Synth 8-256] done synthesizing module 'ad9767' (38#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ad9767.v:1]
INFO: [Synth 8-638] synthesizing module 'ltc2145' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ltc2145.v:1]
INFO: [Synth 8-256] done synthesizing module 'ltc2145' (39#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ltc2145.v:1]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_adc_dac' (40#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac.v:1]
	Parameter id bound to: 1 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter COUNTER_SIZE bound to: 10 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'nco_counter' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter.vhd:5' bound to instance 'nco' of component 'nco_counter' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:718]
INFO: [Synth 8-638] synthesizing module 'nco_counter' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter.vhd:61]
	Parameter id bound to: 1 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter COUNTER_SIZE bound to: 10 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nco_counter_logic' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_logic.vhd:26]
	Parameter COUNTER_SIZE bound to: 10 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nco_counter_cos_rom' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_cos_rom.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'nco_counter_cos_rom' (41#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_cos_rom.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'nco_counter_logic' (42#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_logic.vhd:26]
INFO: [Synth 8-638] synthesizing module 'wb_nco_counter' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/wb_nco_counter.vhd:31]
	Parameter COUNTER_SIZE bound to: 10 - type: integer 
	Parameter id bound to: 1 - type: integer 
	Parameter wb_size bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/wb_nco_counter.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'wb_nco_counter' (43#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/wb_nco_counter.vhd:31]
INFO: [Synth 8-638] synthesizing module 'nco_counter_handcomm' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_handcomm.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter INTERNAL_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nco_counter_handcomm' (44#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_handcomm.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'nco_counter' (45#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter.vhd:61]
	Parameter id bound to: 2 - type: integer 
	Parameter PRESCALER bound to: 10 - type: integer 
	Parameter DATA_SIZE bound to: 10 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pseudo_generateur_real' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real.vhd:5' bound to instance 'gene' of component 'pseudo_generateur_real' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:773]
INFO: [Synth 8-638] synthesizing module 'pseudo_generateur_real' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real.vhd:44]
	Parameter PRESCALER bound to: 10 - type: integer 
	Parameter DATA_SIZE bound to: 10 - type: integer 
	Parameter id bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pseudo_generateur_real_logic' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real_logic.vhd:18]
	Parameter DATA_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pseudo_generateur_real_logic' (46#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real_logic.vhd:18]
INFO: [Synth 8-638] synthesizing module 'wb_pseudoGenReal' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/wb_pseudoGenReal.vhd:28]
	Parameter DEFAULT_PRESCALER bound to: 10 - type: integer 
	Parameter id bound to: 2 - type: integer 
	Parameter wb_size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_pseudoGenReal' (47#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/wb_pseudoGenReal.vhd:28]
INFO: [Synth 8-638] synthesizing module 'pseudoGenReal_handComm' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudoGenReal_handComm.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter INTERNAL_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pseudoGenReal_handComm' (48#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudoGenReal_handComm.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'pseudo_generateur_real' (49#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real.vhd:44]
	Parameter DATA_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'convertComplexToReal' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/convertComplexToReal/convertComplexToReal.vhd:5' bound to instance 'convert' of component 'convertComplexToReal' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:812]
INFO: [Synth 8-638] synthesizing module 'convertComplexToReal' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/convertComplexToReal/convertComplexToReal.vhd:29]
	Parameter DATA_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convertComplexToReal' (50#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/convertComplexToReal/convertComplexToReal.vhd:29]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper00_axim' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_axim/redpitaya_axi_wrapper00_axim_intercon.vhd:17' bound to instance 'redpitaya_axi_wrapper00_axim_intercon' of component 'redpitaya_axi_wrapper00_axim' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:835]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper00_axim' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_axim/redpitaya_axi_wrapper00_axim_intercon.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper00_axim' (51#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_axim/redpitaya_axi_wrapper00_axim_intercon.vhd:92]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper00_candroutput' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_candroutput/redpitaya_axi_wrapper00_candroutput_intercon.vhd:17' bound to instance 'redpitaya_axi_wrapper00_candroutput_intercon' of component 'redpitaya_axi_wrapper00_candroutput' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:905]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper00_candroutput' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_candroutput/redpitaya_axi_wrapper00_candroutput_intercon.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper00_candroutput' (52#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_candroutput/redpitaya_axi_wrapper00_candroutput_intercon.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'top_red_pseudogen_dds' (53#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:88]
WARNING: [Synth 8-3331] design redpitaya_axi_wrapper00_axim has unconnected port redpitaya_axi_wrapper00_M00_AXI_araddr[1]
WARNING: [Synth 8-3331] design redpitaya_axi_wrapper00_axim has unconnected port redpitaya_axi_wrapper00_M00_AXI_araddr[0]
WARNING: [Synth 8-3331] design redpitaya_axi_wrapper00_axim has unconnected port redpitaya_axi_wrapper00_M00_AXI_awaddr[1]
WARNING: [Synth 8-3331] design redpitaya_axi_wrapper00_axim has unconnected port redpitaya_axi_wrapper00_M00_AXI_awaddr[0]
WARNING: [Synth 8-3331] design pseudoGenReal_handComm has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design pseudoGenReal_handComm has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design pseudoGenReal_handComm has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design pseudoGenReal_handComm has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design pseudoGenReal_handComm has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design pseudoGenReal_handComm has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design pseudoGenReal_handComm has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design pseudoGenReal_handComm has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design pseudoGenReal_handComm has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design pseudoGenReal_handComm has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[31]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[30]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[29]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[28]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[27]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[26]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[25]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[24]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[23]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[22]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[21]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[20]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[19]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[18]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[17]
WARNING: [Synth 8-3331] design wb_pseudoGenReal has unconnected port wbs_writedata[16]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design nco_counter_handcomm has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_en_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port pinc_clk_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_en_i
WARNING: [Synth 8-3331] design nco_counter has unconnected port poff_clk_i
WARNING: [Synth 8-3331] design redpitaya_adc_dac_clk has unconnected port clk_i
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1203.684 ; gain = 323.691 ; free physical = 2883 ; free virtual = 23443
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1203.684 ; gain = 323.691 ; free physical = 2883 ; free virtual = 23443
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0_board.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0_board.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/processing_system7_0/inst'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_red_pseudogen_dds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_red_pseudogen_dds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc:106]
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_red_pseudogen_dds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_red_pseudogen_dds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_red_pseudogen_dds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_red_pseudogen_dds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1423.145 ; gain = 0.000 ; free physical = 2787 ; free virtual = 23347
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1423.148 ; gain = 543.156 ; free physical = 2785 ; free virtual = 23344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1423.148 ; gain = 543.156 ; free physical = 2785 ; free virtual = 23344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0. (constraint file  /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/processing_system7_0/inst. (constraint file  /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/synth_1/dont_touch.xdc, line 30).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1423.148 ; gain = 543.156 ; free physical = 2785 ; free virtual = 23344
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5544] ROM "prescaler_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1423.148 ; gain = 543.156 ; free physical = 2778 ; free virtual = 23338
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 10    
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 67    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module axi_protocol_converter_v2_1_9_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_9_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module redpitaya_axi_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module ad9767 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 6     
	                1 Bit    Registers := 1     
Module ltc2145 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module nco_counter_cos_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module nco_counter_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module wb_nco_counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module nco_counter_handcomm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module nco_counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module pseudo_generateur_real_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module wb_pseudoGenReal 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pseudoGenReal_handComm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module redpitaya_axi_wrapper00_axim 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1423.148 ; gain = 543.156 ; free physical = 2778 ; free virtual = 23338
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
WARNING: [Synth 8-3917] design top_red_pseudogen_dds has port analog_phys_adc_clk_cdcs driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1423.148 ; gain = 543.156 ; free physical = 2755 ; free virtual = 23315
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1423.148 ; gain = 543.156 ; free physical = 2755 ; free virtual = 23315

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+-----------------------------------+---------------+----------------+
|Module Name           | RTL Object                        | Depth x Width | Implemented As | 
+----------------------+-----------------------------------+---------------+----------------+
|nco_counter_cos_rom   | data_a_reg                        | 1024x16       | Block RAM      | 
|nco_counter_cos_rom   | data_b_reg                        | 1024x16       | Block RAM      | 
|top_red_pseudogen_dds | nco/nco_inst1/rom_inst/data_b_reg | 1024x16       | Block RAM      | 
|top_red_pseudogen_dds | nco/nco_inst1/rom_inst/data_a_reg | 1024x16       | Block RAM      | 
+----------------------+-----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'nco/handle_comm/axi_rresp_reg[0]' (FDRE) to 'nco/handle_comm/axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'gene/pseudoGenRealHandComm/axi_rresp_reg[0]' (FDRE) to 'gene/pseudoGenRealHandComm/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nco/handle_comm/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gene/pseudoGenRealHandComm/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[16]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[17]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[18]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[19]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[20]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[21]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[22]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[23]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[24]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[25]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[26]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[27]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[28]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[29]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gene/wb_pseudoGenReal_inst/readdata_s_reg[30]' (FDCE) to 'gene/wb_pseudoGenReal_inst/readdata_s_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gene/wb_pseudoGenReal_inst/readdata_s_reg[31] )
INFO: [Synth 8-3886] merging instance 'nco/handle_comm/axi_bresp_reg[0]' (FDRE) to 'nco/handle_comm/axi_bresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'gene/pseudoGenRealHandComm/axi_bresp_reg[0]' (FDRE) to 'gene/pseudoGenRealHandComm/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nco/handle_comm/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gene/pseudoGenRealHandComm/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (nco/handle_comm/axi_bresp_reg[1]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (nco/handle_comm/axi_bresp_reg[0]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (nco/handle_comm/axi_rresp_reg[1]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (nco/handle_comm/axi_rresp_reg[0]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/pseudoGenRealHandComm/axi_bresp_reg[1]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/pseudoGenRealHandComm/axi_bresp_reg[0]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/pseudoGenRealHandComm/axi_rresp_reg[1]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/pseudoGenRealHandComm/axi_rresp_reg[0]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[31]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[30]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[29]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[28]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[27]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[26]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[25]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[24]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[23]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[22]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[21]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[20]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[19]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[18]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[17]) is unused and will be removed from module top_red_pseudogen_dds.
WARNING: [Synth 8-3332] Sequential element (gene/wb_pseudoGenReal_inst/readdata_s_reg[16]) is unused and will be removed from module top_red_pseudogen_dds.
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]' (FD) to 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]' (FD) to 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (SEQ/bsr_dec_reg[1]) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (SEQ/pr_dec_reg[1]) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1423.152 ; gain = 543.160 ; free physical = 2723 ; free virtual = 23282
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1423.152 ; gain = 543.160 ; free physical = 2723 ; free virtual = 23282

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1570.145 ; gain = 690.152 ; free physical = 2544 ; free virtual = 23103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1599.160 ; gain = 719.168 ; free physical = 2515 ; free virtual = 23075
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1610.176 ; gain = 730.184 ; free physical = 2504 ; free virtual = 23063
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1610.176 ; gain = 730.184 ; free physical = 2504 ; free virtual = 23063

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1610.176 ; gain = 730.184 ; free physical = 2504 ; free virtual = 23063
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1610.176 ; gain = 730.184 ; free physical = 2503 ; free virtual = 23062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1610.176 ; gain = 730.184 ; free physical = 2503 ; free virtual = 23062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.176 ; gain = 730.184 ; free physical = 2503 ; free virtual = 23062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.176 ; gain = 730.184 ; free physical = 2503 ; free virtual = 23062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.176 ; gain = 730.184 ; free physical = 2503 ; free virtual = 23062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.176 ; gain = 730.184 ; free physical = 2503 ; free virtual = 23062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     8|
|3     |CARRY4    |    44|
|4     |LUT1      |   461|
|5     |LUT2      |    77|
|6     |LUT3      |   299|
|7     |LUT4      |   144|
|8     |LUT5      |    97|
|9     |LUT6      |   138|
|10    |ODDR      |    18|
|11    |PLLE2_ADV |     1|
|12    |PS7       |     1|
|13    |RAMB18E1  |     1|
|14    |SRL16     |     1|
|15    |SRL16E    |    22|
|16    |SRLC32E   |    47|
|17    |FDCE      |   157|
|18    |FDPE      |    18|
|19    |FDR       |     8|
|20    |FDRE      |   653|
|21    |FDSE      |    59|
|22    |IBUFDS    |     1|
|23    |OBUF      |    20|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                             |Module                                                        |Cells |
+------+-----------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                  |                                                              |  2405|
|2     |  analog                                             |redpitaya_adc_dac                                             |   110|
|3     |    adc_dac_clk                                      |redpitaya_adc_dac_clk                                         |     9|
|4     |    dac                                              |ad9767                                                        |   101|
|5     |  gene                                               |pseudo_generateur_real                                        |   170|
|6     |    pseudoGenRealHandComm                            |pseudoGenReal_handComm                                        |    24|
|7     |    pseudoGenRealLogic                               |pseudo_generateur_real_logic                                  |    82|
|8     |    wb_pseudoGenReal_inst                            |wb_pseudoGenReal                                              |    64|
|9     |  nco                                                |nco_counter                                                   |   210|
|10    |    handle_comm                                      |nco_counter_handcomm                                          |    27|
|11    |    nco_inst1                                        |nco_counter_logic                                             |    22|
|12    |      rom_inst                                       |nco_counter_cos_rom                                           |     1|
|13    |    wb_nco_inst                                      |wb_nco_counter                                                |   161|
|14    |  redpitaya_axi_wrapper00                            |redpitaya_axi_wrapper                                         |  1848|
|15    |    u0                                               |redpitaya_axi_wrapper_bd                                      |  1742|
|16    |      proc_sys_reset_0                               |redpitaya_axi_wrapper_bd_proc_sys_reset_0_0                   |    66|
|17    |        U0                                           |proc_sys_reset                                                |    66|
|18    |          EXT_LPF                                    |lpf                                                           |    23|
|19    |            \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                      |     6|
|20    |            \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_4                                                    |     6|
|21    |          SEQ                                        |sequence_psr                                                  |    38|
|22    |            SEQ_COUNTER                              |upcnt_n                                                       |    13|
|23    |      processing_system7_0                           |redpitaya_axi_wrapper_bd_processing_system7_0_0               |   485|
|24    |        inst                                         |processing_system7_v5_5_processing_system7                    |   485|
|25    |      processing_system7_0_axi_periph                |redpitaya_axi_wrapper_bd_processing_system7_0_axi_periph_0    |  1191|
|26    |        s00_couplers                                 |s00_couplers_imp_RK5C49                                       |  1191|
|27    |          auto_pc                                    |redpitaya_axi_wrapper_bd_auto_pc_0                            |  1191|
|28    |            inst                                     |axi_protocol_converter_v2_1_9_axi_protocol_converter          |  1191|
|29    |              \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_9_b2s                             |  1191|
|30    |                \RD.ar_channel_0                     |axi_protocol_converter_v2_1_9_b2s_ar_channel                  |   181|
|31    |                  ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm                  |    27|
|32    |                  cmd_translator_0                   |axi_protocol_converter_v2_1_9_b2s_cmd_translator_1            |   142|
|33    |                    incr_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_incr_cmd_2                  |    48|
|34    |                    wrap_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_wrap_cmd_3                  |    89|
|35    |                \RD.r_channel_0                      |axi_protocol_converter_v2_1_9_b2s_r_channel                   |   124|
|36    |                  rd_data_fifo_0                     |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 |    72|
|37    |                  transaction_fifo_0                 |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 |    38|
|38    |                SI_REG                               |axi_register_slice_v2_1_9_axi_register_slice                  |   627|
|39    |                  ar_pipe                            |axi_register_slice_v2_1_9_axic_register_slice                 |   217|
|40    |                  aw_pipe                            |axi_register_slice_v2_1_9_axic_register_slice_0               |   216|
|41    |                  b_pipe                             |axi_register_slice_v2_1_9_axic_register_slice__parameterized1 |    48|
|42    |                  r_pipe                             |axi_register_slice_v2_1_9_axic_register_slice__parameterized2 |   146|
|43    |                \WR.aw_channel_0                     |axi_protocol_converter_v2_1_9_b2s_aw_channel                  |   187|
|44    |                  aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm                  |    33|
|45    |                  cmd_translator_0                   |axi_protocol_converter_v2_1_9_b2s_cmd_translator              |   138|
|46    |                    incr_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_incr_cmd                    |    46|
|47    |                    wrap_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_wrap_cmd                    |    88|
|48    |                \WR.b_channel_0                      |axi_protocol_converter_v2_1_9_b2s_b_channel                   |    70|
|49    |                  bid_fifo_0                         |axi_protocol_converter_v2_1_9_b2s_simple_fifo                 |    38|
|50    |                  bresp_fifo_0                       |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 |     8|
|51    |  redpitaya_axi_wrapper00_axim_intercon              |redpitaya_axi_wrapper00_axim                                  |    47|
+------+-----------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.176 ; gain = 730.184 ; free physical = 2503 ; free virtual = 23062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 175 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1610.176 ; gain = 398.473 ; free physical = 2503 ; free virtual = 23062
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1610.184 ; gain = 730.191 ; free physical = 2505 ; free virtual = 23064
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1610.184 ; gain = 631.527 ; free physical = 2506 ; free virtual = 23065
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1642.195 ; gain = 0.000 ; free physical = 2504 ; free virtual = 23063
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 11:40:10 2016...
[Tue Sep 13 11:40:15 2016] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.17 ; elapsed = 00:01:07 . Memory (MB): peak = 1234.543 ; gain = 0.000 ; free physical = 3271 ; free virtual = 23830
# launch_runs impl_1
[Tue Sep 13 11:40:15 2016] Launched impl_1...
Run output will be captured here: /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Sep 13 11:40:15 2016] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_red_pseudogen_dds.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_red_pseudogen_dds.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_red_pseudogen_dds.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0_board.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0_board.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/processing_system7_0/inst'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/processing_system7_0/inst'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc:106]
INFO: [Timing 38-2] Deriving generated clocks [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc:106]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1643.004 ; gain = 430.508 ; free physical = 2540 ; free virtual = 23111
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1643.004 ; gain = 686.418 ; free physical = 2543 ; free virtual = 23109
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1675.020 ; gain = 32.008 ; free physical = 2539 ; free virtual = 23106
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e576d938

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20efab9b5

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2538 ; free virtual = 23105

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant Propagation | Checksum: 2e87a4d3a

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2538 ; free virtual = 23105

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 192 unconnected nets.
INFO: [Opt 31-11] Eliminated 128 unconnected cells.
Phase 3 Sweep | Checksum: 1c9801fe1

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2537 ; free virtual = 23104

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2537 ; free virtual = 23104
Ending Logic Optimization Task | Checksum: 1c9801fe1

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2537 ; free virtual = 23104

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1c9801fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2492 ; free virtual = 23059
Ending Power Optimization Task | Checksum: 1c9801fe1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1848.043 ; gain = 169.023 ; free physical = 2492 ; free virtual = 23059
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2489 ; free virtual = 23059
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/top_red_pseudogen_dds_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 419 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: eda62b19

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: eda62b19

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus redpitaya_axi_wrapper00_FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	redpitaya_axi_wrapper00_FIXED_IO_mio[53] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[52] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[51] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[50] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[49] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[48] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[47] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[46] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[45] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[44] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[43] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[42] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[41] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[40] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[39] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[38] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[37] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[36] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[35] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[34] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[33] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[32] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[31] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[30] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[29] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[28] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[27] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[26] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[25] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[24] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[23] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[22] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[21] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[20] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[19] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[18] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[17] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[16] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[15] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[14] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[13] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[12] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[11] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[10] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[9] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[8] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[7] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[6] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[5] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[4] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[3] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[2] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[1] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: eda62b19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: eda62b19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: eda62b19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 68ed7c9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 68ed7c9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a10285b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 123bb7c14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2471 ; free virtual = 23040

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 123bb7c14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2471 ; free virtual = 23040
Phase 1.2.1 Place Init Design | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032
Phase 1.2 Build Placer Netlist Model | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032
Phase 1 Placer Initialization | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: d8cdefb3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d8cdefb3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17e088a8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 164b424b6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 164b424b6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d1dc3809

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d1dc3809

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 184a9548c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029
Phase 3 Detail Placement | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: facdfdd1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.136. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029
Phase 4.1 Post Commit Optimization | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: c978d9b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c978d9b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
Ending Placer Task | Checksum: 73b2d7fe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2455 ; free virtual = 23029
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2456 ; free virtual = 23027
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2456 ; free virtual = 23027
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2456 ; free virtual = 23028
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus redpitaya_axi_wrapper00_FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (redpitaya_axi_wrapper00_FIXED_IO_mio[53], redpitaya_axi_wrapper00_FIXED_IO_mio[52], redpitaya_axi_wrapper00_FIXED_IO_mio[51], redpitaya_axi_wrapper00_FIXED_IO_mio[50], redpitaya_axi_wrapper00_FIXED_IO_mio[49], redpitaya_axi_wrapper00_FIXED_IO_mio[48], redpitaya_axi_wrapper00_FIXED_IO_mio[47], redpitaya_axi_wrapper00_FIXED_IO_mio[46], redpitaya_axi_wrapper00_FIXED_IO_mio[45], redpitaya_axi_wrapper00_FIXED_IO_mio[44], redpitaya_axi_wrapper00_FIXED_IO_mio[43], redpitaya_axi_wrapper00_FIXED_IO_mio[42], redpitaya_axi_wrapper00_FIXED_IO_mio[41], redpitaya_axi_wrapper00_FIXED_IO_mio[40], redpitaya_axi_wrapper00_FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (redpitaya_axi_wrapper00_FIXED_IO_mio[15], redpitaya_axi_wrapper00_FIXED_IO_mio[14], redpitaya_axi_wrapper00_FIXED_IO_mio[13], redpitaya_axi_wrapper00_FIXED_IO_mio[12], redpitaya_axi_wrapper00_FIXED_IO_mio[11], redpitaya_axi_wrapper00_FIXED_IO_mio[10], redpitaya_axi_wrapper00_FIXED_IO_mio[9], redpitaya_axi_wrapper00_FIXED_IO_mio[8], redpitaya_axi_wrapper00_FIXED_IO_mio[7], redpitaya_axi_wrapper00_FIXED_IO_mio[6], redpitaya_axi_wrapper00_FIXED_IO_mio[5], redpitaya_axi_wrapper00_FIXED_IO_mio[4], redpitaya_axi_wrapper00_FIXED_IO_mio[3], redpitaya_axi_wrapper00_FIXED_IO_mio[2], redpitaya_axi_wrapper00_FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 91e3b0a ConstDB: 0 ShapeSum: 6a949cf4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2420 ; free virtual = 22992

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2420 ; free virtual = 22991

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2409 ; free virtual = 22981

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2409 ; free virtual = 22981
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b1605c1a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2402 ; free virtual = 22974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.886  | TNS=0.000  | WHS=-1.126 | THS=-75.378|

Phase 2 Router Initialization | Checksum: e3b5f252

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2402 ; free virtual = 22974

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b0c2989e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22964

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1458c4f00

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.493  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 653360df

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
Phase 4 Rip-up And Reroute | Checksum: 653360df

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.608  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
Phase 5 Delay and Skew Optimization | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1015ac78a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.608  | TNS=0.000  | WHS=0.098  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 123f2090f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
Phase 6 Post Hold Fix | Checksum: 123f2090f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.818834 %
  Global Horizontal Routing Utilization  = 0.990349 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cd0ca1b7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cd0ca1b7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: bc26b901

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.608  | TNS=0.000  | WHS=0.098  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: bc26b901

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2387 ; free virtual = 22962
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/top_red_pseudogen_dds_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 11:41:11 2016...
[Tue Sep 13 11:41:12 2016] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:57 . Memory (MB): peak = 1234.543 ; gain = 0.000 ; free physical = 3240 ; free virtual = 23814
# launch_runs impl_1 -to_step write_bitstream
[Tue Sep 13 11:41:12 2016] Launched impl_1...
Run output will be captured here: /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Sep 13 11:41:12 2016] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_red_pseudogen_dds.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_red_pseudogen_dds.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_red_pseudogen_dds.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0_board.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0_board.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/processing_system7_0/inst'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/processing_system7_0/inst'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc:106]
INFO: [Timing 38-2] Deriving generated clocks [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc:106]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1643.004 ; gain = 430.508 ; free physical = 2540 ; free virtual = 23111
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1643.004 ; gain = 686.418 ; free physical = 2543 ; free virtual = 23109
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1675.020 ; gain = 32.008 ; free physical = 2539 ; free virtual = 23106
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e576d938

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20efab9b5

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2538 ; free virtual = 23105

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant Propagation | Checksum: 2e87a4d3a

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2538 ; free virtual = 23105

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 192 unconnected nets.
INFO: [Opt 31-11] Eliminated 128 unconnected cells.
Phase 3 Sweep | Checksum: 1c9801fe1

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2537 ; free virtual = 23104

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2537 ; free virtual = 23104
Ending Logic Optimization Task | Checksum: 1c9801fe1

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1679.020 ; gain = 0.000 ; free physical = 2537 ; free virtual = 23104

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1c9801fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2492 ; free virtual = 23059
Ending Power Optimization Task | Checksum: 1c9801fe1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1848.043 ; gain = 169.023 ; free physical = 2492 ; free virtual = 23059
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2489 ; free virtual = 23059
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/top_red_pseudogen_dds_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 419 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: eda62b19

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: eda62b19

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2487 ; free virtual = 23055
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus redpitaya_axi_wrapper00_FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	redpitaya_axi_wrapper00_FIXED_IO_mio[53] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[52] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[51] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[50] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[49] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[48] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[47] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[46] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[45] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[44] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[43] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[42] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[41] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[40] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[39] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[38] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[37] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[36] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[35] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[34] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[33] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[32] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[31] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[30] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[29] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[28] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[27] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[26] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[25] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[24] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[23] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[22] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[21] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[20] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[19] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[18] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[17] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[16] of IOStandard LVCMOS25
	redpitaya_axi_wrapper00_FIXED_IO_mio[15] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[14] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[13] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[12] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[11] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[10] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[9] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[8] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[7] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[6] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[5] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[4] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[3] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[2] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[1] of IOStandard LVCMOS33
	redpitaya_axi_wrapper00_FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: eda62b19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: eda62b19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: eda62b19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 68ed7c9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 68ed7c9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a10285b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2472 ; free virtual = 23040

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 123bb7c14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2471 ; free virtual = 23040

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 123bb7c14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2471 ; free virtual = 23040
Phase 1.2.1 Place Init Design | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032
Phase 1.2 Build Placer Netlist Model | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032
Phase 1 Placer Initialization | Checksum: 1c9f451a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2462 ; free virtual = 23032

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: d8cdefb3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d8cdefb3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17e088a8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 164b424b6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 164b424b6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d1dc3809

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d1dc3809

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23030

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 184a9548c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029
Phase 3 Detail Placement | Checksum: 1123e665a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: facdfdd1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.136. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029
Phase 4.1 Post Commit Optimization | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2459 ; free virtual = 23029

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 6b59cdf8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: c978d9b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c978d9b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
Ending Placer Task | Checksum: 73b2d7fe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2458 ; free virtual = 23029
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2455 ; free virtual = 23029
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2456 ; free virtual = 23027
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2456 ; free virtual = 23027
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2456 ; free virtual = 23028
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus redpitaya_axi_wrapper00_FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (redpitaya_axi_wrapper00_FIXED_IO_mio[53], redpitaya_axi_wrapper00_FIXED_IO_mio[52], redpitaya_axi_wrapper00_FIXED_IO_mio[51], redpitaya_axi_wrapper00_FIXED_IO_mio[50], redpitaya_axi_wrapper00_FIXED_IO_mio[49], redpitaya_axi_wrapper00_FIXED_IO_mio[48], redpitaya_axi_wrapper00_FIXED_IO_mio[47], redpitaya_axi_wrapper00_FIXED_IO_mio[46], redpitaya_axi_wrapper00_FIXED_IO_mio[45], redpitaya_axi_wrapper00_FIXED_IO_mio[44], redpitaya_axi_wrapper00_FIXED_IO_mio[43], redpitaya_axi_wrapper00_FIXED_IO_mio[42], redpitaya_axi_wrapper00_FIXED_IO_mio[41], redpitaya_axi_wrapper00_FIXED_IO_mio[40], redpitaya_axi_wrapper00_FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (redpitaya_axi_wrapper00_FIXED_IO_mio[15], redpitaya_axi_wrapper00_FIXED_IO_mio[14], redpitaya_axi_wrapper00_FIXED_IO_mio[13], redpitaya_axi_wrapper00_FIXED_IO_mio[12], redpitaya_axi_wrapper00_FIXED_IO_mio[11], redpitaya_axi_wrapper00_FIXED_IO_mio[10], redpitaya_axi_wrapper00_FIXED_IO_mio[9], redpitaya_axi_wrapper00_FIXED_IO_mio[8], redpitaya_axi_wrapper00_FIXED_IO_mio[7], redpitaya_axi_wrapper00_FIXED_IO_mio[6], redpitaya_axi_wrapper00_FIXED_IO_mio[5], redpitaya_axi_wrapper00_FIXED_IO_mio[4], redpitaya_axi_wrapper00_FIXED_IO_mio[3], redpitaya_axi_wrapper00_FIXED_IO_mio[2], redpitaya_axi_wrapper00_FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 91e3b0a ConstDB: 0 ShapeSum: 6a949cf4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2420 ; free virtual = 22992

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2420 ; free virtual = 22991

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2409 ; free virtual = 22981

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15fffd90d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2409 ; free virtual = 22981
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b1605c1a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2402 ; free virtual = 22974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.886  | TNS=0.000  | WHS=-1.126 | THS=-75.378|

Phase 2 Router Initialization | Checksum: e3b5f252

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2402 ; free virtual = 22974

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b0c2989e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22964

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1458c4f00

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.493  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 653360df

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
Phase 4 Rip-up And Reroute | Checksum: 653360df

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.608  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
Phase 5 Delay and Skew Optimization | Checksum: 657e6a3f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1015ac78a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.608  | TNS=0.000  | WHS=0.098  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 123f2090f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963
Phase 6 Post Hold Fix | Checksum: 123f2090f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.818834 %
  Global Horizontal Routing Utilization  = 0.990349 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cd0ca1b7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cd0ca1b7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22963

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: bc26b901

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.608  | TNS=0.000  | WHS=0.098  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: bc26b901

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2392 ; free virtual = 22962
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1848.043 ; gain = 0.000 ; free physical = 2387 ; free virtual = 22962
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/top_red_pseudogen_dds_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 11:41:11 2016...

*** Running vivado
    with args -log top_red_pseudogen_dds.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_red_pseudogen_dds.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_red_pseudogen_dds.tcl -notrace
Command: open_checkpoint top_red_pseudogen_dds_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 952.527 ; gain = 0.000 ; free physical = 3080 ; free virtual = 23656
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/.Xil/Vivado-9167-x230/dcp/top_red_pseudogen_dds_early.xdc]
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/.Xil/Vivado-9167-x230/dcp/top_red_pseudogen_dds_early.xdc]
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/.Xil/Vivado-9167-x230/dcp/top_red_pseudogen_dds.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc:106]
INFO: [Timing 38-2] Deriving generated clocks [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc:106]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1612.992 ; gain = 424.508 ; free physical = 2517 ; free virtual = 23097
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/impl_1/.Xil/Vivado-9167-x230/dcp/top_red_pseudogen_dds.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1615.992 ; gain = 3.000 ; free physical = 2513 ; free virtual = 23093
Restored from archive | CPU: 0.240000 secs | Memory: 1.704819 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1615.992 ; gain = 3.000 ; free physical = 2513 ; free virtual = 23093
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1615.992 ; gain = 663.465 ; free physical = 2517 ; free virtual = 23092
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[10] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[6]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[11] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[7]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/nco_inst1/counter_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/cpt_off_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[12] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[8]) which is driven by a register (nco/wb_nco_inst/poff_sw_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (gene/pseudoGenRealLogic/data_s_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 nco/nco_inst1/rom_inst/data_b_reg has an input control pin nco/nco_inst1/rom_inst/data_b_reg/ADDRARDADDR[13] (net: nco/nco_inst1/rom_inst/ADDRARDADDR[9]) which is driven by a register (nco/nco_inst1/counter_s_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 419 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_red_pseudogen_dds.bit...
Writing bitstream ./top_red_pseudogen_dds.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2037.770 ; gain = 421.777 ; free physical = 2144 ; free virtual = 22723
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 11:41:41 2016...
[Tue Sep 13 11:41:45 2016] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:32 . Memory (MB): peak = 1234.543 ; gain = 0.000 ; free physical = 3231 ; free virtual = 23810
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 11:41:45 2016...
