<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <name preferredWidth="175" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/University Program,Library/Memory Interfaces and Controllers/Memory Interfaces with UniPHY,Library/Memory Interfaces and Controllers/SDRAM,Library/University Program/Clock,Project,Library/Memory Interfaces and Controllers,Project/System,Library/Memory Interfaces and Controllers/Memory Interfaces with ALTMEMPHY" />
 <window width="1920" height="1040" x="0" y="0" />
 <hdlexample language="VHDL" />
 <generation path="_PROJECT_NAME_/" />
</preferences>
