Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  5 23:18:42 2020
| Host         : Tony-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------+---------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     | Enable Signal |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+------------------------------------------------------+---------------+---------------------------------------------------------+------------------+----------------+
|  PULSE/CLK                                           |               |                                                         |                1 |              1 |
|  PULSE/pulse_out2                                    |               | SEG/FSM_onehot_i_reg_n_0_[0]                            |                1 |              1 |
|  CLK1/inst/clk_out1                                  |               |                                                         |                2 |              2 |
|  PULSE/CLK                                           | enable_IBUF   | C1/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count |                1 |              4 |
|  C1/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 | enable_IBUF   | C2/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count |                1 |              4 |
|  PULSE/pulse_out2                                    |               | SEG/seg[6]_i_1_n_0                                      |                2 |              5 |
|  PULSE/pulse_out2                                    |               |                                                         |                3 |              8 |
|  CLK1/inst/clk_out1                                  | enable_IBUF   |                                                         |                8 |             32 |
+------------------------------------------------------+---------------+---------------------------------------------------------+------------------+----------------+


