initSidebarItems({"struct":[["CTL_SPEC","Control"],["ECC_EN_R","Field `ECC_EN` reader - Enable ECC checking: ‘0’: Disabled. ‘1’: Enabled."],["ECC_EN_W","Field `ECC_EN` writer - Enable ECC checking: ‘0’: Disabled. ‘1’: Enabled."],["ECC_INJ_EN_R","Field `ECC_INJ_EN` reader - Enable parity injection for SRAM. When ‘1’, the parity (ECC_CTL.PARITY) is used when a full 32-bit write is done to the ECC_CTL.WORD_ADDR word address of the SRAM."],["ECC_INJ_EN_W","Field `ECC_INJ_EN` writer - Enable parity injection for SRAM. When ‘1’, the parity (ECC_CTL.PARITY) is used when a full 32-bit write is done to the ECC_CTL.WORD_ADDR word address of the SRAM."],["ENABLED_R","Field `ENABLED` reader - IP enable: ‘0’: Disabled. Disabling the IP activates the IP’s Active logic reset: Active logic and non-retention MMIO registers are reset (retention MMIO registers are not affected). ‘1’: Enabled."],["ENABLED_W","Field `ENABLED` writer - IP enable: ‘0’: Disabled. Disabling the IP activates the IP’s Active logic reset: Active logic and non-retention MMIO registers are reset (retention MMIO registers are not affected). ‘1’: Enabled."],["R","Register `CTL` reader"],["W","Register `CTL` writer"]]});