0.7
2020.2
Oct 13 2023
20:47:58
C:/Uni/Ujrakonfiguralhato digitalis aramkorok/7.felev/UKDA_Projekt/project/project.srcs/sim_1/new/bram_controller_sim.vhd,1734377080,vhdl,,,,bram_controller_sim,,,,,,,,
C:/Uni/Ujrakonfiguralhato digitalis aramkorok/7.felev/UKDA_Projekt/project/project.srcs/sources_1/new/audio_output.vhd,1733761926,vhdl,,,,audio_output,,,,,,,,
C:/Uni/Ujrakonfiguralhato digitalis aramkorok/7.felev/UKDA_Projekt/project/project.srcs/sources_1/new/bram_controller.vhd,1734376008,vhdl,C:/Uni/Ujrakonfiguralhato digitalis aramkorok/7.felev/UKDA_Projekt/project/project.srcs/sim_1/new/bram_controller_sim.vhd,,,bram_controller,,,,,,,,
C:/Uni/Ujrakonfiguralhato digitalis aramkorok/7.felev/UKDA_Projekt/project/project.srcs/sources_1/new/play_controller.vhd,1733761008,vhdl,,,,play_controller,,,,,,,,
C:/Uni/Ujrakonfiguralhato digitalis aramkorok/7.felev/UKDA_Projekt/project/project.srcs/sources_1/new/sample_timer.vhd,1733759944,vhdl,,,,sample_timer,,,,,,,,
C:/Uni/Ujrakonfiguralhato digitalis aramkorok/7.felev/UKDA_Projekt/project/project.srcs/sources_1/new/top_modul.vhd,1733763674,vhdl,,,,top_modul,,,,,,,,
