// Seed: 4266451652
module module_0 (
    output id_0,
    input logic id_1,
    output id_2
);
  reg id_3;
  reg id_4;
  always @(posedge id_4 + 1 or posedge id_4) begin
    if (1) begin
      id_4 <= id_3;
    end else begin
      if (|id_1) begin : id_5
        SystemTFIdentifier;
      end
      SystemTFIdentifier(id_4);
      id_3 <= 1;
    end
  end
endmodule
