# CPU-pipeline-model-with-instruction-level-parallelism
Event driven CPU model with dual-issue instruction pipeline
