
*** Running vivado
    with args -log LoongArch32_Lite_FullSyS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LoongArch32_Lite_FullSyS.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source LoongArch32_Lite_FullSyS.tcl -notrace
Command: synth_design -top LoongArch32_Lite_FullSyS -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1344 
WARNING: [Synth 8-6901] identifier 'ext_uart_buffer' is used before its declaration [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/LoongArch32_Lite_FullSyS.sv:57]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 774.301 ; gain = 239.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LoongArch32_Lite_FullSyS' [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/LoongArch32_Lite_FullSyS.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_array' [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/btn_array.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'btn_array' (1#1) [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/btn_array.sv:23]
INFO: [Synth 8-6157] synthesizing module 'x7seg' [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/x7seg.sv:146]
INFO: [Synth 8-6157] synthesizing module 'clken' [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/x7seg.sv:107]
	Parameter SYS_CLK_FREQ bound to: 25000000 - type: integer 
	Parameter TARGET_CLK_FREQ bound to: 1000 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter CNT_MAX bound to: 25000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clken' (2#1) [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/x7seg.sv:107]
INFO: [Synth 8-6157] synthesizing module 'x7seg_scan' [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/x7seg.sv:3]
	Parameter STUBNUM bound to: 4 - type: integer 
	Parameter AN0 bound to: 4'b0001 
	Parameter AN1 bound to: 4'b0010 
	Parameter AN2 bound to: 4'b0100 
	Parameter AN3 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'x7seg_scan' (3#1) [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/x7seg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'x7seg_dec' [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/x7seg.sv:58]
	Parameter NUM0 bound to: 8'b11000000 
	Parameter NUM1 bound to: 8'b11111001 
	Parameter NUM2 bound to: 8'b10100100 
	Parameter NUM3 bound to: 8'b10110000 
	Parameter NUM4 bound to: 8'b10011001 
	Parameter NUM5 bound to: 8'b10010010 
	Parameter NUM6 bound to: 8'b10000010 
	Parameter NUM7 bound to: 8'b11111000 
	Parameter NUM8 bound to: 8'b10000000 
	Parameter NUM9 bound to: 8'b10010000 
	Parameter NUMA bound to: 8'b10001000 
	Parameter NUMB bound to: 8'b10000011 
	Parameter NUMC bound to: 8'b11000110 
	Parameter NUMD bound to: 8'b10100001 
	Parameter NUME bound to: 8'b10000110 
	Parameter NUMF bound to: 8'b10001110 
INFO: [Synth 8-6155] done synthesizing module 'x7seg_dec' (4#1) [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/x7seg.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'x7seg' (5#1) [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/x7seg.sv:146]
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/async.sv:75]
	Parameter ClkFrequency bound to: 25000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen' [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/async.sv:184]
	Parameter ClkFrequency bound to: 25000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 20 - type: integer 
	Parameter ShiftLimiter bound to: 6 - type: integer 
	Parameter Inc bound to: 3221 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen' (6#1) [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/async.sv:184]
WARNING: [Synth 8-6014] Unused sequential element GapCnt_reg was removed.  [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/async.sv:176]
WARNING: [Synth 8-6014] Unused sequential element RxD_endofpacket_reg was removed.  [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/async.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (7#1) [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/async.sv:75]
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/async.sv:14]
	Parameter ClkFrequency bound to: 25000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen__parameterized0' [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/async.sv:184]
	Parameter ClkFrequency bound to: 25000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 20 - type: integer 
	Parameter ShiftLimiter bound to: 3 - type: integer 
	Parameter Inc bound to: 403 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen__parameterized0' (7#1) [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/async.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (8#1) [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/async.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'LoongArch32_Lite_FullSyS' (9#1) [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/sources_1/new/LoongArch32_Lite_FullSyS.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 821.195 ; gain = 286.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 821.195 ; gain = 286.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 821.195 ; gain = 286.777
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 821.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/constrs_1/new/LoongArch32_Lite_FullSyS.xdc]
Finished Parsing XDC File [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/constrs_1/new/LoongArch32_Lite_FullSyS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.srcs/constrs_1/new/LoongArch32_Lite_FullSyS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LoongArch32_Lite_FullSyS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LoongArch32_Lite_FullSyS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 932.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 932.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 932.477 ; gain = 398.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 932.477 ; gain = 398.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 932.477 ; gain = 398.059
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "btn_num" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'async_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE4 |                      00000000010 |                             0001
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE3 |                      00000010000 |                             1010
                 iSTATE1 |                      00000100000 |                             1011
                 iSTATE2 |                      00001000000 |                             1100
                  iSTATE |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE0 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                  iSTATE |                      00000000010 |                             0100
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE4 |                      00000010000 |                             1010
                 iSTATE2 |                      00000100000 |                             1011
                 iSTATE3 |                      00001000000 |                             1100
                 iSTATE0 |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE1 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 932.477 ; gain = 398.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LoongArch32_Lite_FullSyS 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module btn_array 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
Module clken 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module x7seg_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module BaudTickGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
Module BaudTickGen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
Module async_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "btnA/btn_num" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 932.477 ; gain = 398.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 932.477 ; gain = 398.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 932.477 ; gain = 398.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 938.875 ; gain = 404.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 944.664 ; gain = 410.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 944.664 ; gain = 410.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 944.664 ; gain = 410.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 944.664 ; gain = 410.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 944.664 ; gain = 410.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 944.664 ; gain = 410.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |    14|
|4     |LUT2   |    12|
|5     |LUT3   |    12|
|6     |LUT4   |    43|
|7     |LUT5   |     8|
|8     |LUT6   |    43|
|9     |FDCE   |    12|
|10    |FDRE   |   156|
|11    |FDSE   |    13|
|12    |IBUF   |    19|
|13    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------------------------+------+
|      |Instance     |Module                      |Cells |
+------+-------------+----------------------------+------+
|1     |top          |                            |   386|
|2     |  btnA       |btn_array                   |     6|
|3     |  ext_uart_r |async_receiver              |    75|
|4     |    tickgen  |BaudTickGen                 |    39|
|5     |  ext_uart_t |async_transmitter           |    67|
|6     |    tickgen  |BaudTickGen__parameterized0 |    35|
|7     |  segH       |x7seg                       |    79|
|8     |    U0       |clken_1                     |    52|
|9     |    U1       |x7seg_scan_2                |    20|
|10    |    U2       |x7seg_dec_3                 |     7|
|11    |  segL       |x7seg_0                     |    76|
|12    |    U0       |clken                       |    53|
|13    |    U1       |x7seg_scan                  |    16|
|14    |    U2       |x7seg_dec                   |     7|
+------+-------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 944.664 ; gain = 410.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 944.664 ; gain = 298.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 944.664 ; gain = 410.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 944.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 952.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 952.805 ; gain = 654.328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 952.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Work/vivado_project/LoongArch32_Lite_FullSyS/LoongArch32_Lite_FullSyS.runs/synth_1/LoongArch32_Lite_FullSyS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LoongArch32_Lite_FullSyS_utilization_synth.rpt -pb LoongArch32_Lite_FullSyS_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  1 13:00:35 2023...
