v 3
file . "tb_4to1mux.vhdl" "20241017105654.000" "20241017172859.340":
  entity tb_4to1mux at 1( 0) + 0 on 21;
  architecture behavioral of tb_4to1mux at 7( 88) + 0 on 22;
file . "4to1mux.vhdl" "20241017110046.000" "20241017172859.328":
  entity mux_4bit at 1( 0) + 0 on 19;
  architecture rlt of mux_4bit at 15( 297) + 0 on 20;
