// Seed: 2362467197
module module_0 (
    output tri1 id_0,
    input wand id_1
    , id_11,
    input uwire id_2,
    output tri1 id_3
    , id_12,
    input wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output supply0 id_8,
    input tri1 id_9
);
  wire id_13;
  reg  id_14;
  wire id_15;
  initial id_14 <= id_12;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1
    , id_8,
    input tri1 id_2,
    input supply1 id_3,
    output logic id_4,
    output supply0 id_5,
    output logic id_6
);
  initial begin
    id_4 <= 1;
    $display(1, id_3);
    id_6 <= 1'b0;
  end
  module_0(
      id_5, id_0, id_3, id_5, id_3, id_1, id_1, id_2, id_5, id_3
  );
endmodule
