// Seed: 2394965513
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    output logic id_5
);
  type_12(
      1, 1'h0, id_1
  );
  assign id_3 = id_1 == 1'b0;
  logic id_6;
  logic id_7;
  assign id_6 = id_6;
  logic id_8;
  logic id_9;
endmodule
