Fitter report for ghrd_10as066n2
Mon Oct 23 12:13:25 2017
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Estimated Delay Added for Hold Timing Summary
  7. Estimated Delay Added for Hold Timing Details
  8. Ignored Assignments
  9. Incremental Compilation Preservation Summary
 10. Incremental Compilation Partition Settings
 11. Incremental Compilation Placement Preservation
 12. Pin-Out File
 13. Fitter Resource Usage Summary
 14. Fitter Partition Statistics
 15. Input Pins
 16. Output Pins
 17. Bidir Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. I/O Assignment Warnings
 21. Transmitter PLL
 22. PLL Usage Summary
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Control Signals
 26. Global & Other Fast Signals Summary
 27. Global & Other Fast Signals Details
 28. Non-Global High Fan-Out Signals
 29. Fitter RAM Summary
 30. Routing Usage Summary
 31. Fitter HSLP Summary
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+-----------------------------+-------------------------------------------------+
; Fitter Status               ; Successful - Mon Oct 23 12:13:24 2017           ;
; Quartus Prime Version       ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name               ; ghrd_10as066n2                                  ;
; Top-level Entity Name       ; ghrd_a10_top                                    ;
; Family                      ; Arria 10                                        ;
; Device                      ; 10AS066N3F40E2SG                                ;
; Timing Models               ; Final                                           ;
; Logic utilization (in ALMs) ; 7,373 / 251,680 ( 3 % )                         ;
; Total registers             ; 17812                                           ;
; Total pins                  ; 145 / 812 ( 18 % )                              ;
; Total virtual pins          ; 0                                               ;
; Total block memory bits     ; 2,099,200 / 43,642,880 ( 5 % )                  ;
; Total RAM Blocks            ; 132 / 2,131 ( 6 % )                             ;
; Total DSP Blocks            ; 0 / 1,687 ( 0 % )                               ;
; Total HSSI RX channels      ; 0 / 48 ( 0 % )                                  ;
; Total HSSI TX channels      ; 0 / 48 ( 0 % )                                  ;
; Total PLLs                  ; 50 / 96 ( 52 % )                                ;
+-----------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                              ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                       ; Setting                               ; Default Value                         ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                       ; 10AS066N3F40E2SG                      ;                                       ;
; Enable unused RX clock workaround                                            ; On                                    ; Off                                   ;
; Use smart compilation                                                        ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                                  ; Off                                   ; Off                                   ;
; Optimization Mode                                                            ; Balanced                              ; Balanced                              ;
; Allow Register Merging                                                       ; On                                    ; On                                    ;
; Allow Register Duplication                                                   ; On                                    ; On                                    ;
; Allow Register Retiming                                                      ; On                                    ; On                                    ;
; Enable TimeQuest Spectra-Q timing analysis engine                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                             ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                            ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                  ; 1.0                                   ; 1.0                                   ;
; Spectra-Q Physical Synthesis                                                 ; Off                                   ; Off                                   ;
; Preserve unused RX/TX channels                                               ; Off                                   ; Off                                   ;
; Ignore the power supply of HSSI column when preserving unused RX/TX channels ; On                                    ; On                                    ;
; Automatically reserve CLKUSR pin for calibration purposes                    ; On                                    ; On                                    ;
; Device initialization clock source                                           ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                         ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                                 ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                  ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                             ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                             ; Care                                  ; Care                                  ;
; Programmable Power Technology Optimization                                   ; Automatic                             ; Automatic                             ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles             ; 1.0                                   ; 1.0                                   ;
; PowerPlay Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                             ; Off                                   ; Off                                   ;
; Optimize Timing                                                              ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                     ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                               ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                   ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                                ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                  ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                                ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                         ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                        ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                    ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                        ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                            ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                                 ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                        ; Off                                   ; Off                                   ;
; Fitter Effort                                                                ; Auto Fit                              ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                     ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                    ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                            ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                         ; On                                    ; On                                    ;
; Reserve all unused pins                                                      ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                  ; Auto                                  ; Auto                                  ;
; Optimize Design for Metastability                                            ; On                                    ; On                                    ;
; Active Serial clock source                                                   ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Enable input tri-state on active configuration pins in user mode             ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                               ; On                                    ; On                                    ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.3%      ;
;     Processor 3            ;   9.4%      ;
;     Processor 4            ;   9.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                           ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                         ; Destination Port         ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a0                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a1                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a2                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a3                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a4                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a5                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a6                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a7                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a0                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a1                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a2                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a3                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a4                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a5                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a6                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a7                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a0                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a1                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a2                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a3                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a4                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a5                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a6                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a7                                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a0                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a1                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a2                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a3                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a4                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a5                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a6                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ram_block1a7                                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; ghrd_10as066n2:soc_inst|altera_avalon_mm_bridge:pb_lwh2f|rsp_readdata[5]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|altera_avalon_mm_bridge:pb_lwh2f|rsp_readdata[5]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|altera_avalon_mm_bridge:pb_lwh2f|rsp_readdata[7]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|altera_avalon_mm_bridge:pb_lwh2f|rsp_readdata[7]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|altsource_probe_top:issp_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|altsource_probe_top:issp_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|b_valid_r                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|b_valid_r~DUPLICATE                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b|putptr[1]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b|putptr[1]~DUPLICATE                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[4]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[4]~DUPLICATE                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[20]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[20]~DUPLICATE                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[29]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[29]~DUPLICATE                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[36]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[36]~DUPLICATE                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[43]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[43]~DUPLICATE                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[48]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[48]~DUPLICATE                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[68]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[68]~DUPLICATE                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[70]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[70]~DUPLICATE                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[96]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[96]~DUPLICATE                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[102]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[102]~DUPLICATE                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[104]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[104]~DUPLICATE                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[108]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[108]~DUPLICATE                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[110]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[110]~DUPLICATE                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[124]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[124]~DUPLICATE                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_valid_r                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|ar_valid_r~DUPLICATE                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|putptr[0]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|putptr[0]~DUPLICATE                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|getptr[1]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|getptr[1]~DUPLICATE                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[25]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[25]~DUPLICATE                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[28]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|w_data_init_r[28]~DUPLICATE                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[3]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[3]~DUPLICATE                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[6]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[6]~DUPLICATE                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[7]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[7]~DUPLICATE                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[39]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[39]~DUPLICATE                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[51]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[51]~DUPLICATE                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[53]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|ar_data_init_r[53]~DUPLICATE                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|aw_data_init_r[42]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|aw_data_init_r[42]~DUPLICATE                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|getptr[1]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|getptr[1]~DUPLICATE                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|putptr[0]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|putptr[0]~DUPLICATE                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[24]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[24]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[26]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[26]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[57]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[57]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[61]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[61]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[68]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[68]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[87]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[87]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[93]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[93]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[95]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[95]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[113]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[113]~DUPLICATE                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[122]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[122]~DUPLICATE                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[127]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[127]~DUPLICATE                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b|putptr[1]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b|putptr[1]~DUPLICATE                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[2]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[2]~DUPLICATE                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[4]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[4]~DUPLICATE                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[7]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[7]~DUPLICATE                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[10]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[10]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[11]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[11]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[15]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[15]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[22]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[22]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[32]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[32]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[41]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[41]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[42]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[42]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[43]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[43]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[44]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[44]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[57]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[57]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[60]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[60]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[77]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[77]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[80]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[80]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[94]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[94]~DUPLICATE                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[100]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[100]~DUPLICATE                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[105]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[105]~DUPLICATE                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[106]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[106]~DUPLICATE                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[108]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[108]~DUPLICATE                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[114]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|r_data_init_r[114]~DUPLICATE                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|address_reg_a[0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|address_reg_a[0]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|address_reg_a[2]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|address_reg_a[2]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_pio_161_wd25eay:dipsw_pio|edge_capture[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_pio_161_wd25eay:dipsw_pio|edge_capture[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_pio_161_wd25eay:dipsw_pio|irq_mask[1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_pio_161_wd25eay:dipsw_pio|irq_mask[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~DUPLICATE                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]~DUPLICATE                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                   ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]~DUPLICATE                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_bytes_to_packets:b2p|received_channel~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]~DUPLICATE                                                                                                                   ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback~DUPLICATE                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]~DUPLICATE                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]~DUPLICATE                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                            ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS~DUPLICATE                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_bytes_to_packets:b2p|received_channel~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~DUPLICATE                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~DUPLICATE                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                                                              ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                                                                ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                               ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~DUPLICATE                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_packets_to_bytes:p2b|out_valid~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                            ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]~DUPLICATE                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]~DUPLICATE                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                                                            ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE                                                                                            ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[131]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[131]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[178]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[178]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[137]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[137]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[130]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[130]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[140]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[140]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[5]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[5]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[21]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[21]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[29]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[29]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[56]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[56]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[60]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[60]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[65]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[65]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[67]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[67]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[68]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[68]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[72]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[72]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[80]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[80]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[87]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[87]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[93]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[93]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[108]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[108]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[135]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[135]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[186]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[186]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[38]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[40]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[40]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[59]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[59]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[39]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[39]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[46]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[46]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[141]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[141]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[186]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[186]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[128]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[128]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[137]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[137]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[141]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[141]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[142]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[142]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[129]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[129]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[130]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[130]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[2]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[13]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[13]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[19]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[19]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[29]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[29]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[30]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[30]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[38]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[54]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[54]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[59]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[59]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[61]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[61]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[62]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[62]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[89]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[89]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[92]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[92]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[94]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[94]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[95]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[95]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[100]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[100]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[101]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[101]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[110]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[110]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[131]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[131]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[178]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[178]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[47]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[47]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[55]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[55]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[67]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[67]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[120]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[120]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[39]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[39]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[38]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_traffic_limiter:hps_m_master_limiter|has_pending_responses                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_traffic_limiter:hps_m_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_traffic_limiter:hps_m_master_limiter|pending_response_count[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_traffic_limiter:hps_m_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[1]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[1]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[38]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[41]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[41]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[22]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[22]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[83]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[83]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_slave_translator:dipsw_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_slave_translator:dipsw_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[1]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[1]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[19]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[19]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|data1[101]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|data1[101]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~DUPLICATE                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                   ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_slave_agent:pb_lwh2f_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_slave_agent:pb_lwh2f_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[9]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[9]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[11]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[11]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~DUPLICATE                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]~DUPLICATE                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]~DUPLICATE                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]~DUPLICATE                                                                                                             ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~DUPLICATE                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                        ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[128]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[128]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[133]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[133]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[140]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[140]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[186]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[186]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[128]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[128]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[131]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[131]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[17]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[17]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[38]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[49]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[49]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[53]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[53]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[57]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[57]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[64]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[64]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[73]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[73]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[74]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[74]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[83]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[83]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[113]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[113]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[132]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[132]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[140]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[140]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[32]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[32]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[48]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[48]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[49]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[49]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[50]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[50]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[57]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[57]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[63]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[63]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[65]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[65]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[109]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[109]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[38]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[0][10]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[0][10]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[0][16]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[0][16]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[0][20]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[0][20]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][2]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][7]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][7]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][8]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][8]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][10]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][10]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][11]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][11]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][16]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][16]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][20]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|count_reg[1][20]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                          ;                       ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_AUX0                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_AUX1                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ALTERA_RESERVED_FITTER_INSERTED_PMA_UC0                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL0                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL1                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL2                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL3                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL4                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL5                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL6                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL7                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL8                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL9                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL10                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL11                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL12                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL13                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL14                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL15                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL16                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL17                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL18                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL19                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL20                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL21                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL22                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL23                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL24                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL25                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL26                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL27                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL28                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL29                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL30                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL31                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL32                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL33                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL34                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL35                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL36                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL37                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL38                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL39                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL40                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL41                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL42                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL43                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL44                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL45                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL46                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL47                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX0                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX1                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX2                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX3                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX4                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX5                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX6                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX7                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX8                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX9                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX10                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX11                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX12                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX13                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX14                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX15                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX16                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX17                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX18                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX19                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX20                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX21                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX22                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX23                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX24                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX25                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX26                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX27                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX28                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX29                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX30                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX31                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX32                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX33                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX34                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX35                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX36                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX37                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX38                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX39                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX40                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX41                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX42                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX43                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX44                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX45                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX46                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX47                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; fpga_clk_100~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[0][0]                                           ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; PA_CORE_CLK_OUT          ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[0][0]~_Duplicate                                          ; PA_CORE_CLK_OUT          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|all_tiles_core_clks_out[1][0]                                           ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_1                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_2                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_3                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_4                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_5                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_6                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_7                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_8                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_9                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_10                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_11                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_12                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_13                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_14                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_15                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_16                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_17                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_18                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_19                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_20                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_21                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_22                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_23                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_24                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_25                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_26                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_27                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_28                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_29                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_30                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_31                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_32                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_33                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_34                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_35                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_36                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_37                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_38                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_39                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_40                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_41                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_42                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_43                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_44                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_45                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_46                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_47                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_48                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_49                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_50                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_51                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_52                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_53                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_54                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_55                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_56                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_57                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_58                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_59                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_60                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_61                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_62                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_63                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_64                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_65                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_66                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_67                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_68                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_69                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_4                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_3                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_6                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_5                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_8                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_7                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_10                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_9                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_12                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_11                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_14                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_13                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_17                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_16                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_19                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_18                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_21                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_1                                                                                                                          ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_23                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_22                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_25                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_31                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_27                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_33                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_32                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_37                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_35                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_38                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_36                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_41                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_40                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_44                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_42                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_45                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_43                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_46                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_28                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_48                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_47                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_52                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_51                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_53                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_50                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_54                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_29                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_56                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_55                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_59                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_57                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_61                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_60                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_62                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_30                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_66                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_67                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_63                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_68                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_64                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_69                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|oct_stc[0]~_Duplicate_65                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~O_BLOCK_SELECT                                                                                                                ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; BLOCK_SELECT             ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~O_BLOCK_SELECT_Duplicate                                                                                                                ; BLOCK_SELECT             ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk                                                                                                                        ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; CLK_OUT                  ;                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk_Duplicate                                                                                                                        ; CLK_OUT                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; MAIN_CLOCK          ; MAIN_CLOCK           ; 3590.4            ;
; altera_reserved_tck ; altera_reserved_tck  ; 2304.3            ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                                                                                                       ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 2.443             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 2.433             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                       ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.358             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                       ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.357             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                               ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc  ; 2.352             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 2.334             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                               ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc  ; 2.326             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 2.324             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                               ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc  ; 2.317             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 2.312             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                       ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.298             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 2.293             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                               ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc  ; 2.290             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 2.281             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                               ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc  ; 2.257             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                               ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc  ; 2.249             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 2.245             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 2.220             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                               ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc  ; 2.213             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                               ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc  ; 2.210             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.207             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 2.201             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 2.201             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.201             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.201             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.185             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 2.177             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 2.160             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                               ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 2.145             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.145             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.123             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                       ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 2.108             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                           ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 2.100             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 2.098             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 2.084             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 2.077             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                           ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.060             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                            ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.048             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                          ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 2.041             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                  ; 2.028             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc  ; 2.023             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                    ; 2.007             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                  ; 1.994             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.989             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.977             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.976             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                  ; 1.970             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                          ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.950             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.946             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.945             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.940             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.939             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.938             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 1.930             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.917             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                             ; 1.915             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.910             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                          ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 1.909             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 1.894             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 1.889             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                           ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                             ; 1.888             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                        ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 1.884             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                          ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                    ; 1.881             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.880             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                    ; 1.872             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                          ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 1.867             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                    ; 1.859             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                          ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 1.857             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                             ; 1.856             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                          ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 1.850             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 1.844             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.842             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 1.831             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 1.831             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                          ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 1.828             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                              ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                        ; 1.825             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; 1.816             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 1.816             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                        ; 1.814             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                        ; 1.810             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                    ; 1.808             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 1.804             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                       ; 1.803             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                        ; 1.779             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                          ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                  ; 1.778             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.770             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.760             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                     ; 1.757             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.757             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.752             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                  ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.751             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                    ; 1.749             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                    ; 1.746             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                   ; 1.746             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 1.742             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3] ; 1.738             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                     ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                             ; 1.730             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3] ; 1.728             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                 ; 1.723             ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                     ; 1.718             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                          ;
+--------------+----------------+--------------+--------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+--------------+---------------+----------------+
; I/O Standard ; ghrd_a10_top   ;              ; emif_ref_clk ; LVDS          ; QSF Assignment ;
+--------------+----------------+--------------+--------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                                        ;
+--------------------------------------+----------------------+----------------------------+--------------------------+
; Type                                 ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+--------------------------------------+----------------------+----------------------------+--------------------------+
; Placement (by node)                  ;                      ;                            ;                          ;
;     -- Requested                     ; 0.00 % ( 0 / 27844 ) ; 0.00 % ( 0 / 27844 )       ; 0.00 % ( 0 / 27844 )     ;
;     -- Achieved                      ; 0.00 % ( 0 / 27844 ) ; 0.00 % ( 0 / 27844 )       ; 0.00 % ( 0 / 27844 )     ;
;                                      ;                      ;                            ;                          ;
; Number of Tiles locked to High-Speed ; 0                    ;                            ;                          ;
+--------------------------------------+----------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                 ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+
; Partition Name   ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents         ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+
; Top              ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                  ;
; sld_hub:auto_hub ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                       ;
+------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name   ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top              ; 0.00 % ( 0 / 27552 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub ; 0.00 % ( 0 / 292 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
+------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/QuartusWorkspaces/FMCOMMS2_A10SOC/output_files/ghrd_10as066n2.pin.


+----------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                ;
+-------------------------------------------------------------+------------------------+-------+
; Resource                                                    ; Usage                  ; %     ;
+-------------------------------------------------------------+------------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7,373 / 251,680        ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 7,373                  ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 9,967 / 251,680        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 2,190                  ;       ;
;         [b] ALMs used for LUT logic                         ; 1,741                  ;       ;
;         [c] ALMs used for registers                         ; 6,036                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,765 / 251,680        ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 171 / 251,680          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                      ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 155                    ;       ;
;         [c] Due to LAB input limits                         ; 16                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                      ;       ;
;                                                             ;                        ;       ;
; Difficulty packing design                                   ; Low                    ;       ;
;                                                             ;                        ;       ;
; Total LABs:  partially or completely used                   ; 1,431 / 25,168         ; 6 %   ;
;     -- Logic LABs                                           ; 1,431                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ;       ;
;                                                             ;                        ;       ;
; Combinational ALUT usage for logic                          ; 6,667                  ;       ;
;     -- 7 input functions                                    ; 58                     ;       ;
;     -- 6 input functions                                    ; 1,349                  ;       ;
;     -- 5 input functions                                    ; 893                    ;       ;
;     -- 4 input functions                                    ; 1,194                  ;       ;
;     -- <=3 input functions                                  ; 3,173                  ;       ;
;                                                             ;                        ;       ;
; Dedicated logic registers                                   ; 17,812                 ;       ;
;     -- By type:                                             ;                        ;       ;
;         -- Primary logic registers                          ; 16,451 / 503,360       ; 3 %   ;
;         -- Secondary logic registers                        ; 1,361 / 503,360        ; < 1 % ;
;     -- By function:                                         ;                        ;       ;
;         -- Design implementation registers                  ; 17,505                 ;       ;
;         -- Routing optimization registers                   ; 307                    ;       ;
;                                                             ;                        ;       ;
; Virtual pins                                                ; 0                      ;       ;
; I/O pins                                                    ; 145 / 812              ; 18 %  ;
;     -- Clock pins                                           ; 8 / 41                 ; 20 %  ;
;     -- Dedicated input pins                                 ; 4 / 107                ; 4 %   ;
;                                                             ;                        ;       ;
; Hard processor system peripheral utilization                ;                        ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )        ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )        ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )          ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )        ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )        ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )        ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )        ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )        ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )          ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )          ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )          ;       ;
;     -- STM event                                            ; 1 / 1 ( 100 % )        ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )          ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )          ;       ;
;     -- EMAC                                                 ; 1 / 3 ( 33 % )         ;       ;
;     -- I2C                                                  ; 1 / 5 ( 20 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )          ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )          ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )        ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )          ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )         ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )         ;       ;
;                                                             ;                        ;       ;
; M20K blocks                                                 ; 132 / 2,131            ; 6 %   ;
; Total MLAB memory bits                                      ; 0                      ;       ;
; Total block memory bits                                     ; 2,099,200 / 43,642,880 ; 5 %   ;
; Total block memory implementation bits                      ; 2,703,360 / 43,642,880 ; 6 %   ;
;                                                             ;                        ;       ;
; Total DSP Blocks                                            ; 0 / 1,687              ; 0 %   ;
;     -- Total Fixed Point DSP Blocks                         ; 0                      ;       ;
;     -- Total Floating Point DSP Blocks                      ; 0                      ;       ;
;                                                             ;                        ;       ;
; IOPLLs                                                      ; 2 / 16                 ; 13 %  ;
; FPLLs                                                       ; 0 / 16                 ; 0 %   ;
; Global signals                                              ; 3                      ;       ;
;     -- Global clocks                                        ; 3 / 32                 ; 9 %   ;
;     -- Regional clocks                                      ; 0 / 16                 ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 288                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                  ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                  ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                  ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                  ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                  ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 2                  ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 48                 ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 48                 ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 48                 ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 48                 ; 0 %   ;
; HSSI CDR PLL                                                ; 48 / 48                ; 100 % ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 48 / 48                ; 100 % ;
; HSSI ATX PLL                                                ; 0 / 16                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 14                 ; 7 %   ;
; Average interconnect usage (total/H/V)                      ; 1.5% / 1.6% / 1.5%     ;       ;
; Peak interconnect usage (total/H/V)                         ; 25.3% / 26.5% / 23.5%  ;       ;
;                                                             ;                        ;       ;
; Programmable power technology high-speed tiles              ; 587 / 13,367           ; 4 %   ;
; Programmable power technology low-power tiles               ; 12,780 / 13,367        ; 96 %  ;
;     -- low-power tiles that are used by the design          ; 2,124 / 12,780         ; 17 %  ;
;     -- unused tiles (low-power)                             ; 10,656 / 12,780        ; 83 %  ;
;                                                             ;                        ;       ;
; Programmable power technology high-speed LAB tiles          ; 455 / 9,417            ; 5 %   ;
; Programmable power technology low-power LAB tiles           ; 8,962 / 9,417          ; 95 %  ;
;     -- low-power LAB tiles that are used by the design      ; 2,049 / 8,962          ; 23 %  ;
;     -- unused LAB tiles (low-power)                         ; 6,913 / 8,962          ; 77 %  ;
;                                                             ;                        ;       ;
; Maximum fan-out                                             ; 16957                  ;       ;
; Highest non-global fan-out                                  ; 1045                   ;       ;
; Total fan-out                                               ; 107682                 ;       ;
; Average fan-out                                             ; 3.83                   ;       ;
+-------------------------------------------------------------+------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                    ;
+-------------------------------------------------------------+-------------------------+------------------------+
; Statistic                                                   ; Top                     ; sld_hub:auto_hub       ;
+-------------------------------------------------------------+-------------------------+------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7267 / 251680 ( 3 % )   ; 106 / 251680 ( < 1 % ) ;
; ALMs needed [=A-B+C]                                        ; 7267                    ; 106                    ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 9853 / 251680 ( 4 % )   ; 114 / 251680 ( < 1 % ) ;
;         [a] ALMs used for LUT logic and registers           ; 2143                    ; 47                     ;
;         [b] ALMs used for LUT logic                         ; 1685                    ; 56                     ;
;         [c] ALMs used for registers                         ; 6025                    ; 11                     ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                       ; 0                      ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2755 / 251680 ( 1 % )   ; 10 / 251680 ( < 1 % )  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 169 / 251680 ( < 1 % )  ; 2 / 251680 ( < 1 % )   ;
;         [a] Due to location constrained logic               ; 0                       ; 0                      ;
;         [b] Due to LAB-wide signal conflicts                ; 153                     ; 2                      ;
;         [c] Due to LAB input limits                         ; 16                      ; 0                      ;
;         [d] Due to virtual I/Os                             ; 0                       ; 0                      ;
;                                                             ;                         ;                        ;
; Difficulty packing design                                   ; Low                     ; Low                    ;
;                                                             ;                         ;                        ;
; Total LABs:  partially or completely used                   ; 1417 / 25168 ( 6 % )    ; 17 / 25168 ( < 1 % )   ;
;     -- Logic LABs                                           ; 1417                    ; 17                     ;
;     -- Memory LABs (up to half of total LABs)               ; 0                       ; 0                      ;
;                                                             ;                         ;                        ;
; Combinational ALUT usage for logic                          ; 6493                    ; 174                    ;
;     -- 7 input functions                                    ; 56                      ; 2                      ;
;     -- 6 input functions                                    ; 1315                    ; 34                     ;
;     -- 5 input functions                                    ; 863                     ; 30                     ;
;     -- 4 input functions                                    ; 1173                    ; 21                     ;
;     -- <=3 input functions                                  ; 3086                    ; 87                     ;
; Combinational ALUT usage for route-throughs                 ; 2964                    ; 0                      ;
; Memory ALUT usage                                           ; 0                       ; 0                      ;
;     -- 64-address deep                                      ; 0                       ; 0                      ;
;     -- 32-address deep                                      ; 0                       ; 0                      ;
;                                                             ;                         ;                        ;
; Dedicated logic registers                                   ; 0                       ; 0                      ;
;     -- By type:                                             ;                         ;                        ;
;         -- Primary logic registers                          ; 16336 / 503360 ( 3 % )  ; 115 / 503360 ( < 1 % ) ;
;         -- Secondary logic registers                        ; 1356 / 503360 ( < 1 % ) ; 5 / 503360 ( < 1 % )   ;
;     -- By function:                                         ;                         ;                        ;
;         -- Design implementation registers                  ; 17387                   ; 118                    ;
;         -- Routing optimization registers                   ; 305                     ; 2                      ;
;                                                             ;                         ;                        ;
;                                                             ;                         ;                        ;
; Virtual pins                                                ; 0                       ; 0                      ;
; I/O pins                                                    ; 145                     ; 0                      ;
; I/O registers                                               ; 0                       ; 0                      ;
; Total block memory bits                                     ; 2099200                 ; 0                      ;
; Total block memory implementation bits                      ; 2703360                 ; 0                      ;
; EC                                                          ; 160 / 85240 ( < 1 % )   ; 0 / 85240 ( 0 % )      ;
; JTAG                                                        ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; M20K block                                                  ; 132 / 2131 ( 6 % )      ; 0 / 2131 ( 0 % )       ;
; Clock enable block                                          ; 3 / 792 ( < 1 % )       ; 0 / 792 ( 0 % )        ;
; Impedance control block                                     ; 1 / 14 ( 7 % )          ; 0 / 14 ( 0 % )         ;
; Impedance logic block                                       ; 40 / 336 ( 11 % )       ; 0 / 336 ( 0 % )        ;
; PSEUDO DIFF OUT                                             ; 5 / 768 ( < 1 % )       ; 0 / 768 ( 0 % )        ;
; HPS EMAC peripheral                                         ; 1 / 3 ( 33 % )          ; 0 / 3 ( 0 % )          ;
; HPS GPIO peripheral                                         ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS I2C peripheral                                          ; 1 / 5 ( 20 % )          ; 0 / 5 ( 0 % )          ;
; HPS SDMMC peripheral                                        ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS SPI Master peripheral                                   ; 1 / 2 ( 50 % )          ; 0 / 2 ( 0 % )          ;
; HPS UART peripheral                                         ; 1 / 2 ( 50 % )          ; 0 / 2 ( 0 % )          ;
; HPS USB peripheral                                          ; 1 / 2 ( 50 % )          ; 0 / 2 ( 0 % )          ;
; HPS TPIU trace perifelial                                   ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS DBG APB interface                                       ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; I/O lane circuitry                                          ; 8 / 64 ( 12 % )         ; 0 / 64 ( 0 % )         ;
; IOPLL                                                       ; 2 / 16 ( 12 % )         ; 0 / 16 ( 0 % )         ;
; I/O tile control logic                                      ; 2 / 16 ( 12 % )         ; 0 / 16 ( 0 % )         ;
; I/O reference clock tree                                    ; 2 / 16 ( 12 % )         ; 0 / 16 ( 0 % )         ;
; I/O AUX                                                     ; 1 / 2 ( 50 % )          ; 0 / 2 ( 0 % )          ;
; HPS Interface DDR                                           ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS boot from FPGA interface                                ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS clock resets interface                                  ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; FPGA-to-HPS interface                                       ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS FPGA-to-SDRAM interface                                 ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS-to-FPGA interface                                       ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS-to-FPGA lightweight interface                           ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS interrupts interface                                    ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HPS STM event interface                                     ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
; HSSI PMA AUX                                                ; 2 / 2 ( 100 % )         ; 0 / 2 ( 0 % )          ;
; HSSI PMA CDR REFCLK SELECT MUX                              ; 48 / 48 ( 100 % )       ; 0 / 48 ( 0 % )         ;
; CMU/CDR PLL                                                 ; 48 / 48 ( 100 % )       ; 0 / 48 ( 0 % )         ;
; HSSI PMA UC                                                 ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ;
;                                                             ;                         ;                        ;
; Connections                                                 ;                         ;                        ;
;     -- Input Connections                                    ; 1948                    ; 202                    ;
;     -- Registered Input Connections                         ; 950                     ; 129                    ;
;     -- Output Connections                                   ; 1222                    ; 928                    ;
;     -- Registered Output Connections                        ; 0                       ; 923                    ;
;                                                             ;                         ;                        ;
; Internal Connections                                        ;                         ;                        ;
;     -- Total Connections                                    ; 113819                  ; 2020                   ;
;     -- Registered Connections                               ; 49114                   ; 1644                   ;
;                                                             ;                         ;                        ;
; External Connections                                        ;                         ;                        ;
;     -- Top                                                  ; 2040                    ; 1130                   ;
;     -- sld_hub:auto_hub                                     ; 1130                    ; 0                      ;
;                                                             ;                         ;                        ;
; Partition Interface                                         ;                         ;                        ;
;     -- Input Ports                                          ; 144                     ; 147                    ;
;     -- Output Ports                                         ; 73                      ; 164                    ;
;     -- Bidir Ports                                          ; 68                      ; 0                      ;
;                                                             ;                         ;                        ;
; Registered Ports                                            ;                         ;                        ;
;     -- Registered Input Ports                               ; 0                       ; 3                      ;
;     -- Registered Output Ports                              ; 0                       ; 107                    ;
;                                                             ;                         ;                        ;
; Port Connectivity                                           ;                         ;                        ;
;     -- Input Ports driven by GND                            ; 0                       ; 21                     ;
;     -- Output Ports driven by GND                           ; 0                       ; 32                     ;
;     -- Input Ports driven by VCC                            ; 0                       ; 0                      ;
;     -- Output Ports driven by VCC                           ; 0                       ; 0                      ;
;     -- Input Ports with no Source                           ; 0                       ; 113                    ;
;     -- Output Ports with no Source                          ; 0                       ; 0                      ;
;     -- Input Ports with no Fanout                           ; 0                       ; 118                    ;
;     -- Output Ports with no Fanout                          ; 0                       ; 110                    ;
+-------------------------------------------------------------+-------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                           ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination  ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+
; emif_ref_clk           ; F25   ; 2K       ; 78           ; 169          ; 46           ; 2                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; emif_ref_clk(n)        ; G24   ; 2K       ; 78           ; 170          ; 46           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; fpga_button_pio[0]     ; R5    ; 3E       ; 148          ; 123          ; 46           ; 33                    ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; fpga_button_pio[1]     ; T5    ; 3E       ; 148          ; 124          ; 46           ; 33                    ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; fpga_button_pio[2]     ; P5    ; 3E       ; 148          ; 125          ; 46           ; 33                    ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; fpga_button_pio[3]     ; P6    ; 3E       ; 148          ; 126          ; 46           ; 33                    ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; fpga_clk_100           ; AM10  ; 3A       ; 148          ; 16           ; 31           ; 16957                 ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS         ; Off          ; --                        ; User                 ; no        ;
; fpga_clk_100(n)        ; AL10  ; 3A       ; 148          ; 17           ; 31           ; 0                     ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS         ; Off          ; --                        ; Fitter               ; no        ;
; fpga_dipsw_pio[0]      ; P3    ; 3E       ; 148          ; 115          ; 61           ; 3                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; fpga_dipsw_pio[1]      ; P4    ; 3E       ; 148          ; 116          ; 61           ; 3                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; fpga_dipsw_pio[2]      ; P1    ; 3E       ; 148          ; 117          ; 61           ; 3                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; fpga_dipsw_pio[3]      ; R1    ; 3E       ; 148          ; 118          ; 61           ; 3                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; fpga_reset_n           ; AV21  ; 2A       ; 78           ; 6            ; 16           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; hps_emac0_RXD0         ; G20   ; 2L       ; 78           ; 202          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; hps_emac0_RXD1         ; G21   ; 2L       ; 78           ; 203          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; hps_emac0_RXD2         ; F22   ; 2L       ; 78           ; 206          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; hps_emac0_RXD3         ; G22   ; 2L       ; 78           ; 207          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; hps_emac0_RX_CLK       ; F18   ; 2L       ; 78           ; 198          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; hps_emac0_RX_CTL       ; G17   ; 2L       ; 78           ; 199          ; 31           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; hps_memory_mem_alert_n ; AG24  ; 2J       ; 78           ; 142          ; 16           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; SSTL-12      ; Off          ; --                        ; User                 ; no        ;
; hps_memory_oct_rzqin   ; E26   ; 2K       ; 78           ; 171          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.2 V        ; Off          ; --                        ; User                 ; no        ;
; hps_spim1_MISO         ; H22   ; 2L       ; 78           ; 198          ; 46           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; hps_uart1_RX           ; K17   ; HPS      ; 79           ; 188          ; 96           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; hps_usb0_CLK           ; D18   ; 2L       ; 78           ; 196          ; 16           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; hps_usb0_DIR           ; C19   ; 2L       ; 78           ; 198          ; 16           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
; hps_usb0_NXT           ; F17   ; 2L       ; 78           ; 201          ; 16           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 1.8 V        ; Off          ; --                        ; User                 ; no        ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                                                                                        ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; fpga_led_pio[0]        ; AR23  ; 2I       ; 78           ; 123          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; fpga_led_pio[1]        ; AR22  ; 2I       ; 78           ; 124          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; fpga_led_pio[2]        ; AM21  ; 2I       ; 78           ; 115          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; fpga_led_pio[3]        ; AL20  ; 2I       ; 78           ; 116          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac0_MDC          ; K20   ; 2L       ; 78           ; 207          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac0_TXD0         ; E20   ; 2L       ; 78           ; 200          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac0_TXD1         ; F20   ; 2L       ; 78           ; 201          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac0_TXD2         ; F19   ; 2L       ; 78           ; 204          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac0_TXD3         ; G19   ; 2L       ; 78           ; 205          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac0_TX_CLK       ; H18   ; 2L       ; 78           ; 196          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_emac0_TX_CTL       ; H19   ; 2L       ; 78           ; 197          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[0]    ; B26   ; 2K       ; 78           ; 169          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[10]   ; C24   ; 2K       ; 78           ; 179          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[11]   ; D24   ; 2K       ; 78           ; 180          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[12]   ; F26   ; 2K       ; 78           ; 172          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[13]   ; G26   ; 2K       ; 78           ; 173          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[14]   ; G25   ; 2K       ; 78           ; 174          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[15]   ; F24   ; 2K       ; 78           ; 175          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[16]   ; F23   ; 2K       ; 78           ; 176          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[1]    ; C26   ; 2K       ; 78           ; 170          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[2]    ; C22   ; 2K       ; 78           ; 171          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[3]    ; C21   ; 2K       ; 78           ; 172          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[4]    ; C25   ; 2K       ; 78           ; 173          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[5]    ; B24   ; 2K       ; 78           ; 174          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[6]    ; B22   ; 2K       ; 78           ; 175          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[7]    ; C23   ; 2K       ; 78           ; 176          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[8]    ; D23   ; 2K       ; 78           ; 177          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[9]    ; E23   ; 2K       ; 78           ; 178          ; 31           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_act_n   ; B21   ; 2K       ; 78           ; 172          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_ba[0]   ; E25   ; 2K       ; 78           ; 178          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_ba[1]   ; H24   ; 2K       ; 78           ; 179          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_bg      ; J24   ; 2K       ; 78           ; 180          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_ck      ; B20   ; 2K       ; 78           ; 177          ; 16           ; no              ; no                     ; 1         ; no         ; yes           ; no       ; Off          ; Differential 1.2-V SSTL ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_ck_n    ; B19   ; 2K       ; 78           ; 178          ; 16           ; no              ; no                     ; 1         ; no         ; yes           ; no       ; Off          ; Differential 1.2-V SSTL ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_cke     ; A24   ; 2K       ; 78           ; 175          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_cs_n    ; A22   ; 2K       ; 78           ; 171          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_odt     ; A26   ; 2K       ; 78           ; 173          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_par     ; A18   ; 2K       ; 78           ; 180          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; SSTL-12                 ; Default          ; Series 40 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_memory_mem_reset_n ; A19   ; 2K       ; 78           ; 170          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.2 V                   ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_sdio_CLK           ; K16   ; HPS      ; 79           ; 185          ; 96           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_spim1_CLK          ; K18   ; 2L       ; 78           ; 196          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_spim1_MOSI         ; L19   ; 2L       ; 78           ; 197          ; 46           ; no              ; no                     ; 1         ; no         ; yes           ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_spim1_SS0_N        ; H21   ; 2L       ; 78           ; 199          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_spim1_SS1_N        ; J21   ; 2L       ; 78           ; 200          ; 46           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_trace_CLK          ; P20   ; 2L       ; 78           ; 199          ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_trace_D0           ; K22   ; 2L       ; 78           ; 204          ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_trace_D1           ; L22   ; 2L       ; 78           ; 205          ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_trace_D2           ; M22   ; 2L       ; 78           ; 206          ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_trace_D3           ; M21   ; 2L       ; 78           ; 207          ; 61           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_uart1_TX           ; M17   ; HPS      ; 79           ; 175          ; 96           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hps_usb0_STP           ; E18   ; 2L       ; 78           ; 197          ; 16           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 1.8 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+------------+----------+--------------+------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard           ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                                                                                                                        ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+------------+----------+--------------+------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hps_emac0_MDIO          ; K21   ; 2L       ; 78           ; 206          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[1] (inverted)                                                                                           ;
; hps_gpio_GPIO05         ; J20   ; 2L       ; 78           ; 201          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[41] (inverted)                                                                                          ;
; hps_gpio_GPIO14         ; N20   ; 2L       ; 78           ; 198          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[43] (inverted)                                                                                          ;
; hps_gpio_GPIO16         ; K23   ; 2L       ; 78           ; 200          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[45] (inverted)                                                                                          ;
; hps_gpio_GPIO17         ; L23   ; 2L       ; 78           ; 201          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[47] (inverted)                                                                                          ;
; hps_i2c1_SCL            ; M20   ; 2L       ; 78           ; 197          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[39]                                                                                                     ;
; hps_i2c1_SDA            ; L20   ; 2L       ; 78           ; 196          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; yes        ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[38]                                                                                                     ;
; hps_memory_mem_dbi_n[0] ; AN26  ; 2J       ; 78           ; 153          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[59] (inverted) ;
; hps_memory_mem_dbi_n[1] ; AU25  ; 2J       ; 78           ; 153          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[71] (inverted) ;
; hps_memory_mem_dbi_n[2] ; AV26  ; 2J       ; 78           ; 153          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[83] (inverted) ;
; hps_memory_mem_dbi_n[3] ; AH25  ; 2J       ; 78           ; 153          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[95] (inverted) ;
; hps_memory_mem_dq[0]    ; AP26  ; 2J       ; 78           ; 152          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[58] (inverted) ;
; hps_memory_mem_dq[10]   ; AR26  ; 2J       ; 78           ; 151          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[69] (inverted) ;
; hps_memory_mem_dq[11]   ; AR25  ; 2J       ; 78           ; 144          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[62] (inverted) ;
; hps_memory_mem_dq[12]   ; AT23  ; 2J       ; 78           ; 149          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[67] (inverted) ;
; hps_memory_mem_dq[13]   ; AP25  ; 2J       ; 78           ; 145          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[63] (inverted) ;
; hps_memory_mem_dq[14]   ; AU24  ; 2J       ; 78           ; 148          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[66] (inverted) ;
; hps_memory_mem_dq[15]   ; AU26  ; 2J       ; 78           ; 152          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[70] (inverted) ;
; hps_memory_mem_dq[16]   ; AU28  ; 2J       ; 78           ; 150          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[80] (inverted) ;
; hps_memory_mem_dq[17]   ; AU27  ; 2J       ; 78           ; 151          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[81] (inverted) ;
; hps_memory_mem_dq[18]   ; AV23  ; 2J       ; 78           ; 143          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[73] (inverted) ;
; hps_memory_mem_dq[19]   ; AW28  ; 2J       ; 78           ; 148          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[78] (inverted) ;
; hps_memory_mem_dq[1]    ; AN24  ; 2J       ; 78           ; 150          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[56] (inverted) ;
; hps_memory_mem_dq[20]   ; AV24  ; 2J       ; 78           ; 145          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[75] (inverted) ;
; hps_memory_mem_dq[21]   ; AW24  ; 2J       ; 78           ; 144          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[74] (inverted) ;
; hps_memory_mem_dq[22]   ; AV28  ; 2J       ; 78           ; 149          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[79] (inverted) ;
; hps_memory_mem_dq[23]   ; AV27  ; 2J       ; 78           ; 152          ; 61           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[82] (inverted) ;
; hps_memory_mem_dq[24]   ; AH24  ; 2J       ; 78           ; 150          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[92] (inverted) ;
; hps_memory_mem_dq[25]   ; AH23  ; 2J       ; 78           ; 151          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[93] (inverted) ;
; hps_memory_mem_dq[26]   ; AG25  ; 2J       ; 78           ; 144          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[86] (inverted) ;
; hps_memory_mem_dq[27]   ; AF24  ; 2J       ; 78           ; 143          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[85] (inverted) ;
; hps_memory_mem_dq[28]   ; AF25  ; 2J       ; 78           ; 145          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[87] (inverted) ;
; hps_memory_mem_dq[29]   ; AJ24  ; 2J       ; 78           ; 148          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[90] (inverted) ;
; hps_memory_mem_dq[2]    ; AN23  ; 2J       ; 78           ; 151          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[57] (inverted) ;
; hps_memory_mem_dq[30]   ; AJ23  ; 2J       ; 78           ; 149          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[91] (inverted) ;
; hps_memory_mem_dq[31]   ; AJ26  ; 2J       ; 78           ; 152          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[94] (inverted) ;
; hps_memory_mem_dq[3]    ; AM24  ; 2J       ; 78           ; 143          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[49] (inverted) ;
; hps_memory_mem_dq[4]    ; AK26  ; 2J       ; 78           ; 149          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[55] (inverted) ;
; hps_memory_mem_dq[5]    ; AL23  ; 2J       ; 78           ; 144          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[50] (inverted) ;
; hps_memory_mem_dq[6]    ; AL26  ; 2J       ; 78           ; 148          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[54] (inverted) ;
; hps_memory_mem_dq[7]    ; AK23  ; 2J       ; 78           ; 145          ; 31           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[51] (inverted) ;
; hps_memory_mem_dq[8]    ; AP23  ; 2J       ; 78           ; 143          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[61] (inverted) ;
; hps_memory_mem_dq[9]    ; AT26  ; 2J       ; 78           ; 150          ; 46           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.2-V POD              ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[68] (inverted) ;
; hps_memory_mem_dqs[0]   ; AM25  ; 2J       ; 78           ; 146          ; 31           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oe (inverted)               ;
; hps_memory_mem_dqs[1]   ; AT25  ; 2J       ; 78           ; 146          ; 46           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oe (inverted)               ;
; hps_memory_mem_dqs[2]   ; AW26  ; 2J       ; 78           ; 146          ; 61           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oe (inverted)               ;
; hps_memory_mem_dqs[3]   ; AK25  ; 2J       ; 78           ; 146          ; 16           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oe (inverted)               ;
; hps_memory_mem_dqs_n[0] ; AL25  ; 2J       ; 78           ; 147          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oebar (inverted)            ;
; hps_memory_mem_dqs_n[1] ; AT24  ; 2J       ; 78           ; 147          ; 46           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oebar (inverted)            ;
; hps_memory_mem_dqs_n[2] ; AW25  ; 2J       ; 78           ; 147          ; 61           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oebar (inverted)            ;
; hps_memory_mem_dqs_n[3] ; AJ25  ; 2J       ; 78           ; 147          ; 16           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; Differential 1.2-V POD ; Default          ; Parallel 60 Ohm with Calibration ; Series 34 Ohm with Calibration    ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_inst ; 1                          ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oebar (inverted)            ;
; hps_sdio_CMD            ; H16   ; HPS      ; 79           ; 186          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; 12mA             ; Off                              ; Off                               ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[3] (inverted)                                                                                           ;
; hps_sdio_D0             ; E16   ; HPS      ; 79           ; 190          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; 12mA             ; Off                              ; Off                               ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[5] (inverted)                                                                                           ;
; hps_sdio_D1             ; G16   ; HPS      ; 79           ; 187          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; 12mA             ; Off                              ; Off                               ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[7] (inverted)                                                                                           ;
; hps_sdio_D2             ; H17   ; HPS      ; 79           ; 181          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; 12mA             ; Off                              ; Off                               ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[9] (inverted)                                                                                           ;
; hps_sdio_D3             ; F15   ; HPS      ; 79           ; 180          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; 12mA             ; Off                              ; Off                               ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[11] (inverted)                                                                                          ;
; hps_sdio_D4             ; M19   ; HPS      ; 79           ; 178          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; On           ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[13] (inverted)                                                                                          ;
; hps_sdio_D5             ; E15   ; HPS      ; 79           ; 184          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; On           ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[15] (inverted)                                                                                          ;
; hps_sdio_D6             ; J16   ; HPS      ; 79           ; 177          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; On           ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[17] (inverted)                                                                                          ;
; hps_sdio_D7             ; L18   ; HPS      ; 79           ; 182          ; 96           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; On           ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[19] (inverted)                                                                                          ;
; hps_usb0_D0             ; D19   ; 2L       ; 78           ; 199          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[21] (inverted)                                                                                          ;
; hps_usb0_D1             ; E17   ; 2L       ; 78           ; 200          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[23] (inverted)                                                                                          ;
; hps_usb0_D2             ; C17   ; 2L       ; 78           ; 202          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[25] (inverted)                                                                                          ;
; hps_usb0_D3             ; C18   ; 2L       ; 78           ; 203          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[27] (inverted)                                                                                          ;
; hps_usb0_D4             ; D21   ; 2L       ; 78           ; 204          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[29] (inverted)                                                                                          ;
; hps_usb0_D5             ; D20   ; 2L       ; 78           ; 205          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[31] (inverted)                                                                                          ;
; hps_usb0_D6             ; E21   ; 2L       ; 78           ; 206          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[33] (inverted)                                                                                          ;
; hps_usb0_D7             ; E22   ; 2L       ; 78           ; 207          ; 16           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no         ; no       ; Off          ; 1.8 V                  ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                               ; no                         ; User                 ; 0 pF                 ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[35] (inverted)                                                                                          ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+------------+----------+--------------+------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1J       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 1I       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 1H       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 1G       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 1F       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 1E       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 1D       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 1C       ; 0 / 28 ( 0 % )   ; --            ; --           ;
; 2L       ; 42 / 48 ( 88 % ) ; 1.8V          ; --           ;
; 2K       ; 31 / 48 ( 65 % ) ; 1.2V          ; --           ;
; 2J       ; 45 / 48 ( 94 % ) ; 1.2V          ; --           ;
; 2I       ; 4 / 12 ( 33 % )  ; 1.8V          ; --           ;
; 2A       ; 3 / 48 ( 6 % )   ; 1.8V          ; --           ;
; 3H       ; 0 / 48 ( 0 % )   ; 1.8V          ; --           ;
; 3G       ; 0 / 48 ( 0 % )   ; 1.8V          ; --           ;
; 3F       ; 0 / 48 ( 0 % )   ; 1.8V          ; --           ;
; 3E       ; 8 / 48 ( 17 % )  ; 1.8V          ; --           ;
; 3D       ; 0 / 48 ( 0 % )   ; 1.8V          ; --           ;
; 3C       ; 0 / 48 ( 0 % )   ; 1.8V          ; --           ;
; 3B       ; 0 / 48 ( 0 % )   ; 1.8V          ; --           ;
; 3A       ; 2 / 48 ( 4 % )   ; 1.8V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                                                   ;
+----------+------------+----------+------------------------------------------------------------------+--------+-------------------------+----------------+--------------+-----------------+----------+--------------+---------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                                   ; Dir.   ; I/O Standard            ; Voltage        ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ; Package Delay ;
+----------+------------+----------+------------------------------------------------------------------+--------+-------------------------+----------------+--------------+-----------------+----------+--------------+---------------+
; A2       ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A3       ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A4       ; 667        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A5       ; 665        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A6       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A7       ; 653        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A8       ; 652        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A9       ; 647        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A10      ; 645        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A11      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A12      ; 651        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A13      ; 650        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A14      ;            ;          ; VSIGP_1                                                          ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A15      ;            ;          ; VSIGP_0                                                          ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A16      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A17      ; 309        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A18      ; 308        ; 2K       ; hps_memory_mem_par                                               ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; A19      ; 318        ; 2K       ; hps_memory_mem_reset_n                                           ; output ; 1.2 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; A20      ; 319        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A21      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A22      ; 317        ; 2K       ; hps_memory_mem_cs_n                                              ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; A23      ; 312        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A24      ; 313        ; 2K       ; hps_memory_mem_cke                                               ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; A25      ; 314        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; A26      ; 315        ; 2K       ; hps_memory_mem_odt                                               ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; A27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A28      ;            ;          ; GND                                                              ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A29      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A30      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A31      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A32      ; 2          ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A33      ; 3          ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A34      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A35      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A36      ; 14         ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A37      ; 15         ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; A38      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA1      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA2      ; 831        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AA3      ; 830        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AA4      ; 828        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AA5      ; 815        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AA6      ;            ; 3D       ; VCCIO3D                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AA7      ; 807        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AA8      ; 806        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AA9      ; 803        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AA10     ; 805        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AA11     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA12     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA13     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA14     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA15     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA16     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA17     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA18     ;            ;          ; GNDSENSE                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA19     ;            ;          ; VCCLSENSE                                                        ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA20     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA21     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA22     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA23     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA24     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA25     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AA26     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA28     ; 113        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA29     ; 112        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA30     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA31     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA32     ; 120        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA33     ; 121        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA34     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA35     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA36     ; 118        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA37     ; 119        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA38     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AA39     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB1      ; 833        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AB2      ; 832        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AB3      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB4      ; 829        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AB5      ; 823        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AB6      ; 822        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AB7      ; 810        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AB8      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB9      ; 809        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AB10     ; 808        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AB11     ; 804        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AB12     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB13     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB14     ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AB15     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB16     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB17     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB18     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB19     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB20     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB21     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB22     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB23     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB24     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB25     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AB26     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB28     ;            ; --       ; VCCR_GXBL1F                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AB29     ;            ; --       ; VCCR_GXBL1F                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AB30     ; 128        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB31     ; 129        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB32     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB33     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB34     ; 124        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB35     ; 125        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB36     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB37     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB38     ; 122        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AB39     ; 123        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC1      ; 836        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AC2      ; 839        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AC3      ; 835        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AC4      ; 834        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AC5      ;            ; 3D       ; VCCIO3D                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AC6      ; 820        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AC7      ; 811        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AC8      ; 849        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AC9      ; 848        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AC10     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC11     ; 856        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AC12     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AC13     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AC14     ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AC15     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC16     ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AC17     ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AC18     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AC19     ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AC20     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC21     ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AC22     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC23     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AC24     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AC25     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC26     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AC27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC28     ; 139        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC29     ; 138        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC30     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC31     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC32     ; 132        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC33     ; 133        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC34     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC35     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC36     ; 126        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC37     ; 127        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC38     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AC39     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD1      ; 837        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AD2      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD3      ; 838        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AD4      ; 817        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AD5      ; 816        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AD6      ; 821        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AD7      ;            ; 3C       ; VCCIO3C                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AD8      ; 853        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AD9      ; 852        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AD10     ; 857        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AD11     ;            ; 3C       ; VREFB3CN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD12     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD13     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD14     ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD15     ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD16     ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD17     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD18     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD19     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD20     ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD21     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD22     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD23     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD24     ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD25     ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AD26     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD27     ;            ; --       ; VCCH_GXBL                                                        ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AD28     ;            ; --       ; VCCT_GXBL1E                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AD29     ;            ; --       ; VCCT_GXBL1E                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AD30     ; 144        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD31     ; 145        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD32     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD33     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD34     ; 136        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD35     ; 137        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD36     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD37     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD38     ; 130        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AD39     ; 131        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE1      ; 845        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AE2      ; 844        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AE3      ; 846        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AE4      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE5      ; 819        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AE6      ; 818        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AE7      ; 864        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AE8      ; 854        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AE9      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE10     ; 851        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AE11     ; 850        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AE12     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AE13     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AE14     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AE15     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AE16     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AE17     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AE18     ;            ; --       ; VCCBAT                                                           ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AE19     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE20     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE21     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AE22     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AE23     ;            ; 2I       ; VREFB2IN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE24     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE25     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AE26     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE28     ; 141        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE29     ; 140        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE30     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE31     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE32     ; 148        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE33     ; 149        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE34     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE35     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE36     ; 134        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE37     ; 135        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE38     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AE39     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF1      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF2      ; 840        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AF3      ; 847        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AF4      ; 863        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AF5      ; 862        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AF6      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF7      ; 865        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AF8      ; 855        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AF9      ; 859        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AF10     ; 858        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AF11     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF12     ; 900        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AF13     ;            ; 3B       ; VREFB3BN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF14     ; 986        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AF15     ; 990        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AF16     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF17     ;            ;          ; DNU                                                              ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF18     ;            ; --       ; VCCPGM                                                           ; power  ;                         ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ; --            ;
; AF19     ;            ; --       ; VCCPGM                                                           ; power  ;                         ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ; --            ;
; AF20     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF21     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AF22     ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; AF23     ;            ; 2J       ; VREFB2JN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF24     ; 366        ; 2J       ; hps_memory_mem_dq[27]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 238ps         ;
; AF25     ; 364        ; 2J       ; hps_memory_mem_dq[28]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; AF26     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF28     ;            ; --       ; VCCR_GXBL1E                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AF29     ;            ; --       ; VCCR_GXBL1E                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AF30     ; 156        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF31     ; 157        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF32     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF33     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF34     ; 152        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF35     ; 153        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF36     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF37     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF38     ; 142        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AF39     ; 143        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG1      ; 842        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG2      ; 841        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG3      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG4      ; 860        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG5      ; 871        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG6      ; 870        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG7      ; 868        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG8      ;            ; 3C       ; VCCIO3C                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AG9      ; 903        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG10     ; 902        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG11     ; 904        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG12     ; 901        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG13     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG14     ; 987        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG15     ; 991        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AG16     ;            ;          ; DNU                                                              ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG17     ;            ;          ; DNU                                                              ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG18     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG19     ;            ; 2A       ; VREFB2AN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG20     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG21     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG22     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG23     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG24     ; 367        ; 2J       ; hps_memory_mem_alert_n                                           ; input  ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; 233ps         ;
; AG25     ; 365        ; 2J       ; hps_memory_mem_dq[26]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 201ps         ;
; AG26     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG28     ; 167        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG29     ; 166        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG30     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG31     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG32     ; 160        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG33     ; 161        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG34     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG35     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG36     ; 146        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG37     ; 147        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG38     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AG39     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH1      ; 843        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH2      ; 884        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH3      ; 866        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH4      ; 861        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH5      ;            ; 3C       ; VCCIO3C                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AH6      ; 872        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH7      ; 869        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH8      ; 896        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH9      ; 898        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH10     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH11     ; 905        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH12     ; 983        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH13     ; 982        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH14     ; 988        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH15     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH16     ;            ; 3A       ; VREFB3AN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH17     ; 562        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH18     ; 560        ; 2A       ; ~ALTERA_DATA0~ / RESERVED_INPUT                                  ; input  ; 1.8 V                   ;                ; --           ; N               ; no       ; Off          ; --            ;
; AH19     ; 568        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AH20     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH21     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH22     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH23     ; 358        ; 2J       ; hps_memory_mem_dq[25]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 192ps         ;
; AH24     ; 359        ; 2J       ; hps_memory_mem_dq[24]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 193ps         ;
; AH25     ; 356        ; 2J       ; hps_memory_mem_dbi_n[3]                                          ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 237ps         ;
; AH26     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH27     ;            ; --       ; VCCH_GXBL                                                        ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AH28     ;            ; --       ; VCCT_GXBL1D                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AH29     ;            ; --       ; VCCT_GXBL1D                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AH30     ; 172        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH31     ; 173        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH32     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH33     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH34     ; 164        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH35     ; 165        ; 1E       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH36     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH37     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH38     ; 150        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AH39     ; 151        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ1      ; 885        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ2      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ3      ; 867        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ4      ; 874        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ5      ; 873        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ6      ; 876        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ7      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ8      ; 897        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ9      ; 899        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ10     ; 907        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ11     ; 906        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ12     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ13     ; 984        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ14     ; 989        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ15     ; 980        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ16     ; 563        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ17     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ18     ; 561        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ19     ; 569        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AJ20     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ21     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ22     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ23     ; 360        ; 2J       ; hps_memory_mem_dq[30]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 188ps         ;
; AJ24     ; 361        ; 2J       ; hps_memory_mem_dq[29]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 189ps         ;
; AJ25     ; 362        ; 2J       ; hps_memory_mem_dqs_n[3]                                          ; bidir  ; Differential 1.2-V POD  ;                ; --           ; Y               ; no       ; Off          ; 191ps         ;
; AJ26     ; 357        ; 2J       ; hps_memory_mem_dq[31]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 235ps         ;
; AJ27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ28     ; 169        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ29     ; 168        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ30     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ31     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ32     ; 176        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ33     ; 177        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ34     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ35     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ36     ; 154        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ37     ; 155        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ38     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AJ39     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK1      ; 887        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK2      ; 886        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK3      ; 875        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK4      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK5      ; 878        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK6      ; 877        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK7      ; 908        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK8      ; 912        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK9      ;            ; 3B       ; VCCIO3B                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AK10     ; 918        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK11     ; 971        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK12     ; 970        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK13     ; 985        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK14     ;            ; 3A       ; VCCIO3A                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AK15     ; 981        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK16     ; 565        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK17     ; 564        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK18     ; 566        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AK19     ;            ; 2A       ; VCCIO2A                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AK20     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK21     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK22     ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK23     ; 352        ; 2J       ; hps_memory_mem_dq[7]                                             ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 194ps         ;
; AK24     ;            ; 2J       ; VCCIO2J                                                          ; power  ;                         ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; AK25     ; 363        ; 2J       ; hps_memory_mem_dqs[3]                                            ; bidir  ; Differential 1.2-V POD  ;                ; --           ; Y               ; no       ; Off          ; 190ps         ;
; AK26     ; 348        ; 2J       ; hps_memory_mem_dq[4]                                             ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 203ps         ;
; AK27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK28     ;            ; --       ; VCCR_GXBL1D                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AK29     ;            ; --       ; VCCR_GXBL1D                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AK30     ; 184        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK31     ; 185        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK32     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK33     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK34     ; 180        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK35     ; 181        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK36     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK37     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK38     ; 158        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AK39     ; 159        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL1      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL2      ; 892        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL3      ; 881        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL4      ; 880        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL5      ; 879        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL6      ;            ; 3B       ; VCCIO3B                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AL7      ; 909        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL8      ; 913        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL9      ; 919        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL10     ; 968        ; 3A       ; fpga_clk_100(n)                                                  ; input  ; LVDS                    ;                ; --           ; N               ; no       ; Off          ; --            ;
; AL11     ;            ; 3A       ; VCCIO3A                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AL12     ; 972        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL13     ; 977        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL14     ; 976        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL15     ; 997        ; CSS      ; altera_reserved_tdi                                              ; input  ; 1.8 V                   ;                ; --           ; N               ; no       ; Off          ; --            ;
; AL16     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL17     ; 567        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL18     ; 571        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL19     ; 570        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL20     ; 390        ; 2I       ; fpga_led_pio[3]                                                  ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AL21     ;            ; 2I       ; VCCIO2I                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AL22     ; 384        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL23     ; 353        ; 2J       ; hps_memory_mem_dq[5]                                             ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 187ps         ;
; AL24     ; 355        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AL25     ; 350        ; 2J       ; hps_memory_mem_dqs_n[0]                                          ; bidir  ; Differential 1.2-V POD  ;                ; --           ; Y               ; no       ; Off          ; 193ps         ;
; AL26     ; 349        ; 2J       ; hps_memory_mem_dq[6]                                             ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 198ps         ;
; AL27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL28     ; 195        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL29     ; 194        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL30     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL31     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL32     ; 188        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL33     ; 189        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL34     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL35     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL36     ; 162        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL37     ; 163        ; 1E       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL38     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AL39     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM1      ; 889        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM2      ; 893        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM3      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM4      ; 882        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM5      ; 920        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM6      ; 910        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM7      ; 914        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM8      ;            ; 3B       ; VCCIO3B                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AM9      ; 916        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM10     ; 969        ; 3A       ; fpga_clk_100                                                     ; input  ; LVDS                    ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM11     ; 974        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM12     ; 973        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM13     ;            ; 3A       ; VCCIO3A                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AM14     ; 1005       ; CSS      ; ^nCONFIG                                                         ; input  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM15     ; 1006       ; CSS      ; ^nCE                                                             ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM16     ; 576        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM17     ; 572        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM18     ;            ; 2A       ; VCCIO2A                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AM19     ; 575        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM20     ; 574        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM21     ; 391        ; 2I       ; fpga_led_pio[2]                                                  ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AM22     ; 385        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AM23     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM24     ; 354        ; 2J       ; hps_memory_mem_dq[3]                                             ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 189ps         ;
; AM25     ; 351        ; 2J       ; hps_memory_mem_dqs[0]                                            ; bidir  ; Differential 1.2-V POD  ;                ; --           ; Y               ; no       ; Off          ; 191ps         ;
; AM26     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM27     ;            ; --       ; VCCH_GXBL                                                        ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AM28     ;            ; --       ; VCCT_GXBL1C                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AM29     ;            ; --       ; VCCT_GXBL1C                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AM30     ; 200        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM31     ; 201        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM32     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM33     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM34     ; 192        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM35     ; 193        ; 1D       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM36     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM37     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM38     ; 170        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AM39     ; 171        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN1      ; 888        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN2      ; 894        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN3      ; 883        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN4      ; 921        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN5      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN6      ; 911        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN7      ; 915        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN8      ; 917        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN9      ; 960        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN10     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN11     ; 975        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN12     ; 979        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN13     ; 978        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN14     ; 1014       ; CSS      ; ^DCLK                                                            ; bidir  ;                         ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AN15     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN16     ; 577        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN17     ; 573        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN18     ; 582        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN19     ; 580        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN20     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN21     ; 389        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN22     ; 388        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AN23     ; 346        ; 2J       ; hps_memory_mem_dq[2]                                             ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 250ps         ;
; AN24     ; 347        ; 2J       ; hps_memory_mem_dq[1]                                             ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 248ps         ;
; AN25     ;            ; 2J       ; VCCIO2J                                                          ; power  ;                         ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; AN26     ; 344        ; 2J       ; hps_memory_mem_dbi_n[0]                                          ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 192ps         ;
; AN27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN28     ; 197        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN29     ; 196        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN30     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN31     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN32     ; 204        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN33     ; 205        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN34     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN35     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN36     ; 174        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN37     ; 175        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN38     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AN39     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP1      ; 895        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP2      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP3      ; 922        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP4      ; 925        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP5      ; 924        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP6      ; 926        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP7      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP8      ; 956        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP9      ; 961        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP10     ; 962        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP11     ; 966        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP12     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP13     ; 1010       ; CSS      ; ^AS_DATA0, ASDO                                                  ;        ;                         ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AP14     ; 1004       ; CSS      ; ^GND                                                             ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP15     ; 999        ; CSS      ; ^MSEL1                                                           ; input  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP16     ; 578        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP17     ;            ; 2A       ; VCCIO2A                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AP18     ; 583        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP19     ; 581        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP20     ; 594        ; 2A       ; ~ALTERA_CLKUSR~ / RESERVED_INPUT                                 ; input  ; 1.8 V                   ;                ; --           ; N               ; no       ; Off          ; --            ;
; AP21     ; 386        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP22     ;            ; 2I       ; VCCIO2I                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AP23     ; 342        ; 2J       ; hps_memory_mem_dq[8]                                             ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 231ps         ;
; AP24     ; 343        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AP25     ; 340        ; 2J       ; hps_memory_mem_dq[13]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 189ps         ;
; AP26     ; 345        ; 2J       ; hps_memory_mem_dq[0]                                             ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 190ps         ;
; AP27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP28     ;            ; --       ; VCCR_GXBL1C                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AP29     ;            ; --       ; VCCR_GXBL1C                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; AP30     ; 208        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP31     ; 209        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP32     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP33     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP34     ; 182        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP35     ; 183        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP36     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP37     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP38     ; 178        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AP39     ; 179        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR1      ; 891        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR2      ; 890        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR3      ; 923        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR4      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR5      ; 927        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR6      ; 935        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR7      ; 934        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR8      ; 957        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR9      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR10     ; 963        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR11     ; 967        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR12     ; 964        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR13     ; 995        ; CSS      ; altera_reserved_ntrst                                            ; input  ; 1.8 V                   ;                ; --           ; N               ; no       ; Off          ; --            ;
; AR14     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR15     ; 992        ; CSS      ; ^GND                                                             ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR16     ; 579        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR17     ; 586        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR18     ; 584        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR19     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR20     ; 595        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR21     ; 387        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AR22     ; 382        ; 2I       ; fpga_led_pio[1]                                                  ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AR23     ; 383        ; 2I       ; fpga_led_pio[0]                                                  ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AR24     ;            ; 2J       ; VCCIO2J                                                          ; power  ;                         ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; AR25     ; 341        ; 2J       ; hps_memory_mem_dq[11]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 192ps         ;
; AR26     ; 334        ; 2J       ; hps_memory_mem_dq[10]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 195ps         ;
; AR27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR28     ; 223        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR29     ; 222        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR30     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR31     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR32     ; 212        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR33     ; 213        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR34     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR35     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR36     ; 186        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR37     ; 187        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR38     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AR39     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT1      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT2      ; 931        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT3      ; 930        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT4      ; 933        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT5      ; 932        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT6      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT7      ; 947        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT8      ; 946        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT9      ; 949        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT10     ; 948        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT11     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT12     ; 965        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT13     ; 1003       ; CSS      ; ^CONF_DONE                                                       ; bidir  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT14     ; 1001       ; CSS      ; ^nIO_PULLUP                                                      ; input  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT15     ; 1000       ; CSS      ; ^MSEL2                                                           ; input  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT16     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT17     ; 587        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT18     ; 585        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT19     ; 588        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT20     ; 590        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT21     ;            ; 2I       ; VCCIO2I                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; AT22     ; 380        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AT23     ; 336        ; 2J       ; hps_memory_mem_dq[12]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 234ps         ;
; AT24     ; 338        ; 2J       ; hps_memory_mem_dqs_n[1]                                          ; bidir  ; Differential 1.2-V POD  ;                ; --           ; Y               ; no       ; Off          ; 209ps         ;
; AT25     ; 339        ; 2J       ; hps_memory_mem_dqs[1]                                            ; bidir  ; Differential 1.2-V POD  ;                ; --           ; Y               ; no       ; Off          ; 205ps         ;
; AT26     ; 335        ; 2J       ; hps_memory_mem_dq[9]                                             ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 199ps         ;
; AT27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT28     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT29     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT30     ; 216        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT31     ; 217        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT32     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT33     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT34     ; 198        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT35     ; 199        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT36     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT37     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT38     ; 190        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AT39     ; 191        ; 1D       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU1      ; 929        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU2      ; 928        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU3      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU4      ; 936        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU5      ; 941        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU6      ; 940        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU7      ; 944        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU8      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU9      ; 952        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU10     ; 959        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU11     ; 958        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU12     ; 1002       ; CSS      ; ^nSTATUS                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU13     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU14     ; 1007       ; CSS      ; ^nCSO0                                                           ;        ;                         ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AU15     ; 998        ; CSS      ; ^MSEL0                                                           ; input  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU16     ; 593        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU17     ; 592        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU18     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU19     ; 589        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU20     ; 591        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU21     ; 606        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU22     ; 381        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AU23     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU24     ; 337        ; 2J       ; hps_memory_mem_dq[14]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 232ps         ;
; AU25     ; 332        ; 2J       ; hps_memory_mem_dbi_n[1]                                          ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 220ps         ;
; AU26     ; 333        ; 2J       ; hps_memory_mem_dq[15]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 218ps         ;
; AU27     ; 322        ; 2J       ; hps_memory_mem_dq[17]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 222ps         ;
; AU28     ; 323        ; 2J       ; hps_memory_mem_dq[16]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 227ps         ;
; AU29     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU30     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU31     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU32     ; 220        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU33     ; 221        ; 1C       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU34     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU35     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU36     ; 202        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU37     ; 203        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU38     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AU39     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV1      ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV2      ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV3      ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV4      ; 937        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AV5      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV6      ; 938        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AV7      ; 945        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AV8      ; 950        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AV9      ; 953        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AV10     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV11     ; 1012       ; CSS      ; ^AS_DATA2                                                        ;        ;                         ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AV12     ; 1008       ; CSS      ; ^nCSO1                                                           ;        ;                         ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AV13     ; 994        ; CSS      ; altera_reserved_tms                                              ; input  ; 1.8 V                   ;                ; --           ; N               ; no       ; Off          ; --            ;
; AV14     ; 1009       ; CSS      ; ^nCSO2                                                           ;        ;                         ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AV15     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV16     ; 596        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AV17     ; 600        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AV18     ; 599        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AV19     ; 598        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AV20     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV21     ; 607        ; 2A       ; fpga_reset_n                                                     ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; AV22     ; 602        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AV23     ; 330        ; 2J       ; hps_memory_mem_dq[18]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 244ps         ;
; AV24     ; 328        ; 2J       ; hps_memory_mem_dq[20]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 255ps         ;
; AV25     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV26     ; 320        ; 2J       ; hps_memory_mem_dbi_n[2]                                          ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 277ps         ;
; AV27     ; 321        ; 2J       ; hps_memory_mem_dq[23]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 276ps         ;
; AV28     ; 324        ; 2J       ; hps_memory_mem_dq[22]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 231ps         ;
; AV29     ;            ;          ; DNU                                                              ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV30     ;            ;          ; DNU                                                              ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV31     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV32     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV33     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV34     ; 210        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV35     ; 211        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV36     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV37     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV38     ; 206        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AV39     ; 207        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW2      ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW3      ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW4      ; 943        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW5      ; 942        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW6      ; 939        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW7      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW8      ; 951        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW9      ; 955        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW10     ; 954        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW11     ; 1011       ; CSS      ; ^AS_DATA1                                                        ;        ;                         ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AW12     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW13     ; 1013       ; CSS      ; ^AS_DATA3                                                        ;        ;                         ;                ; Weak Pull Up ;                 ; --       ; On           ; --            ;
; AW14     ; 993        ; CSS      ; altera_reserved_tdo                                              ; output ; 1.8 V                   ;                ; --           ; N               ; no       ; Off          ; --            ;
; AW15     ; 996        ; CSS      ; altera_reserved_tck                                              ; input  ; 1.8 V                   ;                ; --           ; N               ; no       ; Off          ; --            ;
; AW16     ; 597        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW17     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW18     ; 601        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW19     ; 605        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW20     ; 604        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW21     ; 603        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW22     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW23     ; 331        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; AW24     ; 329        ; 2J       ; hps_memory_mem_dq[21]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 249ps         ;
; AW25     ; 326        ; 2J       ; hps_memory_mem_dqs_n[2]                                          ; bidir  ; Differential 1.2-V POD  ;                ; --           ; Y               ; no       ; Off          ; 271ps         ;
; AW26     ; 327        ; 2J       ; hps_memory_mem_dqs[2]                                            ; bidir  ; Differential 1.2-V POD  ;                ; --           ; Y               ; no       ; Off          ; 271ps         ;
; AW27     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW28     ; 325        ; 2J       ; hps_memory_mem_dq[19]                                            ; bidir  ; 1.2-V POD               ;                ; --           ; Y               ; no       ; Off          ; 237ps         ;
; AW29     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW30     ;            ;          ; GND                                                              ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW31     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW32     ; 218        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW33     ; 219        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW34     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW35     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW36     ; 214        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW37     ; 215        ; 1C       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; AW38     ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B1       ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B2       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B3       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B4       ; 666        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; B5       ; 664        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; B6       ; 663        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; B7       ; 659        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; B8       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B9       ; 646        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; B10      ; 644        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; B11      ; 649        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; B12      ; 648        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; B13      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B14      ;            ;          ; VSIGN_1                                                          ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B15      ;            ;          ; VSIGN_0                                                          ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B16      ;            ;          ; TEMPDIODEn                                                       ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B17      ;            ;          ; ADCGND                                                           ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B18      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B19      ; 310        ; 2K       ; hps_memory_mem_ck_n                                              ; output ; Differential 1.2-V SSTL ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B20      ; 311        ; 2K       ; hps_memory_mem_ck                                                ; output ; Differential 1.2-V SSTL ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B21      ; 316        ; 2K       ; hps_memory_mem_act_n                                             ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B22      ; 301        ; 2K       ; hps_memory_mem_a[6]                                              ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B23      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B24      ; 302        ; 2K       ; hps_memory_mem_a[5]                                              ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B25      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B26      ; 307        ; 2K       ; hps_memory_mem_a[0]                                              ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; B27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B28      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B29      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B30      ; 4          ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B31      ; 5          ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B32      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B33      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B34      ; 10         ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B35      ; 11         ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B36      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B37      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B38      ; 18         ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; B39      ; 19         ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C1       ; 707        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C2       ; 671        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C3       ; 669        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C4       ; 668        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C5       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C6       ; 662        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C7       ; 658        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C8       ; 661        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C9       ; 655        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C10      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C11      ; 633        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C12      ; 632        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C13      ; 625        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C14      ; 623        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; C15      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C16      ;            ;          ; TEMPDIODEp                                                       ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C17      ; 265        ; 2L       ; hps_usb0_D2                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C18      ; 264        ; 2L       ; hps_usb0_D3                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C19      ; 269        ; 2L       ; hps_usb0_DIR                                                     ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C20      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C21      ; 304        ; 2K       ; hps_memory_mem_a[3]                                              ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C22      ; 305        ; 2K       ; hps_memory_mem_a[2]                                              ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C23      ; 300        ; 2K       ; hps_memory_mem_a[7]                                              ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C24      ; 297        ; 2K       ; hps_memory_mem_a[10]                                             ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C25      ; 303        ; 2K       ; hps_memory_mem_a[4]                                              ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C26      ; 306        ; 2K       ; hps_memory_mem_a[1]                                              ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; C27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C28      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C29      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C30      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C31      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C32      ; 6          ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C33      ; 7          ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C34      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C35      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C36      ; 22         ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C37      ; 23         ; 1J       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C38      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; C39      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D1       ; 706        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D2       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D3       ; 670        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D4       ; 675        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D5       ; 674        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D6       ; 677        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D7       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D8       ; 660        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D9       ; 654        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D10      ; 641        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D11      ; 635        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D12      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D13      ; 624        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D14      ; 622        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D15      ;            ;          ; VREFN_ADC                                                        ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D16      ;            ;          ; VREFP_ADC                                                        ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D17      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D18      ; 271        ; 2L       ; hps_usb0_CLK                                                     ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D19      ; 268        ; 2L       ; hps_usb0_D0                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D20      ; 262        ; 2L       ; hps_usb0_D5                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D21      ; 263        ; 2L       ; hps_usb0_D4                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D22      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D23      ; 299        ; 2K       ; hps_memory_mem_a[8]                                              ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D24      ; 296        ; 2K       ; hps_memory_mem_a[11]                                             ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; D25      ; 287        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; D26      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D27      ;            ; --       ; VCCH_GXBL                                                        ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; D28      ;            ; --       ; VCCT_GXBL1J                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; D29      ;            ; --       ; VCCT_GXBL1J                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; D30      ; 8          ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D31      ; 9          ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D32      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D33      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D34      ; 30         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D35      ; 31         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D36      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D37      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D38      ; 34         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; D39      ; 35         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E1       ; 709        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; E2       ; 708        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; E3       ; 711        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; E4       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E5       ; 679        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; E6       ; 676        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; E7       ; 673        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; E8       ; 657        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; E9       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E10      ; 640        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; E11      ; 634        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; E12      ; 627        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; E13      ; 626        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; E14      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E15      ; 1027       ; HPS      ; hps_sdio_D5                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; On           ; --            ;
; E16      ; 1018       ; HPS      ; hps_sdio_D0                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E17      ; 267        ; 2L       ; hps_usb0_D1                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E18      ; 270        ; 2L       ; hps_usb0_STP                                                     ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E19      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E20      ; 255        ; 2L       ; hps_emac0_TXD0                                                   ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E21      ; 261        ; 2L       ; hps_usb0_D6                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E22      ; 260        ; 2L       ; hps_usb0_D7                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E23      ; 298        ; 2K       ; hps_memory_mem_a[9]                                              ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E24      ;            ; 2K       ; VCCIO2K                                                          ; power  ;                         ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; E25      ; 286        ; 2K       ; hps_memory_mem_ba[0]                                             ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E26      ; 293        ; 2K       ; hps_memory_oct_rzqin                                             ; input  ; 1.2 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; E27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E28      ; 1          ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E29      ; 0          ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E30      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E31      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E32      ; 12         ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E33      ; 13         ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E34      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E35      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E36      ; 38         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E37      ; 39         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E38      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; E39      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F1       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F2       ; 713        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; F3       ; 710        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; F4       ; 705        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; F5       ; 678        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; F6       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F7       ; 672        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; F8       ; 656        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; F9       ; 683        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; F10      ; 639        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; F11      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F12      ; 637        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; F13      ; 631        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; F14      ; 630        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; F15      ; 1023       ; HPS      ; hps_sdio_D3                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F16      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F17      ; 266        ; 2L       ; hps_usb0_NXT                                                     ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F18      ; 257        ; 2L       ; hps_emac0_RX_CLK                                                 ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F19      ; 251        ; 2L       ; hps_emac0_TXD2                                                   ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F20      ; 254        ; 2L       ; hps_emac0_TXD1                                                   ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F21      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F22      ; 249        ; 2L       ; hps_emac0_RXD2                                                   ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F23      ; 288        ; 2K       ; hps_memory_mem_a[16]                                             ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F24      ; 289        ; 2K       ; hps_memory_mem_a[15]                                             ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F25      ; 295        ; 2K       ; emif_ref_clk                                                     ; input  ; LVDS                    ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F26      ; 292        ; 2K       ; hps_memory_mem_a[12]                                             ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; F27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F28      ;            ; --       ; VCCR_GXBL1J                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; F29      ;            ; --       ; VCCR_GXBL1J                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; F30      ; 16         ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F31      ; 17         ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F32      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F33      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F34      ; 42         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F35      ; 43         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F36      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F37      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F38      ; 46         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; F39      ; 47         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G1       ; 715        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G2       ; 712        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G3       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G4       ; 704        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G5       ; 687        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G6       ; 686        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G7       ; 689        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G8       ;            ; 3G       ; VCCIO3G                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; G9       ; 682        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G10      ; 638        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G11      ; 643        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G12      ; 636        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G13      ;            ; 3H       ; VCCIO3H                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; G14      ; 621        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G15      ; 1015       ; HPS      ; HPS_CLK1                                                         ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; G16      ; 1021       ; HPS      ; hps_sdio_D1                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G17      ; 256        ; 2L       ; hps_emac0_RX_CTL                                                 ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G18      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G19      ; 250        ; 2L       ; hps_emac0_TXD3                                                   ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G20      ; 253        ; 2L       ; hps_emac0_RXD0                                                   ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G21      ; 252        ; 2L       ; hps_emac0_RXD1                                                   ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G22      ; 248        ; 2L       ; hps_emac0_RXD3                                                   ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G23      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G24      ; 294        ; 2K       ; emif_ref_clk(n)                                                  ; input  ; LVDS                    ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G25      ; 290        ; 2K       ; hps_memory_mem_a[14]                                             ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G26      ; 291        ; 2K       ; hps_memory_mem_a[13]                                             ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; G27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G28      ; 27         ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G29      ; 26         ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G30      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G31      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G32      ; 20         ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G33      ; 21         ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G34      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G35      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G36      ; 50         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G37      ; 51         ; 1I       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G38      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; G39      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H1       ; 719        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H2       ; 714        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H3       ; 721        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H4       ; 720        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H5       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H6       ; 691        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H7       ; 688        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H8       ; 681        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H9       ; 680        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H10      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H11      ; 642        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H12      ; 629        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H13      ; 628        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H14      ; 620        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H15      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H16      ; 1019       ; HPS      ; hps_sdio_CMD                                                     ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H17      ; 1022       ; HPS      ; hps_sdio_D2                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H18      ; 259        ; 2L       ; hps_emac0_TX_CLK                                                 ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H19      ; 258        ; 2L       ; hps_emac0_TX_CTL                                                 ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H20      ;            ; 2L       ; VCCIO2L                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; H21      ; 244        ; 2L       ; hps_spim1_SS0_N                                                  ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H22      ; 245        ; 2L       ; hps_spim1_MISO                                                   ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H23      ; 239        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; H24      ; 285        ; 2K       ; hps_memory_mem_ba[1]                                             ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; H25      ;            ; 2K       ; VCCIO2K                                                          ; power  ;                         ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; H26      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H27      ;            ; --       ; VCCH_GXBL                                                        ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; H28      ;            ; --       ; VCCT_GXBL1I                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; H29      ;            ; --       ; VCCT_GXBL1I                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; H30      ; 24         ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H31      ; 25         ; 1J       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H32      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H33      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H34      ; 32         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H35      ; 33         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H36      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H37      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H38      ; 58         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; H39      ; 59         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J1       ; 718        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J2       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J3       ; 727        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J4       ; 717        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J5       ; 716        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J6       ; 690        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J7       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J8       ; 685        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J9       ; 701        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J10      ; 700        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J11      ; 695        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J12      ;            ; 3H       ; VCCIO3H                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; J13      ; 613        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J14      ; 612        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J15      ; 1016       ; HPS      ; HPS_nPOR                                                         ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J16      ; 1028       ; HPS      ; hps_sdio_D6                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; On           ; --            ;
; J17      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J18      ; 241        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J19      ; 240        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J20      ; 242        ; 2L       ; hps_gpio_GPIO05                                                  ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; J21      ; 243        ; 2L       ; hps_spim1_SS1_N                                                  ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; J22      ;            ; 2L       ; VCCIO2L                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; J23      ; 238        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J24      ; 284        ; 2K       ; hps_memory_mem_bg                                                ; output ; SSTL-12                 ;                ; --           ; Y               ; no       ; Off          ; --            ;
; J25      ; 282        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J26      ; 283        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; J27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J28      ; 29         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J29      ; 28         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J30      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J31      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J32      ; 36         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J33      ; 37         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J34      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J35      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J36      ; 62         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J37      ; 63         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J38      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; J39      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; K1       ; 723        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K2       ; 722        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K3       ; 726        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K4       ;            ; 3F       ; VCCIO3F                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; K5       ; 731        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K6       ; 730        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K7       ; 733        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K8       ; 684        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K9       ;            ; 3G       ; VCCIO3G                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; K10      ; 693        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K11      ; 694        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K12      ; 619        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K13      ; 618        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K14      ;            ; 3H       ; VCCIO3H                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; K15      ; 1017       ; HPS      ; HPS_nRST                                                         ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K16      ; 1020       ; HPS      ; hps_sdio_CLK                                                     ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; K17      ; 1031       ; HPS      ; hps_uart1_RX                                                     ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; K18      ; 247        ; 2L       ; hps_spim1_CLK                                                    ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; K19      ;            ; 2L       ; VCCIO2L                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; K20      ; 236        ; 2L       ; hps_emac0_MDC                                                    ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; K21      ; 237        ; 2L       ; hps_emac0_MDIO                                                   ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; K22      ; 227        ; 2L       ; hps_trace_D0                                                     ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; K23      ; 231        ; 2L       ; hps_gpio_GPIO16                                                  ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; K24      ;            ; 2K       ; VCCIO2K                                                          ; power  ;                         ; 1.2V           ; --           ;                 ; --       ; --           ; --            ;
; K25      ; 279        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K26      ; 275        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; K27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; K28      ;            ; --       ; VCCR_GXBL1I                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; K29      ;            ; --       ; VCCR_GXBL1I                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; K30      ; 40         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; K31      ; 41         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; K32      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; K33      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; K34      ; 44         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; K35      ; 45         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; K36      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; K37      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; K38      ; 66         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; K39      ; 67         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L1       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L2       ; 725        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L3       ; 724        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L4       ; 737        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L5       ; 739        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L6       ;            ; 3F       ; VCCIO3F                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; L7       ; 732        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L8       ; 751        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L9       ; 750        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L10      ; 692        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L11      ;            ; 3G       ; VCCIO3G                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; L12      ; 617        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L13      ; 616        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L14      ; 615        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L15      ; 614        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L16      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L17      ; 1024       ; HPS      ; GPIO2_IO6,NAND_CLE,SDMMC_PWR_ENA,SPIM0_SS1_N,SPIS0_MISO,BOOTSEL1 ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L18      ; 1029       ; HPS      ; hps_sdio_D7                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; On           ; --            ;
; L19      ; 246        ; 2L       ; hps_spim1_MOSI                                                   ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; L20      ; 235        ; 2L       ; hps_i2c1_SDA                                                     ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; L21      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L22      ; 226        ; 2L       ; hps_trace_D1                                                     ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; L23      ; 230        ; 2L       ; hps_gpio_GPIO17                                                  ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; L24      ; 278        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L25      ; 277        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L26      ; 274        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; L27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L28      ; 55         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L29      ; 54         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L30      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L31      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L32      ; 48         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L33      ; 49         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L34      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L35      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L36      ; 70         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L37      ; 71         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L38      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; L39      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M1       ; 753        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M2       ; 752        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M3       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M4       ; 736        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M5       ; 738        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M6       ; 735        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M7       ; 734        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M8       ;            ; 3F       ; VCCIO3F                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; M9       ; 742        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M10      ; 699        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M11      ; 703        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M12      ; 697        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M13      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M14      ; 611        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M15      ;            ; 3H       ; VREFB3HN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M16      ;            ; --       ; VCCIO_HPS                                                        ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; M17      ; 1030       ; HPS      ; hps_uart1_TX                                                     ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; M18      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M19      ; 1026       ; HPS      ; hps_sdio_D4                                                      ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; On           ; --            ;
; M20      ; 234        ; 2L       ; hps_i2c1_SCL                                                     ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; M21      ; 224        ; 2L       ; hps_trace_D3                                                     ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; M22      ; 225        ; 2L       ; hps_trace_D2                                                     ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; M23      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M24      ; 281        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M25      ; 276        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; M26      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M27      ;            ; --       ; VCCH_GXBL                                                        ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; M28      ;            ; --       ; VCCT_GXBL1H                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; M29      ;            ; --       ; VCCT_GXBL1H                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; M30      ; 52         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M31      ; 53         ; 1I       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M32      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M33      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M34      ; 60         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M35      ; 61         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M36      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M37      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M38      ; 74         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; M39      ; 75         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N1       ; 759        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N2       ; 758        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N3       ; 755        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N4       ; 754        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N5       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N6       ; 729        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N7       ; 728        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N8       ; 743        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N9       ; 741        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N10      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N11      ; 698        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N12      ; 702        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N13      ; 696        ; 3G       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N14      ; 610        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N15      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N16      ;            ; --       ; VCCIOREF_HPS                                                     ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; N17      ;            ; --       ; VCCL_HPS                                                         ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; N18      ;            ; --       ; VCCPLL_HPS                                                       ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; N19      ; 1025       ; HPS      ; GPIO2_IO7,NAND_ALE,QSPI_SS1,SPIM0_CLK,BOOTSEL0                   ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N20      ; 233        ; 2L       ; hps_gpio_GPIO14                                                  ; bidir  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; N21      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N22      ; 228        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N23      ; 229        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N24      ; 280        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N25      ; 273        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; N26      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N28      ; 57         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N29      ; 56         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N30      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N31      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N32      ; 64         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N33      ; 65         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N34      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N35      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N36      ; 78         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N37      ; 79         ; 1H       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N38      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; N39      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P1       ; 761        ; 3E       ; fpga_dipsw_pio[2]                                                ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; P2       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P3       ; 763        ; 3E       ; fpga_dipsw_pio[0]                                                ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; P4       ; 762        ; 3E       ; fpga_dipsw_pio[1]                                                ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; P5       ; 765        ; 3E       ; fpga_button_pio[2]                                               ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; P6       ; 764        ; 3E       ; fpga_button_pio[3]                                               ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; P7       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P8       ; 747        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; P9       ; 745        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; P10      ; 740        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; P11      ; 749        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; P12      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P13      ;            ; 3G       ; VREFB3GN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P14      ; 609        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; P15      ; 608        ; 3H       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; P16      ;            ; --       ; VCCL_HPS                                                         ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; P17      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P18      ;            ; --       ; VCCL_HPS                                                         ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; P19      ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P20      ; 232        ; 2L       ; hps_trace_CLK                                                    ; output ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; P21      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; P22      ;            ; 2L       ; VREFB2LN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P23      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; P24      ;            ; 2K       ; VREFB2KN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P25      ; 272        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; P26      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P28      ;            ; --       ; VCCR_GXBL1H                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; P29      ;            ; --       ; VCCR_GXBL1H                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; P30      ; 68         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P31      ; 69         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P32      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P33      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P34      ; 72         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P35      ; 73         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P36      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P37      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P38      ; 86         ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; P39      ; 87         ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R1       ; 760        ; 3E       ; fpga_dipsw_pio[3]                                                ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; R2       ; 757        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; R3       ; 756        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; R4       ;            ; 3E       ; VCCIO3E                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; R5       ; 767        ; 3E       ; fpga_button_pio[0]                                               ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; R6       ; 799        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; R7       ; 798        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; R8       ; 746        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; R9       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R10      ; 744        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; R11      ; 748        ; 3F       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; R12      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R13      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R14      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R15      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R16      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R17      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R18      ;            ; --       ; VCCL_HPS                                                         ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R19      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R20      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R21      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R22      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R23      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R24      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R25      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; R26      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R28      ; 83         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R29      ; 82         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R30      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R31      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R32      ; 76         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R33      ; 77         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R34      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R35      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R36      ; 90         ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R37      ; 91         ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R38      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; R39      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T1       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T2       ; 779        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; T3       ; 778        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; T4       ; 777        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; T5       ; 766        ; 3E       ; fpga_button_pio[1]                                               ; input  ; 1.8 V                   ;                ; --           ; Y               ; no       ; Off          ; --            ;
; T6       ;            ; 3E       ; VCCIO3E                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; T7       ; 769        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; T8       ; 793        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; T9       ; 792        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; T10      ;            ; 3F       ; VREFB3FN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T11      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T12      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T13      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T14      ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T15      ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T16      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T17      ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T18      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T19      ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T20      ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T21      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T22      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T23      ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T24      ;            ; --       ; VCCP                                                             ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T25      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; T26      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T27      ;            ; --       ; VCCH_GXBL                                                        ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; T28      ;            ; --       ; VCCT_GXBL1G                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; T29      ;            ; --       ; VCCT_GXBL1G                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; T30      ; 80         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T31      ; 81         ; 1H       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T32      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T33      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T34      ; 88         ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T35      ; 89         ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T36      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T37      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T38      ; 94         ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; T39      ; 95         ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U1       ; 781        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; U2       ; 780        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; U3       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U4       ; 776        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; U5       ; 771        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; U6       ; 770        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; U7       ; 768        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; U8       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U9       ; 789        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; U10      ; 788        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; U11      ; 797        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; U12      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U13      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U14      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U15      ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; U16      ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; U17      ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; U18      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U19      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U20      ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; U21      ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; U22      ;            ; --       ; VCCPT                                                            ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; U23      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U24      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U25      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U26      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; U27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U28      ; 85         ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U29      ; 84         ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U30      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U31      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U32      ; 92         ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U33      ; 93         ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U34      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U35      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U36      ; 98         ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U37      ; 99         ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U38      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; U39      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V1       ; 783        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; V2       ; 782        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; V3       ; 787        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; V4       ; 786        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; V5       ;            ; 3E       ; VCCIO3E                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; V6       ; 773        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; V7       ; 772        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; V8       ; 791        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; V9       ; 790        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; V10      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V11      ; 796        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; V12      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V13      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V14      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V15      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V16      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V17      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V18      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V19      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V20      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V21      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V22      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V23      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V24      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; V25      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V26      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V28      ;            ; --       ; VCCR_GXBL1G                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; V29      ;            ; --       ; VCCR_GXBL1G                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; V30      ; 96         ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V31      ; 97         ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V32      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V33      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V34      ; 100        ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V35      ; 101        ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V36      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V37      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V38      ; 102        ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; V39      ; 103        ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W1       ; 826        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; W2       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W3       ; 785        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; W4       ; 784        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; W5       ; 775        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; W6       ; 774        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; W7       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W8       ; 800        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; W9       ; 795        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; W10      ; 794        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; W11      ;            ; 3E       ; VREFB3EN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W12      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W13      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W14      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W15      ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W16      ;            ;          ; NC                                                               ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W17      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W18      ;            ;          ; VCCA_PLL                                                         ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; W19      ;            ;          ; VCCA_PLL                                                         ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; W20      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W21      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W22      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W23      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W24      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W25      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; W26      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W27      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W28      ; 111        ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W29      ; 110        ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W30      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W31      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W32      ; 104        ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W33      ; 105        ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W34      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W35      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W36      ; 106        ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W37      ; 107        ; 1G       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W38      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; W39      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y1       ; 827        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; Y2       ; 825        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; Y3       ; 824        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; Y4       ;            ; 3D       ; VCCIO3D                                                          ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; Y5       ; 814        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; Y6       ; 813        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; Y7       ; 812        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; Y8       ; 801        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; Y9       ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y10      ; 802        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                  ;        ;                         ;                ; --           ;                 ; no       ; On           ; --            ;
; Y11      ;            ; 3D       ; VREFB3DN0                                                        ; power  ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y12      ;            ; --       ; VCCERAM                                                          ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y13      ;            ; --       ; VCCERAM                                                          ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y14      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y15      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y16      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y17      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y18      ;            ; --       ; VCCERAM                                                          ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y19      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y20      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y21      ;            ; --       ; VCCERAM                                                          ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y22      ;            ; --       ; VCCERAM                                                          ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y23      ;            ; --       ; VCCERAM                                                          ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y24      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y25      ;            ; --       ; VCC                                                              ; power  ;                         ; 0.9V           ; --           ;                 ; --       ; --           ; --            ;
; Y26      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y27      ;            ; --       ; VCCH_GXBL                                                        ; power  ;                         ; 1.8V           ; --           ;                 ; --       ; --           ; --            ;
; Y28      ;            ; --       ; VCCT_GXBL1F                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; Y29      ;            ; --       ; VCCT_GXBL1F                                                      ; power  ;                         ; 0.95V          ; --           ;                 ; --       ; --           ; --            ;
; Y30      ; 108        ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y31      ; 109        ; 1G       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y32      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y33      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y34      ; 116        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y35      ; 117        ; 1F       ; GXB_GND*                                                         ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y36      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y37      ;            ;          ; GND                                                              ; gnd    ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y38      ; 114        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
; Y39      ; 115        ; 1F       ; GXB_NC                                                           ;        ;                         ;                ; --           ;                 ; --       ; --           ; --            ;
+----------+------------+----------+------------------------------------------------------------------+--------+-------------------------+----------------+--------------+-----------------+----------+--------------+---------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; fpga_led_pio[0]  ; Missing drive strength and slew rate ;
; fpga_led_pio[1]  ; Missing drive strength and slew rate ;
; fpga_led_pio[2]  ; Missing drive strength and slew rate ;
; fpga_led_pio[3]  ; Missing drive strength and slew rate ;
; hps_uart1_TX     ; Missing drive strength and slew rate ;
; hps_usb0_STP     ; Missing drive strength and slew rate ;
; hps_spim1_CLK    ; Missing drive strength and slew rate ;
; hps_spim1_MOSI   ; Missing drive strength and slew rate ;
; hps_spim1_SS0_N  ; Missing drive strength and slew rate ;
; hps_spim1_SS1_N  ; Missing drive strength and slew rate ;
; hps_emac0_TX_CLK ; Missing drive strength and slew rate ;
; hps_emac0_TXD0   ; Missing drive strength and slew rate ;
; hps_emac0_TXD1   ; Missing drive strength and slew rate ;
; hps_emac0_TXD2   ; Missing drive strength and slew rate ;
; hps_emac0_TXD3   ; Missing drive strength and slew rate ;
; hps_emac0_MDC    ; Missing drive strength and slew rate ;
; hps_emac0_TX_CTL ; Missing drive strength and slew rate ;
; hps_trace_CLK    ; Missing drive strength and slew rate ;
; hps_trace_D0     ; Missing drive strength and slew rate ;
; hps_trace_D1     ; Missing drive strength and slew rate ;
; hps_trace_D2     ; Missing drive strength and slew rate ;
; hps_trace_D3     ; Missing drive strength and slew rate ;
; hps_i2c1_SDA     ; Missing drive strength and slew rate ;
; hps_i2c1_SCL     ; Missing drive strength and slew rate ;
; hps_usb0_D0      ; Missing drive strength and slew rate ;
; hps_usb0_D1      ; Missing drive strength and slew rate ;
; hps_usb0_D2      ; Missing drive strength and slew rate ;
; hps_usb0_D3      ; Missing drive strength and slew rate ;
; hps_usb0_D4      ; Missing drive strength and slew rate ;
; hps_usb0_D5      ; Missing drive strength and slew rate ;
; hps_usb0_D6      ; Missing drive strength and slew rate ;
; hps_usb0_D7      ; Missing drive strength and slew rate ;
; hps_sdio_D4      ; Missing drive strength and slew rate ;
; hps_sdio_D5      ; Missing drive strength and slew rate ;
; hps_sdio_D6      ; Missing drive strength and slew rate ;
; hps_sdio_D7      ; Missing drive strength and slew rate ;
; hps_emac0_MDIO   ; Missing drive strength and slew rate ;
; hps_gpio_GPIO14  ; Missing drive strength and slew rate ;
; hps_gpio_GPIO05  ; Missing drive strength and slew rate ;
; hps_gpio_GPIO16  ; Missing drive strength and slew rate ;
; hps_gpio_GPIO17  ; Missing drive strength and slew rate ;
; fpga_clk_100(n)  ; Incomplete set of assignments        ;
+------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Transmitter PLL                                                                                                                   ;
+----------------------------------------------------------+------------------------------------------------------------------------+
; Block Name                                               ; Value                                                                  ;
+----------------------------------------------------------+------------------------------------------------------------------------+
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL0  ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX0  ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1C0                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL0                ;
;             -- Location                                  ; HSSIPMACDRPLL_1C0                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL1  ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX1  ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1C1                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL1                ;
;             -- Location                                  ; HSSIPMACDRPLL_1C1                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL2  ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX2  ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1C2                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL2                ;
;             -- Location                                  ; HSSIPMACDRPLL_1C2                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL3  ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX3  ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1C3                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL3                ;
;             -- Location                                  ; HSSIPMACDRPLL_1C3                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL4  ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX4  ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1C4                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL4                ;
;             -- Location                                  ; HSSIPMACDRPLL_1C4                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL5  ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX5  ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1C5                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL5                ;
;             -- Location                                  ; HSSIPMACDRPLL_1C5                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL6  ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX6  ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1D0                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL6                ;
;             -- Location                                  ; HSSIPMACDRPLL_1D0                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL7  ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX7  ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1D1                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL7                ;
;             -- Location                                  ; HSSIPMACDRPLL_1D1                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL8  ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX8  ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1D2                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL8                ;
;             -- Location                                  ; HSSIPMACDRPLL_1D2                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL9  ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX9  ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1D3                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL9                ;
;             -- Location                                  ; HSSIPMACDRPLL_1D3                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL10 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX10 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1D4                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL10               ;
;             -- Location                                  ; HSSIPMACDRPLL_1D4                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL11 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX11 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1D5                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL11               ;
;             -- Location                                  ; HSSIPMACDRPLL_1D5                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL12 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX12 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1E0                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL12               ;
;             -- Location                                  ; HSSIPMACDRPLL_1E0                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL13 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX13 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1E1                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL13               ;
;             -- Location                                  ; HSSIPMACDRPLL_1E1                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL14 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX14 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1E2                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL14               ;
;             -- Location                                  ; HSSIPMACDRPLL_1E2                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL15 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX15 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1E3                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL15               ;
;             -- Location                                  ; HSSIPMACDRPLL_1E3                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL16 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX16 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1E4                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL16               ;
;             -- Location                                  ; HSSIPMACDRPLL_1E4                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL17 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX17 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1E5                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL17               ;
;             -- Location                                  ; HSSIPMACDRPLL_1E5                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL18 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX18 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1F0                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL18               ;
;             -- Location                                  ; HSSIPMACDRPLL_1F0                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL19 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX19 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1F1                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL19               ;
;             -- Location                                  ; HSSIPMACDRPLL_1F1                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL20 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX20 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1F2                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL20               ;
;             -- Location                                  ; HSSIPMACDRPLL_1F2                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL21 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX21 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1F3                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL21               ;
;             -- Location                                  ; HSSIPMACDRPLL_1F3                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL22 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX22 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1F4                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL22               ;
;             -- Location                                  ; HSSIPMACDRPLL_1F4                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL23 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX23 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1F5                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL23               ;
;             -- Location                                  ; HSSIPMACDRPLL_1F5                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL24 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX24 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1G0                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL24               ;
;             -- Location                                  ; HSSIPMACDRPLL_1G0                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL25 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX25 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1G1                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL25               ;
;             -- Location                                  ; HSSIPMACDRPLL_1G1                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL26 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX26 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1G2                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL26               ;
;             -- Location                                  ; HSSIPMACDRPLL_1G2                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL27 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX27 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1G3                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL27               ;
;             -- Location                                  ; HSSIPMACDRPLL_1G3                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL28 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX28 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1G4                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL28               ;
;             -- Location                                  ; HSSIPMACDRPLL_1G4                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL29 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX29 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1G5                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL29               ;
;             -- Location                                  ; HSSIPMACDRPLL_1G5                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL30 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX30 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1H0                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL30               ;
;             -- Location                                  ; HSSIPMACDRPLL_1H0                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL31 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX31 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1H1                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL31               ;
;             -- Location                                  ; HSSIPMACDRPLL_1H1                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL32 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX32 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1H2                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL32               ;
;             -- Location                                  ; HSSIPMACDRPLL_1H2                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL33 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX33 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1H3                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL33               ;
;             -- Location                                  ; HSSIPMACDRPLL_1H3                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL34 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX34 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1H4                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL34               ;
;             -- Location                                  ; HSSIPMACDRPLL_1H4                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL35 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX35 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1H5                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL35               ;
;             -- Location                                  ; HSSIPMACDRPLL_1H5                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL36 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX36 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1I0                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL36               ;
;             -- Location                                  ; HSSIPMACDRPLL_1I0                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL37 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX37 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1I1                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL37               ;
;             -- Location                                  ; HSSIPMACDRPLL_1I1                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL38 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX38 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1I2                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL38               ;
;             -- Location                                  ; HSSIPMACDRPLL_1I2                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL39 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX39 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1I3                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL39               ;
;             -- Location                                  ; HSSIPMACDRPLL_1I3                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL40 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX40 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1I4                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL40               ;
;             -- Location                                  ; HSSIPMACDRPLL_1I4                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL41 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX41 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1I5                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL41               ;
;             -- Location                                  ; HSSIPMACDRPLL_1I5                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL42 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX42 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1J0                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL42               ;
;             -- Location                                  ; HSSIPMACDRPLL_1J0                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL43 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX43 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1J1                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL43               ;
;             -- Location                                  ; HSSIPMACDRPLL_1J1                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL44 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX44 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1J2                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL44               ;
;             -- Location                                  ; HSSIPMACDRPLL_1J2                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL45 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX45 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1J3                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL45               ;
;             -- Location                                  ; HSSIPMACDRPLL_1J3                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL46 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX46 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1J4                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL46               ;
;             -- Location                                  ; HSSIPMACDRPLL_1J4                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL47 ;                                                                        ;
;     -- HSSI PMA CDR REFCLK SELECT MUX                    ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_REFCLK_SELECT_MUX47 ;
;             -- Location                                  ; HSSIPMACDRREFCLKSELECTMUX_1J5                                          ;
;         -- Advanced Parameters                           ;                                                                        ;
;     -- CMU/CDR PLL                                       ;                                                                        ;
;         -- Basic Parameters                              ;                                                                        ;
;             -- Name                                      ; UNUSED_RX_CLOCK_WORKAROUND_FITTER_INSERTED_PMA_CDR_PLL47               ;
;             -- Location                                  ; HSSIPMACDRPLL_1J5                                                      ;
;             -- datarate                                  ; 1.0 ms                                                                 ;
;             -- output_clock_frequency                    ; 2.0 ms                                                                 ;
;             -- reference_clock_frequency                 ; 100.0 us                                                               ;
;             -- vco_freq                                  ; 8.0 ms                                                                 ;
;             -- bw_sel                                    ; low                                                                    ;
;             -- loopback_mode                             ; loopback_disabled                                                      ;
;             -- m_counter                                 ; 20                                                                     ;
;             -- n_counter                                 ; 1                                                                      ;
;             -- pd_l_counter                              ; 16                                                                     ;
;             -- pfd_l_counter                             ; 4                                                                      ;
;             -- analog_mode                               ; user_custom                                                            ;
;         -- Advanced Parameters                           ;                                                                        ;
;             -- prot_mode                                 ; basic_rx                                                               ;
;             -- pcie_gen                                  ; non_pcie                                                               ;
;                                                          ;                                                                        ;
+----------------------------------------------------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst            ;                                                                                                                                                                                                                                                                   ;
;     -- PLL Location                                                                                                                                                                                                                                         ; IOPLL_2K                                                                                                                                                                                                                                                          ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                        ; Auto                                                                                                                                                                                                                                                              ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                              ; 4960000 to 3010000 Hz                                                                                                                                                                                                                                             ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                            ; 7504 ps                                                                                                                                                                                                                                                           ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                    ; 938 ps                                                                                                                                                                                                                                                            ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                   ; emif                                                                                                                                                                                                                                                              ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                    ; 75.000000 MHz                                                                                                                                                                                                                                                     ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                    ; 179.250000 MHz                                                                                                                                                                                                                                                    ;
;     -- PLL Enable                                                                                                                                                                                                                                           ; On                                                                                                                                                                                                                                                                ;
;     -- M Counter                                                                                                                                                                                                                                            ; 8                                                                                                                                                                                                                                                                 ;
;     -- N Counter                                                                                                                                                                                                                                            ; 1                                                                                                                                                                                                                                                                 ;
;     -- Delay Chain Setting                                                                                                                                                                                                                                  ; 0                                                                                                                                                                                                                                                                 ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                           ; pll_clkin_0_src_refclkin                                                                                                                                                                                                                                          ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                           ; pll_clkin_1_src_refclkin                                                                                                                                                                                                                                          ;
;             -- CLKIN(0) source                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                               ;
;             -- CLKIN(1) source                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                               ;
;             -- CLKIN(2) source                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                               ;
;             -- CLKIN(3) source                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                               ;
;             -- CORE_REFCLK source                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                               ;
;             -- PLL_CASCADE_IN source                                                                                                                                                                                                                        ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk_Duplicate ;
;     -- PLL Output Counter 0                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                   ;
;             -- Output Clock Frequency                                                                                                                                                                                                                       ; 1876 ps                                                                                                                                                                                                                                                           ;
;             -- Duty Cycle                                                                                                                                                                                                                                   ; 50                                                                                                                                                                                                                                                                ;
;             -- Phase Shift                                                                                                                                                                                                                                  ; 117 ps                                                                                                                                                                                                                                                            ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                       ; Off                                                                                                                                                                                                                                                               ;
;             -- C Counter                                                                                                                                                                                                                                    ; 2                                                                                                                                                                                                                                                                 ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                        ; 1                                                                                                                                                                                                                                                                 ;
;             -- C Counter PRST                                                                                                                                                                                                                               ; 1                                                                                                                                                                                                                                                                 ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                ; 0                                                                                                                                                                                                                                                                 ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                     ; 0                                                                                                                                                                                                                                                                 ;
;     -- PLL Output Counter 1                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                   ;
;             -- Output Clock Frequency                                                                                                                                                                                                                       ; 1876 ps                                                                                                                                                                                                                                                           ;
;             -- Duty Cycle                                                                                                                                                                                                                                   ; 50                                                                                                                                                                                                                                                                ;
;             -- Phase Shift                                                                                                                                                                                                                                  ; 117 ps                                                                                                                                                                                                                                                            ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                       ; Off                                                                                                                                                                                                                                                               ;
;             -- C Counter                                                                                                                                                                                                                                    ; 2                                                                                                                                                                                                                                                                 ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                        ; 1                                                                                                                                                                                                                                                                 ;
;             -- C Counter PRST                                                                                                                                                                                                                               ; 1                                                                                                                                                                                                                                                                 ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                ; 0                                                                                                                                                                                                                                                                 ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                     ; 0                                                                                                                                                                                                                                                                 ;
;     -- PLL Output Counter 2                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                   ;
;             -- Output Clock Frequency                                                                                                                                                                                                                       ; 1876 ps                                                                                                                                                                                                                                                           ;
;             -- Duty Cycle                                                                                                                                                                                                                                   ; 50                                                                                                                                                                                                                                                                ;
;             -- Phase Shift                                                                                                                                                                                                                                  ; 117 ps                                                                                                                                                                                                                                                            ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                       ; Off                                                                                                                                                                                                                                                               ;
;             -- C Counter                                                                                                                                                                                                                                    ; 2                                                                                                                                                                                                                                                                 ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                        ; 1                                                                                                                                                                                                                                                                 ;
;             -- C Counter PRST                                                                                                                                                                                                                               ; 1                                                                                                                                                                                                                                                                 ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                ; 0                                                                                                                                                                                                                                                                 ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                     ; 0                                                                                                                                                                                                                                                                 ;
;     -- PLL Output Counter 3                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                   ;
;             -- Output Clock Frequency                                                                                                                                                                                                                       ; 6566 ps                                                                                                                                                                                                                                                           ;
;             -- Duty Cycle                                                                                                                                                                                                                                   ; 50                                                                                                                                                                                                                                                                ;
;             -- Phase Shift                                                                                                                                                                                                                                  ; 0 ps                                                                                                                                                                                                                                                              ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                       ; On                                                                                                                                                                                                                                                                ;
;             -- C Counter                                                                                                                                                                                                                                    ; 7                                                                                                                                                                                                                                                                 ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                 ;
;             -- C Counter PRST                                                                                                                                                                                                                               ; 1                                                                                                                                                                                                                                                                 ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                ; 0                                                                                                                                                                                                                                                                 ;
;             -- LVDS Delay Chain Setting                                                                                                                                                                                                                     ; 0                                                                                                                                                                                                                                                                 ;
;     -- PLL Output Counter 4                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                   ;
;             -- Output Clock Frequency                                                                                                                                                                                                                       ; 6566 ps                                                                                                                                                                                                                                                           ;
;             -- Duty Cycle                                                                                                                                                                                                                                   ; 50                                                                                                                                                                                                                                                                ;
;             -- Phase Shift                                                                                                                                                                                                                                  ; 0 ps                                                                                                                                                                                                                                                              ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                       ; On                                                                                                                                                                                                                                                                ;
;             -- C Counter                                                                                                                                                                                                                                    ; 7                                                                                                                                                                                                                                                                 ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                 ;
;             -- C Counter PRST                                                                                                                                                                                                                               ; 1                                                                                                                                                                                                                                                                 ;
;             -- C Counter Delay Chain Setting                                                                                                                                                                                                                ; 0                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                   ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate ;                                                                                                                                                                                                                                                                   ;
;     -- PLL Location                                                                                                                                                                                                                                         ; IOPLL_2J                                                                                                                                                                                                                                                          ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                        ; Auto                                                                                                                                                                                                                                                              ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                              ; 4960000 to 3010000 Hz                                                                                                                                                                                                                                             ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                            ; 7504 ps                                                                                                                                                                                                                                                           ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                    ; 938 ps                                                                                                                                                                                                                                                            ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                   ; emif                                                                                                                                                                                                                                                              ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                    ; 75.000000 MHz                                                                                                                                                                                                                                                     ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                    ; 179.250000 MHz                                                                                                                                                                                                                                                    ;
;     -- PLL Enable                                                                                                                                                                                                                                           ; On                                                                                                                                                                                                                                                                ;
;     -- M Counter                                                                                                                                                                                                                                            ; 8                                                                                                                                                                                                                                                                 ;
;     -- N Counter                                                                                                                                                                                                                                            ; 1                                                                                                                                                                                                                                                                 ;
;     -- Delay Chain Setting                                                                                                                                                                                                                                  ; 0                                                                                                                                                                                                                                                                 ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                           ; pll_clkin_0_src_refclkin                                                                                                                                                                                                                                          ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                           ; pll_clkin_1_src_refclkin                                                                                                                                                                                                                                          ;
;             -- CLKIN(0) source                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                               ;
;             -- CLKIN(1) source                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                               ;
;             -- CLKIN(2) source                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                               ;
;             -- CLKIN(3) source                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                               ;
;             -- CORE_REFCLK source                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                               ;
;             -- PLL_CASCADE_IN source                                                                                                                                                                                                                        ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~refclk           ;
;                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                                   ; Library Name                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+
; |ghrd_a10_top                                                                                                                           ; 7371.3 (1.0)         ; 9966.0 (1.0)                     ; 2763.0 (0.0)                                      ; 168.3 (0.0)                      ; 0.0 (0.0)            ; 6667 (2)            ; 17812 (0)                 ; 0 (0)         ; 2099200           ; 132   ; 0          ; 145  ; 0            ; |ghrd_a10_top                                                                                                                                                                                                                                                                                                                                                                  ; ghrd_a10_top                                                  ; work                                                  ;
;    |altera_edge_detector:pulse_cold_reset|                                                                                              ; 3.5 (3.5)            ; 3.3 (3.3)                        ; 0.8 (0.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                                            ; altera_edge_detector                                          ; work                                                  ;
;    |altera_edge_detector:pulse_debug_reset|                                                                                             ; 12.0 (12.0)          ; 14.7 (14.7)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                                           ; altera_edge_detector                                          ; work                                                  ;
;    |altera_edge_detector:pulse_warm_reset|                                                                                              ; 3.0 (3.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                                            ; altera_edge_detector                                          ; work                                                  ;
;    |debounce:debounce_inst|                                                                                                             ; 99.2 (99.2)          ; 100.7 (100.7)                    ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 172 (172)           ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|debounce:debounce_inst                                                                                                                                                                                                                                                                                                                                           ; debounce                                                      ; work                                                  ;
;    |ghrd_10as066n2:soc_inst|                                                                                                            ; 7146.7 (0.0)         ; 9730.9 (0.0)                     ; 2748.5 (0.0)                                      ; 164.3 (0.0)                      ; 0.0 (0.0)            ; 6301 (0)            ; 17518 (0)                 ; 0 (0)         ; 2099200           ; 132   ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst                                                                                                                                                                                                                                                                                                                                          ; ghrd_10as066n2                                                ; ghrd_10as066n2                                        ;
;       |altera_avalon_mm_bridge:pb_lwh2f|                                                                                                ; 23.9 (23.9)          ; 50.8 (50.8)                      ; 28.0 (28.0)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 119 (119)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|altera_avalon_mm_bridge:pb_lwh2f                                                                                                                                                                                                                                                                                                         ; altera_avalon_mm_bridge                                       ; ghrd_10as066n2_altera_avalon_mm_bridge_161            ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 8.3 (5.0)            ; 7.0 (4.5)                        ; 3.8 (1.3)                                         ; 5.0 (1.7)                        ; 0.0 (0.0)            ; 7 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                                       ; ghrd_10as066n2_altera_reset_controller_161            ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3.5 (3.5)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                     ; ghrd_10as066n2_altera_reset_controller_161            ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; -0.3 (-0.3)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                                     ; ghrd_10as066n2_altera_reset_controller_161            ;
;       |altsource_probe_top:issp_0|                                                                                                      ; 15.0 (0.0)           ; 22.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|altsource_probe_top:issp_0                                                                                                                                                                                                                                                                                                               ; altsource_probe_top                                           ; ghrd_10as066n2_altera_in_system_sources_probes_161    ;
;          |altsource_probe:issp_impl|                                                                                                    ; 15.0 (0.0)           ; 22.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|altsource_probe_top:issp_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                     ; altsource_probe                                               ; work                                                  ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 15.0 (1.0)           ; 22.5 (1.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|altsource_probe_top:issp_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                      ; altsource_probe_body                                          ; work                                                  ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 14.0 (6.5)           ; 21.5 (12.5)                      ; 7.5 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (11)             ; 22 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|altsource_probe_top:issp_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                             ; altsource_probe_impl                                          ; work                                                  ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 7.5 (7.5)            ; 9.0 (9.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|altsource_probe_top:issp_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                   ; sld_rom_sr                                                    ; work                                                  ;
;       |ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|                                                                     ; 1247.8 (0.0)         ; 2816.2 (0.0)                     ; 1616.2 (0.0)                                      ; 47.8 (0.0)                       ; 0.0 (0.0)            ; 983 (0)             ; 5219 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0                                                                                                                                                                                                                                                                              ; ghrd_10as066n2_altera_arria10_hps_161_iv4svti                 ; ghrd_10as066n2_altera_arria10_hps_161                 ;
;          |ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io                                                                                                                                                                                                                      ; ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i              ; ghrd_10as066n2_altera_arria10_hps_io_161              ;
;             |ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border                                                                                                                                                 ; ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;          |ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|                                                ; 1247.8 (0.0)         ; 2816.2 (0.0)                     ; 1616.2 (0.0)                                      ; 47.8 (0.0)                       ; 0.0 (0.0)            ; 983 (0)             ; 5219 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces                                                                                                                                                                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;             |a10_hps_emif_interface:emif_interface|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|a10_hps_emif_interface:emif_interface                                                                                                                                                          ; a10_hps_emif_interface                                        ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |hps_emif_interface_to_ddr:inst|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|a10_hps_emif_interface:emif_interface|hps_emif_interface_to_ddr:inst                                                                                                                           ; hps_emif_interface_to_ddr                                     ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;             |twentynm_hps_rl_interface_fpga2hps:fpga2hps|                                                                               ; 309.9 (0.0)          ; 713.9 (0.0)                      ; 413.5 (0.0)                                       ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 221 (0)             ; 1321 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps                                                                                                                                                    ; twentynm_hps_rl_interface_fpga2hps                            ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:ar_ar_user|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_ar_user                                                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:ar_cache_alen|                                                                                                  ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_cache_alen                                                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:ar_id_alen|                                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_id_alen                                                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:ar_len_alen|                                                                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:ar_len_alen                                                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:araddr_alen|                                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:araddr_alen                                                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:aw_ar_user|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_ar_user                                                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:aw_cache_alen|                                                                                                  ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_cache_alen                                                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:aw_id_alen|                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_id_alen                                                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:aw_len_alen|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:aw_len_alen                                                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:awaddr_alen|                                                                                                    ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:awaddr_alen                                                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:w_id_alen|                                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:w_id_alen                                                                                                                                  ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:wdata_alen|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|alentar:wdata_alen                                                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |f2s_rl_adp:f2s_rl_adp_inst|                                                                                             ; 290.8 (126.3)        ; 696.1 (161.6)                    ; 414.7 (39.7)                                      ; 9.4 (4.4)                        ; 0.0 (0.0)            ; 183 (0)             ; 1321 (361)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst                                                                                                                         ; f2s_rl_adp                                                    ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_f2s_ar|                                                                                             ; 8.8 (8.8)            ; 32.2 (32.2)                      ; 23.3 (23.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar                                                                                                 ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_f2s_aw|                                                                                             ; 5.5 (5.5)            ; 31.0 (31.0)                      ; 25.5 (25.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw                                                                                                 ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_f2s_b|                                                                                              ; 6.8 (6.8)            ; 8.3 (8.3)                        ; 2.3 (2.3)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b                                                                                                  ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_f2s_r|                                                                                              ; 130.1 (130.1)        ; 317.5 (317.5)                    ; 191.0 (191.0)                                     ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 143 (143)           ; 521 (521)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r                                                                                                  ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_f2s_w|                                                                                              ; 13.3 (13.3)          ; 145.6 (145.6)                    ; 133.0 (133.0)                                     ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 9 (9)               ; 295 (295)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w                                                                                                  ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;             |twentynm_hps_rl_interface_hps2fpga:hps2fpga|                                                                               ; 157.3 (0.0)          ; 358.2 (0.0)                      ; 205.3 (0.0)                                       ; 4.4 (0.0)                        ; 0.0 (0.0)            ; 150 (0)             ; 670 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga                                                                                                                                                    ; twentynm_hps_rl_interface_hps2fpga                            ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:b_id_alen|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|alentar:b_id_alen                                                                                                                                  ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:r_id_alen|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|alentar:r_id_alen                                                                                                                                  ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:rdata_alen|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|alentar:rdata_alen                                                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |s2f_rl_adp:s2f_rl_adp_ins|                                                                                              ; 157.3 (21.4)         ; 358.2 (66.8)                     ; 205.3 (45.4)                                      ; 4.4 (0.0)                        ; 0.0 (0.0)            ; 150 (0)             ; 670 (153)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins                                                                                                                          ; s2f_rl_adp                                                    ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_s2f_ar|                                                                                             ; 44.9 (44.9)          ; 85.6 (85.6)                      ; 40.7 (40.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar                                                                                                  ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_s2f_aw|                                                                                             ; 37.8 (37.8)          ; 68.4 (68.4)                      ; 33.3 (33.3)                                       ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 32 (32)             ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw                                                                                                  ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_s2f_b|                                                                                              ; 4.7 (4.7)            ; 8.5 (8.5)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_b                                                                                                   ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_s2f_r|                                                                                              ; 6.7 (6.7)            ; 30.8 (30.8)                      ; 24.2 (24.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_r                                                                                                   ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_s2f_w|                                                                                              ; 41.8 (41.8)          ; 98.1 (98.1)                      ; 58.0 (58.0)                                       ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 52 (52)             ; 158 (158)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w                                                                                                   ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;             |twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|                                                     ; 136.7 (0.0)          ; 322.2 (0.0)                      ; 189.3 (0.0)                                       ; 3.9 (0.0)                        ; 0.0 (0.0)            ; 141 (0)             ; 584 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight                                                                                                                          ; twentynm_hps_rl_interface_hps2fpga_light_weight               ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:b_id_alen|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen                                                                                                        ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:r_id_alen|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen                                                                                                        ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |alentar:rdata_alen|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen                                                                                                       ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |s2f_rl_adp:s2f_rl_adp_inst|                                                                                             ; 136.7 (23.0)         ; 322.2 (61.9)                     ; 189.3 (39.4)                                      ; 3.9 (0.5)                        ; 0.0 (0.0)            ; 141 (0)             ; 584 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst                                                                                               ; s2f_rl_adp                                                    ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_s2f_ar|                                                                                             ; 27.7 (27.7)          ; 61.9 (61.9)                      ; 34.2 (34.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar                                                                       ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_s2f_aw|                                                                                             ; 26.7 (26.7)          ; 55.7 (55.7)                      ; 30.0 (30.0)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw                                                                       ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_s2f_b|                                                                                              ; 6.2 (6.2)            ; 8.5 (8.5)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_b                                                                        ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_s2f_r|                                                                                              ; 8.2 (8.2)            ; 36.5 (36.5)                      ; 28.3 (28.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r                                                                        ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |full_reg_slice:i_s2f_w|                                                                                              ; 45.0 (45.0)          ; 97.7 (97.7)                      ; 55.0 (55.0)                                       ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 52 (52)             ; 157 (157)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w                                                                        ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;             |twentynm_hps_rl_mode2_fpga2sdram:f2sdram|                                                                                  ; 644.0 (0.0)          ; 1422.0 (0.0)                     ; 808.0 (0.0)                                       ; 30.0 (0.0)                       ; 0.0 (0.0)            ; 471 (0)             ; 2644 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram                                                                                                                                                       ; twentynm_hps_rl_mode2_fpga2sdram                              ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |f2s_rl_delay_adp:f2s_rl_adp_inst_0|                                                                                     ; 317.0 (0.0)          ; 697.1 (0.0)                      ; 388.8 (0.0)                                       ; 8.7 (0.0)                        ; 0.0 (0.0)            ; 235 (0)             ; 1316 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0                                                                                                                    ; f2s_rl_delay_adp                                              ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:_w_valid_alen|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:_w_valid_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_ar_user|                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_burst_alen|                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_cache_alen|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_id_alen|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_len_alen|                                                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_lock_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_prot_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_size_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_valid_alen|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_valid_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:araddr_alen|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_ar_user|                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_burst_alen|                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_cache_alen|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_id_alen|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_len_alen|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_lock_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_prot_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_size_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_valid_alen|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:awaddr_alen|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:b_ready_alen|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:b_ready_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:r_ready_alen|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:r_ready_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:w_id_alen|                                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen                                                                                                  ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:w_last_alen|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_last_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:w_strb_alen|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:wdata_alen|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |f2s_rl_adp:f2s_rl_adp_inst|                                                                                          ; 291.0 (130.8)        ; 671.1 (156.1)                    ; 388.8 (27.2)                                      ; 8.7 (1.9)                        ; 0.0 (0.0)            ; 183 (0)             ; 1316 (357)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst                                                                                         ; f2s_rl_adp                                                    ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                      |full_reg_slice:i_f2s_ar|                                                                                          ; 5.7 (5.7)            ; 31.0 (31.0)                      ; 25.3 (25.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar                                                                 ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                      |full_reg_slice:i_f2s_aw|                                                                                          ; 10.6 (10.6)          ; 32.5 (32.5)                      ; 23.0 (23.0)                                       ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 11 (11)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw                                                                 ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                      |full_reg_slice:i_f2s_b|                                                                                           ; 6.0 (6.0)            ; 8.3 (8.3)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b                                                                  ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                      |full_reg_slice:i_f2s_r|                                                                                           ; 125.5 (125.5)        ; 295.7 (295.7)                    ; 175.3 (175.3)                                     ; 5.1 (5.1)                        ; 0.0 (0.0)            ; 143 (143)           ; 521 (521)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r                                                                  ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                      |full_reg_slice:i_f2s_w|                                                                                           ; 12.4 (12.4)          ; 147.5 (147.5)                    ; 135.8 (135.8)                                     ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 9 (9)               ; 295 (295)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w                                                                  ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                |f2s_rl_delay_adp:f2s_rl_adp_inst_2|                                                                                     ; 327.0 (0.0)          ; 724.9 (0.0)                      ; 419.2 (0.0)                                       ; 21.2 (0.0)                       ; 0.0 (0.0)            ; 236 (0)             ; 1328 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2                                                                                                                    ; f2s_rl_delay_adp                                              ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:_w_valid_alen|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:_w_valid_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_ar_user|                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:ar_ar_user                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_burst_alen|                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:ar_burst_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_cache_alen|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:ar_cache_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_id_alen|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:ar_id_alen                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_len_alen|                                                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:ar_len_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_lock_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:ar_lock_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_prot_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:ar_prot_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_size_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:ar_size_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:ar_valid_alen|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:ar_valid_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:araddr_alen|                                                                                                 ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:araddr_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_ar_user|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:aw_ar_user                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_burst_alen|                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:aw_burst_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_cache_alen|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:aw_cache_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_id_alen|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:aw_id_alen                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_len_alen|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:aw_len_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_lock_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:aw_lock_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_prot_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:aw_prot_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_size_alen|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:aw_size_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:aw_valid_alen|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:aw_valid_alen                                                                                              ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:awaddr_alen|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:awaddr_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:b_ready_alen|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:b_ready_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:r_ready_alen|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:r_ready_alen                                                                                               ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:w_id_alen|                                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:w_id_alen                                                                                                  ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:w_last_alen|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:w_last_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:w_strb_alen|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:w_strb_alen                                                                                                ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |alentar:wdata_alen|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|alentar:wdata_alen                                                                                                 ; alentar                                                       ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                   |f2s_rl_adp:f2s_rl_adp_inst|                                                                                          ; 300.7 (134.1)        ; 698.4 (162.0)                    ; 419.0 (32.6)                                      ; 21.2 (4.6)                       ; 0.0 (0.0)            ; 183 (0)             ; 1328 (368)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst                                                                                         ; f2s_rl_adp                                                    ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                      |full_reg_slice:i_f2s_ar|                                                                                          ; 8.2 (8.2)            ; 32.2 (32.2)                      ; 24.0 (24.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar                                                                 ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                      |full_reg_slice:i_f2s_aw|                                                                                          ; 12.8 (12.8)          ; 31.8 (31.8)                      ; 19.0 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw                                                                 ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                      |full_reg_slice:i_f2s_b|                                                                                           ; 6.0 (6.0)            ; 8.4 (8.4)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b                                                                  ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                      |full_reg_slice:i_f2s_r|                                                                                           ; 124.0 (124.0)        ; 314.9 (314.9)                    ; 203.5 (203.5)                                     ; 12.6 (12.6)                      ; 0.0 (0.0)            ; 143 (143)           ; 521 (521)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r                                                                  ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;                      |full_reg_slice:i_f2s_w|                                                                                           ; 15.6 (15.6)          ; 149.1 (149.1)                    ; 137.5 (137.5)                                     ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 295 (295)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w                                                                  ; full_reg_slice                                                ; ghrd_10as066n2_altera_arria10_interface_generator_140 ;
;       |ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|                                                        ; 49.0 (0.0)           ; 51.5 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 6 (0)                     ; 0 (0)         ; 2097152           ; 128   ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0                                                                                                                                                                                                                                                                 ; ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq       ; ghrd_10as066n2_altera_avalon_onchip_memory2_161       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 49.0 (0.0)           ; 51.5 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 6 (0)                     ; 0 (0)         ; 2097152           ; 128   ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                                    ; work                                                  ;
;             |altsyncram_b1l1:auto_generated|                                                                                            ; 49.0 (1.3)           ; 51.5 (2.0)                       ; 2.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 6 (6)                     ; 0 (0)         ; 2097152           ; 128   ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated                                                                                                                                                                                                        ; altsyncram_b1l1                                               ; work                                                  ;
;                |decode_afa:decode3|                                                                                                     ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3                                                                                                                                                                                     ; decode_afa                                                    ; work                                                  ;
;                |mux_q9b:mux2|                                                                                                           ; 38.7 (38.7)          ; 40.0 (40.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|mux_q9b:mux2                                                                                                                                                                                           ; mux_q9b                                                       ; work                                                  ;
;       |ghrd_10as066n2_altera_avalon_pio_161_imbvr3i:button_pio|                                                                         ; 9.0 (9.0)            ; 10.4 (10.4)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_pio_161_imbvr3i:button_pio                                                                                                                                                                                                                                                                                  ; ghrd_10as066n2_altera_avalon_pio_161_imbvr3i                  ; ghrd_10as066n2_altera_avalon_pio_161                  ;
;       |ghrd_10as066n2_altera_avalon_pio_161_p5oy5va:led_pio|                                                                            ; 3.0 (3.0)            ; 4.4 (4.4)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_pio_161_p5oy5va:led_pio                                                                                                                                                                                                                                                                                     ; ghrd_10as066n2_altera_avalon_pio_161_p5oy5va                  ; ghrd_10as066n2_altera_avalon_pio_161                  ;
;       |ghrd_10as066n2_altera_avalon_pio_161_wd25eay:dipsw_pio|                                                                          ; 7.9 (7.9)            ; 10.6 (10.6)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_pio_161_wd25eay:dipsw_pio                                                                                                                                                                                                                                                                                   ; ghrd_10as066n2_altera_avalon_pio_161_wd25eay                  ; ghrd_10as066n2_altera_avalon_pio_161                  ;
;       |ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0                                                                                                                                                                                                                                                                            ; ghrd_10as066n2_altera_emif_a10_hps_161_joeahua                ; ghrd_10as066n2_altera_emif_a10_hps_161                ;
;          |ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch                                                                                                                                                                                                                        ; ghrd_10as066n2_altera_emif_arch_nf_161_k57spka                ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;             |ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst                                                                                                                                                           ; ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top            ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                |altera_emif_arch_nf_bufs:bufs_inst|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst                                                                                                                        ; altera_emif_arch_nf_bufs                                      ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b                                                                  ; altera_emif_arch_nf_buf_bdir_df                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b                                                                  ; altera_emif_arch_nf_buf_bdir_df                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b                                                                  ; altera_emif_arch_nf_buf_bdir_df                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b                                                                  ; altera_emif_arch_nf_buf_bdir_df                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[0].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[0].b                                                                ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[1].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[1].b                                                                ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[2].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[2].b                                                                ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[3].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dbi_n.inst[3].b                                                                ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[0].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[0].b                                                                   ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[10].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[10].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[11].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[11].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[12].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[12].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[13].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[13].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[14].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[14].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[15].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[15].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[16].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[16].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[17].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[17].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[18].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[18].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[19].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[19].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[1].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[1].b                                                                   ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[20].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[20].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[21].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[21].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[22].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[22].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[23].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[23].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[24].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[24].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[25].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[25].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[26].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[26].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[27].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[27].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[28].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[28].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[29].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[29].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[2].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[2].b                                                                   ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[30].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[30].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[31].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[31].b                                                                  ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[3].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[3].b                                                                   ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[4].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[4].b                                                                   ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[5].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[5].b                                                                   ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[6].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[6].b                                                                   ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[7].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[7].b                                                                   ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[8].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[8].b                                                                   ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[9].b|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[9].b                                                                   ; altera_emif_arch_nf_buf_bdir_se                               ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b                                                                 ; altera_emif_arch_nf_buf_udir_df_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst[0].b|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst[0].b                                                            ; altera_emif_arch_nf_buf_udir_se_i                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[0].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[0].b                                                                  ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[10].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[10].b                                                                 ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[11].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[11].b                                                                 ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[12].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[12].b                                                                 ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[13].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[13].b                                                                 ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[14].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[14].b                                                                 ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[15].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[15].b                                                                 ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[16].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[16].b                                                                 ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[1].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[1].b                                                                  ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[2].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[2].b                                                                  ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[3].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[3].b                                                                  ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[4].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[4].b                                                                  ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[5].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[5].b                                                                  ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[6].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[6].b                                                                  ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[7].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[7].b                                                                  ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[8].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[8].b                                                                  ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[9].b|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[9].b                                                                  ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_act_n.inst[0].b|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_act_n.inst[0].b                                                              ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[0].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[0].b                                                                 ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[1].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_ba.inst[1].b                                                                 ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_bg.inst[0].b|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_bg.inst[0].b                                                                 ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_cke.inst[0].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_cke.inst[0].b                                                                ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_cs_n.inst[0].b|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_cs_n.inst[0].b                                                               ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_odt.inst[0].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_odt.inst[0].b                                                                ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_par.inst[0].b|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_par.inst[0].b                                                                ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b                                                            ; altera_emif_arch_nf_buf_udir_se_o                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                |altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst                                                                                                      ; altera_emif_arch_nf_io_tiles_wrap                             ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                   |altera_emif_arch_nf_io_tiles:io_tiles_inst|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst                                                           ; altera_emif_arch_nf_io_tiles                                  ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                |altera_emif_arch_nf_oct:oct_inst|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_oct:oct_inst                                                                                                                          ; altera_emif_arch_nf_oct                                       ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                |altera_emif_arch_nf_pll:pll_inst|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_pll:pll_inst                                                                                                                          ; altera_emif_arch_nf_pll                                       ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;                |ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_io_aux:io_aux_inst|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_io_aux:io_aux_inst                                                                                         ; ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_io_aux         ; ghrd_10as066n2_altera_emif_arch_nf_161                ;
;       |ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|                                                                  ; 361.1 (0.0)          ; 412.7 (0.0)                      ; 62.6 (0.0)                                        ; 11.0 (0.0)                       ; 0.0 (0.0)            ; 540 (0)             ; 481 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m                                                                                                                                                                                                                                                                           ; ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi          ; ghrd_10as066n2_altera_jtag_avalon_master_161          ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 131.8 (0.0)          ; 147.1 (0.0)                      ; 18.3 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 198 (0)             ; 160 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                 ; altera_avalon_packets_to_master                               ; ghrd_10as066n2_altera_avalon_packets_to_master_161    ;
;             |packets_to_master:p2m|                                                                                                     ; 131.8 (131.8)        ; 147.1 (147.1)                    ; 18.3 (18.3)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 198 (198)           ; 160 (160)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                           ; packets_to_master                                             ; ghrd_10as066n2_altera_avalon_packets_to_master_161    ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 15.5 (15.5)          ; 17.0 (17.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                           ; altsyncram                                                    ; work                                                  ;
;                |altsyncram_tom1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated                                                                                                                                                                                            ; altsyncram_tom1                                               ; work                                                  ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 8.5 (8.5)            ; 9.3 (9.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                     ; altera_avalon_st_bytes_to_packets                             ; ghrd_10as066n2_altera_avalon_st_bytes_to_packets_161  ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 189.7 (0.0)          ; 223.7 (0.0)                      ; 40.5 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 277 (0)             ; 272 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                          ; altera_avalon_st_jtag_interface                               ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 188.3 (0.0)          ; 222.6 (0.0)                      ; 40.8 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 274 (0)             ; 272 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                        ; altera_jtag_dc_streaming                                      ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 16.9 (6.1)           ; 24.0 (9.8)                       ; 10.1 (4.9)                                        ; 3.0 (1.3)                        ; 0.0 (0.0)            ; 9 (4)               ; 47 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                            ; altera_avalon_st_clock_crosser                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 8.8 (8.8)            ; 10.3 (10.3)                      ; 1.9 (1.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 1.7 (1.7)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                       ; altera_std_synchronizer_nocut                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.3 (0.3)            ; 3.0 (3.0)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                       ; altera_std_synchronizer_nocut                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.3 (1.0)            ; 12.0 (8.5)                       ; 11.0 (7.8)                                        ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                 ; altera_jtag_src_crosser                                       ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.3 (0.5)            ; 3.5 (0.7)                        ; 3.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                      ; altera_jtag_control_signal_crosser                            ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; -0.3 (-0.3)          ; 2.8 (2.8)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                 ; altera_std_synchronizer                                       ; work                                                  ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 168.6 (164.5)        ; 185.1 (173.6)                    ; 18.2 (10.2)                                       ; 1.7 (1.2)                        ; 0.0 (0.0)            ; 264 (258)           ; 195 (176)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                   ; altera_jtag_streaming                                         ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                      ; altera_avalon_st_idle_inserter                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                        ; altera_avalon_st_idle_remover                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                          ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                 ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                         ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                              ; altera_std_synchronizer                                       ; work                                                  ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                   ; altera_std_synchronizer                                       ; work                                                  ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                ; altera_jtag_sld_node                                          ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                              ; sld_virtual_jtag_basic                                        ; work                                                  ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 15.8 (15.8)          ; 14.5 (14.5)                      ; 0.2 (0.2)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 27 (27)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                     ; altera_avalon_st_packets_to_bytes                             ; ghrd_10as066n2_altera_avalon_st_packets_to_bytes_161  ;
;          |altera_reset_controller:rst_controller|                                                                                       ; -0.3 (0.0)           ; 1.0 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_reset_controller:rst_controller                                                                                                                                                                                                                                    ; altera_reset_controller                                       ; ghrd_10as066n2_altera_reset_controller_161            ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; -0.3 (-0.3)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                         ; altera_reset_synchronizer                                     ; ghrd_10as066n2_altera_reset_controller_161            ;
;       |ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|                                                                 ; 364.7 (0.0)          ; 415.5 (0.0)                      ; 57.2 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 543 (0)             ; 483 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1                                                                                                                                                                                                                                                                          ; ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi          ; ghrd_10as066n2_altera_jtag_avalon_master_161          ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 126.9 (0.0)          ; 145.3 (0.0)                      ; 19.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 198 (0)             ; 162 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                ; altera_avalon_packets_to_master                               ; ghrd_10as066n2_altera_avalon_packets_to_master_161    ;
;             |packets_to_master:p2m|                                                                                                     ; 126.9 (126.9)        ; 145.3 (145.3)                    ; 19.3 (19.3)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 198 (198)           ; 162 (162)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                          ; packets_to_master                                             ; ghrd_10as066n2_altera_avalon_packets_to_master_161    ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                          ; altsyncram                                                    ; work                                                  ;
;                |altsyncram_tom1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated                                                                                                                                                                                           ; altsyncram_tom1                                               ; work                                                  ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.8 (7.8)            ; 9.4 (9.4)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                    ; altera_avalon_st_bytes_to_packets                             ; ghrd_10as066n2_altera_avalon_st_bytes_to_packets_161  ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 199.0 (0.0)          ; 229.3 (0.0)                      ; 35.8 (0.0)                                        ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 280 (0)             ; 274 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                         ; altera_avalon_st_jtag_interface                               ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 197.7 (0.0)          ; 228.2 (0.0)                      ; 36.1 (0.0)                                        ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 277 (0)             ; 274 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                       ; altera_jtag_dc_streaming                                      ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 14.2 (5.4)           ; 21.3 (7.3)                       ; 9.0 (2.9)                                         ; 2.0 (1.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 47 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                           ; altera_avalon_st_clock_crosser                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.0 (7.0)            ; 10.3 (10.3)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                      ; altera_std_synchronizer_nocut                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.7 (0.7)            ; 2.7 (2.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                      ; altera_std_synchronizer_nocut                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 4.5 (4.3)            ; 11.1 (7.6)                       ; 6.6 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                ; altera_jtag_src_crosser                                       ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.3 (0.5)            ; 3.5 (0.8)                        ; 3.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                     ; altera_jtag_control_signal_crosser                            ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; -0.2 (-0.2)          ; 2.7 (2.7)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                ; altera_std_synchronizer                                       ; work                                                  ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 178.9 (172.1)        ; 194.6 (184.5)                    ; 19.2 (13.9)                                       ; 3.5 (1.5)                        ; 0.0 (0.0)            ; 267 (261)           ; 197 (178)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                  ; altera_jtag_streaming                                         ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                     ; altera_avalon_st_idle_inserter                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.2 (2.2)            ; 3.2 (3.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                       ; altera_avalon_st_idle_remover                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                         ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                        ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                             ; altera_std_synchronizer                                       ; work                                                  ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                  ; altera_std_synchronizer                                       ; work                                                  ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                               ; altera_jtag_sld_node                                          ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                             ; sld_virtual_jtag_basic                                        ; work                                                  ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                    ; altera_avalon_st_packets_to_bytes                             ; ghrd_10as066n2_altera_avalon_st_packets_to_bytes_161  ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.3 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                   ; altera_reset_controller                                       ; ghrd_10as066n2_altera_reset_controller_161            ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                        ; altera_reset_synchronizer                                     ; ghrd_10as066n2_altera_reset_controller_161            ;
;       |ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|                                                                     ; 333.6 (0.0)          ; 390.2 (0.0)                      ; 66.7 (0.0)                                        ; 10.1 (0.0)                       ; 0.0 (0.0)            ; 511 (0)             ; 461 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m                                                                                                                                                                                                                                                                              ; ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi          ; ghrd_10as066n2_altera_jtag_avalon_master_161          ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 106.0 (0.0)          ; 121.0 (0.0)                      ; 17.1 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                    ; altera_avalon_packets_to_master                               ; ghrd_10as066n2_altera_avalon_packets_to_master_161    ;
;             |packets_to_master:p2m|                                                                                                     ; 106.0 (106.0)        ; 121.0 (121.0)                    ; 17.1 (17.1)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 167 (167)           ; 138 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                              ; packets_to_master                                             ; ghrd_10as066n2_altera_avalon_packets_to_master_161    ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 17.5 (17.5)          ; 16.2 (16.2)                      ; 0.7 (0.7)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                              ; altsyncram                                                    ; work                                                  ;
;                |altsyncram_tom1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated                                                                                                                                                                                               ; altsyncram_tom1                                               ; work                                                  ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                        ; altera_avalon_st_bytes_to_packets                             ; ghrd_10as066n2_altera_avalon_st_bytes_to_packets_161  ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 186.6 (0.0)          ; 229.5 (0.0)                      ; 47.3 (0.0)                                        ; 4.4 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 273 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                             ; altera_avalon_st_jtag_interface                               ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 185.2 (0.0)          ; 228.7 (0.0)                      ; 47.8 (0.0)                                        ; 4.4 (0.0)                        ; 0.0 (0.0)            ; 278 (0)             ; 273 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                           ; altera_jtag_dc_streaming                                      ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 11.9 (2.6)           ; 22.8 (8.7)                       ; 12.7 (7.2)                                        ; 1.7 (1.1)                        ; 0.0 (0.0)            ; 9 (4)               ; 47 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                               ; altera_avalon_st_clock_crosser                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.7 (7.7)            ; 10.2 (10.2)                      ; 2.7 (2.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                   ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                          ; altera_std_synchronizer_nocut                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 1.0 (1.0)            ; 3.0 (3.0)                        ; 2.3 (2.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                          ; altera_std_synchronizer_nocut                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 0.6 (0.7)            ; 11.9 (7.9)                       ; 11.4 (7.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                    ; altera_jtag_src_crosser                                       ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; -0.1 (0.5)           ; 4.0 (0.7)                        ; 4.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                         ; altera_jtag_control_signal_crosser                            ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; -0.6 (-0.6)          ; 3.3 (3.3)                        ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                    ; altera_std_synchronizer                                       ; work                                                  ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 172.7 (166.3)        ; 192.4 (182.2)                    ; 22.3 (16.5)                                       ; 2.7 (0.5)                        ; 0.0 (0.0)            ; 268 (262)           ; 196 (176)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                      ; altera_jtag_streaming                                         ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.2 (1.2)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                         ; altera_avalon_st_idle_inserter                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                           ; altera_avalon_st_idle_remover                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                             ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                    ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                            ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.4 (0.4)            ; 0.9 (0.9)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                 ; altera_std_synchronizer                                       ; work                                                  ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                      ; altera_std_synchronizer                                       ; work                                                  ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                   ; altera_jtag_sld_node                                          ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                 ; sld_virtual_jtag_basic                                        ; work                                                  ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 15.4 (15.4)          ; 14.5 (14.5)                      ; 0.7 (0.7)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 25 (25)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                        ; altera_avalon_st_packets_to_bytes                             ; ghrd_10as066n2_altera_avalon_st_packets_to_bytes_161  ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_reset_controller:rst_controller                                                                                                                                                                                                                                       ; altera_reset_controller                                       ; ghrd_10as066n2_altera_reset_controller_161            ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                            ; altera_reset_synchronizer                                     ; ghrd_10as066n2_altera_reset_controller_161            ;
;       |ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|                                                                      ; 348.5 (0.0)          ; 405.9 (0.0)                      ; 62.0 (0.0)                                        ; 4.6 (0.0)                        ; 0.0 (0.0)            ; 544 (0)             ; 482 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m                                                                                                                                                                                                                                                                               ; ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi          ; ghrd_10as066n2_altera_jtag_avalon_master_161          ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 125.6 (0.0)          ; 143.3 (0.0)                      ; 19.3 (0.0)                                        ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 198 (0)             ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                     ; altera_avalon_packets_to_master                               ; ghrd_10as066n2_altera_avalon_packets_to_master_161    ;
;             |packets_to_master:p2m|                                                                                                     ; 125.6 (125.6)        ; 143.3 (143.3)                    ; 19.3 (19.3)                                       ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 198 (198)           ; 164 (164)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                               ; packets_to_master                                             ; ghrd_10as066n2_altera_avalon_packets_to_master_161    ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 15.8 (15.8)          ; 16.0 (16.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                               ; altsyncram                                                    ; work                                                  ;
;                |altsyncram_tom1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated                                                                                                                                                                                                ; altsyncram_tom1                                               ; work                                                  ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 6.7 (6.7)            ; 8.9 (8.9)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                         ; altera_avalon_st_bytes_to_packets                             ; ghrd_10as066n2_altera_avalon_st_bytes_to_packets_161  ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 185.9 (0.0)          ; 222.4 (0.0)                      ; 39.5 (0.0)                                        ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 270 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                              ; altera_avalon_st_jtag_interface                               ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 184.5 (0.0)          ; 221.3 (0.0)                      ; 39.7 (0.0)                                        ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 278 (0)             ; 270 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                            ; altera_jtag_dc_streaming                                      ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 11.4 (2.5)           ; 22.0 (8.3)                       ; 11.5 (6.3)                                        ; 0.9 (0.5)                        ; 0.0 (0.0)            ; 9 (4)               ; 48 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                ; altera_avalon_st_clock_crosser                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.8 (7.8)            ; 10.1 (10.1)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                    ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                           ; altera_std_synchronizer_nocut                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.7 (0.7)            ; 2.8 (2.8)                        ; 2.6 (2.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                           ; altera_std_synchronizer_nocut                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.4 (1.0)            ; 11.4 (8.3)                       ; 10.3 (7.5)                                        ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                     ; altera_jtag_src_crosser                                       ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.3 (0.1)            ; 3.2 (0.5)                        ; 2.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                          ; altera_jtag_control_signal_crosser                            ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.3 (0.3)            ; 2.7 (2.7)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                     ; altera_std_synchronizer                                       ; work                                                  ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 171.7 (165.6)        ; 186.4 (176.2)                    ; 16.4 (11.9)                                       ; 1.7 (1.3)                        ; 0.0 (0.0)            ; 268 (262)           ; 192 (173)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                       ; altera_jtag_streaming                                         ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                          ; altera_avalon_st_idle_inserter                                ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.2 (2.2)            ; 2.4 (2.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                            ; altera_avalon_st_idle_remover                                 ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 1.0 (1.0)            ; 3.0 (3.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                              ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.4 (0.4)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                     ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                             ; altera_std_synchronizer                                       ; work                                                  ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                  ; altera_std_synchronizer                                       ; work                                                  ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                       ; altera_std_synchronizer                                       ; work                                                  ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                    ; altera_jtag_sld_node                                          ; ghrd_10as066n2_altera_jtag_dc_streaming_161           ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                  ; sld_virtual_jtag_basic                                        ; work                                                  ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 14.3 (14.3)          ; 14.3 (14.3)                      ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 27 (27)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                         ; altera_avalon_st_packets_to_bytes                             ; ghrd_10as066n2_altera_avalon_st_packets_to_bytes_161  ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.3 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_reset_controller:rst_controller                                                                                                                                                                                                                                        ; altera_reset_controller                                       ; ghrd_10as066n2_altera_reset_controller_161            ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                             ; altera_reset_synchronizer                                     ; ghrd_10as066n2_altera_reset_controller_161            ;
;       |ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|                                                             ; 1060.5 (0.0)         ; 1230.8 (0.0)                     ; 189.0 (0.0)                                       ; 18.8 (0.0)                       ; 0.0 (0.0)            ; 571 (0)             ; 2582 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4                                                                                                                                                                                                                                                                      ; ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa             ; ghrd_10as066n2_altera_mm_interconnect_161             ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 128.2 (0.0)          ; 138.4 (0.0)                      ; 13.0 (0.0)                                        ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 369 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 128.2 (128.2)        ; 138.4 (138.4)                    ; 13.0 (13.0)                                       ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 3 (3)               ; 369 (369)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                   ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 30.8 (0.0)           ; 42.3 (0.0)                       ; 11.9 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 30.8 (30.8)          ; 42.3 (42.3)                      ; 11.9 (11.9)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                                           ; 7.9 (0.0)            ; 43.4 (0.0)                       ; 35.9 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 148 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 7.9 (7.9)            ; 43.4 (43.4)                      ; 35.9 (35.9)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 148 (148)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                                           ; 37.9 (0.0)           ; 46.7 (0.0)                       ; 9.8 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 149 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 37.9 (37.9)          ; 46.7 (46.7)                      ; 9.8 (9.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 149 (149)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 45.3 (0.0)           ; 66.3 (0.0)                       ; 22.6 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 145 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 45.3 (45.3)          ; 66.3 (66.3)                      ; 22.6 (22.6)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 6 (6)               ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                                 ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                             ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 41.5 (0.0)           ; 62.0 (0.0)                       ; 22.5 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 140 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 41.5 (41.5)          ; 62.0 (62.0)                      ; 22.5 (22.5)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 140 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                     ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 22.0 (0.0)           ; 36.0 (0.0)                       ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 22.0 (22.0)          ; 36.0 (36.0)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 7.7 (0.0)            ; 8.4 (0.0)                        ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 7.7 (7.7)            ; 8.4 (8.4)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 9.0 (0.0)            ; 11.1 (0.0)                       ; 2.4 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 9.0 (9.0)            ; 11.1 (11.1)                      ; 2.4 (2.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|                                                                 ; 617.6 (1.5)          ; 653.5 (1.5)                      ; 45.8 (0.0)                                        ; 9.9 (0.0)                        ; 0.0 (0.0)            ; 201 (3)             ; 1331 (2)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent                                                                                                                                                                                                         ; altera_merlin_axi_slave_ni                                    ; ghrd_10as066n2_altera_merlin_axi_slave_ni_161         ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 72.0 (72.0)          ; 80.0 (80.0)                      ; 9.0 (9.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 152 (152)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                     ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_merlin_axi_slave_ni_161         ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 544.1 (544.1)        ; 572.0 (572.0)                    ; 36.8 (36.8)                                       ; 8.9 (8.9)                        ; 0.0 (0.0)            ; 164 (164)           ; 1177 (1177)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                    ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_merlin_axi_slave_ni_161         ;
;          |altera_merlin_master_agent:f2sdram_m1_master_agent|                                                                           ; 1.2 (1.2)            ; 2.2 (2.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_master_agent:f2sdram_m1_master_agent                                                                                                                                                                                                                   ; altera_merlin_master_agent                                    ; ghrd_10as066n2_altera_merlin_master_agent_161         ;
;          |altera_merlin_traffic_limiter:f2sdram_m1_master_limiter|                                                                      ; 6.5 (6.5)            ; 6.8 (6.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_traffic_limiter:f2sdram_m1_master_limiter                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                                 ; ghrd_10as066n2_altera_merlin_traffic_limiter_161      ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2sdram0_data_rd_cmd_width_adapter|                                                 ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_width_adapter:arria10_hps_0_f2sdram0_data_rd_cmd_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2sdram0_data_rd_rsp_width_adapter|                                                 ; 23.5 (23.5)          ; 29.9 (29.9)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_width_adapter:arria10_hps_0_f2sdram0_data_rd_rsp_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2sdram0_data_wr_cmd_width_adapter|                                                 ; 36.3 (36.3)          ; 36.1 (36.1)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 144 (144)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_width_adapter:arria10_hps_0_f2sdram0_data_wr_cmd_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2sdram0_data_wr_rsp_width_adapter|                                                 ; 20.6 (20.6)          ; 22.8 (22.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_width_adapter:arria10_hps_0_f2sdram0_data_wr_rsp_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy:rsp_mux|                                                                 ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy:rsp_mux                                                                                                                                                                                                         ; ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy          ; ghrd_10as066n2_altera_merlin_multiplexer_161          ;
;          |ghrd_10as066n2_altera_merlin_router_161_23evfkq:router|                                                                       ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|ghrd_10as066n2_altera_merlin_router_161_23evfkq:router                                                                                                                                                                                                               ; ghrd_10as066n2_altera_merlin_router_161_23evfkq               ; ghrd_10as066n2_altera_merlin_router_161               ;
;       |ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|                                                             ; 1050.8 (0.0)         ; 1234.9 (0.0)                     ; 202.0 (0.0)                                       ; 17.8 (0.0)                       ; 0.0 (0.0)            ; 571 (0)             ; 2592 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3                                                                                                                                                                                                                                                                      ; ghrd_10as066n2_altera_mm_interconnect_161_btr2owi             ; ghrd_10as066n2_altera_mm_interconnect_161             ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 128.3 (0.0)          ; 138.5 (0.0)                      ; 13.0 (0.0)                                        ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 373 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 128.3 (128.3)        ; 138.5 (138.5)                    ; 13.0 (13.0)                                       ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 3 (3)               ; 373 (373)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                   ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 32.8 (0.0)           ; 42.8 (0.0)                       ; 11.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 32.8 (32.8)          ; 42.8 (42.8)                      ; 11.0 (11.0)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                                           ; 8.4 (0.0)            ; 42.3 (0.0)                       ; 34.8 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 151 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 8.4 (8.4)            ; 42.3 (42.3)                      ; 34.8 (34.8)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 2 (2)               ; 151 (151)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                                           ; 40.5 (0.0)           ; 46.7 (0.0)                       ; 7.6 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 149 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 40.5 (40.5)          ; 46.7 (46.7)                      ; 7.6 (7.6)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 149 (149)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 39.0 (0.0)           ; 69.5 (0.0)                       ; 30.9 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 147 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 39.0 (39.0)          ; 69.5 (69.5)                      ; 30.9 (30.9)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 147 (147)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                                 ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                             ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 38.0 (0.0)           ; 67.0 (0.0)                       ; 31.0 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 38.0 (38.0)          ; 67.0 (67.0)                      ; 31.0 (31.0)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 139 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                     ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 21.2 (0.0)           ; 35.5 (0.0)                       ; 15.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 21.2 (21.2)          ; 35.5 (35.5)                      ; 15.3 (15.3)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 7.7 (0.0)            ; 7.9 (0.0)                        ; 0.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 7.7 (7.7)            ; 7.9 (7.9)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 9.5 (0.0)            ; 10.8 (0.0)                       ; 1.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 9.5 (9.5)            ; 10.8 (10.8)                      ; 1.4 (1.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|                                                                 ; 613.9 (1.8)          ; 654.0 (1.8)                      ; 47.8 (0.0)                                        ; 7.8 (0.0)                        ; 0.0 (0.0)            ; 201 (3)             ; 1330 (2)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent                                                                                                                                                                                                         ; altera_merlin_axi_slave_ni                                    ; ghrd_10as066n2_altera_merlin_axi_slave_ni_161         ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 73.0 (73.0)          ; 79.5 (79.5)                      ; 8.5 (8.5)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 152 (152)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                     ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_merlin_axi_slave_ni_161         ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 538.8 (538.8)        ; 572.7 (572.7)                    ; 39.7 (39.7)                                       ; 5.8 (5.8)                        ; 0.0 (0.0)            ; 164 (164)           ; 1176 (1176)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                    ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_merlin_axi_slave_ni_161         ;
;          |altera_merlin_master_agent:hps_m_master_agent|                                                                                ; 1.2 (1.2)            ; 2.5 (2.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_master_agent:hps_m_master_agent                                                                                                                                                                                                                        ; altera_merlin_master_agent                                    ; ghrd_10as066n2_altera_merlin_master_agent_161         ;
;          |altera_merlin_traffic_limiter:hps_m_master_limiter|                                                                           ; 6.3 (6.3)            ; 7.0 (7.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_traffic_limiter:hps_m_master_limiter                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                                 ; ghrd_10as066n2_altera_merlin_traffic_limiter_161      ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_rd_cmd_width_adapter|                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_rd_cmd_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_rd_rsp_width_adapter|                                                 ; 23.0 (23.0)          ; 28.0 (28.0)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_rd_rsp_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_cmd_width_adapter|                                                 ; 36.2 (36.2)          ; 36.0 (36.0)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 144 (144)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_rsp_width_adapter|                                                 ; 20.5 (20.5)          ; 22.4 (22.4)                      ; 2.0 (2.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_rsp_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy:rsp_mux|                                                                 ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy:rsp_mux                                                                                                                                                                                                         ; ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy          ; ghrd_10as066n2_altera_merlin_multiplexer_161          ;
;          |ghrd_10as066n2_altera_merlin_router_161_23evfkq:router|                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|ghrd_10as066n2_altera_merlin_router_161_23evfkq:router                                                                                                                                                                                                               ; ghrd_10as066n2_altera_merlin_router_161_23evfkq               ; ghrd_10as066n2_altera_merlin_router_161               ;
;       |ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|                                                             ; 201.9 (0.0)          ; 287.4 (0.0)                      ; 88.3 (0.0)                                        ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 622 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2                                                                                                                                                                                                                                                                      ; ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa             ; ghrd_10as066n2_altera_mm_interconnect_161             ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;          |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|                                                                            ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;          |altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo|                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 28.8 (0.0)           ; 37.8 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 28.8 (28.8)          ; 37.8 (37.8)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                   ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 1.2 (0.0)            ; 9.0 (0.0)                        ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 1.2 (1.2)            ; 9.0 (9.0)                        ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                                           ; 3.8 (0.0)            ; 5.3 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 3.8 (3.8)            ; 5.3 (5.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                                           ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_004|                                                                           ; 6.5 (0.0)            ; 9.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_004                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 6.5 (6.5)            ; 9.0 (9.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_005|                                                                           ; -1.5 (0.0)           ; 1.5 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; -1.5 (-1.5)          ; 1.5 (1.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_006|                                                                           ; 7.3 (0.0)            ; 9.5 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_006                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 7.3 (7.3)            ; 9.5 (9.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_007|                                                                           ; -0.5 (0.0)           ; 1.4 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_007                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; -0.5 (-0.5)          ; 1.4 (1.4)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_008|                                                                           ; 6.3 (0.0)            ; 10.2 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_008                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 6.3 (6.3)            ; 10.2 (10.2)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_008|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_009|                                                                           ; -0.1 (0.0)           ; 1.5 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_009                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; -0.1 (-0.1)          ; 1.5 (1.5)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_009|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 29.6 (0.0)           ; 41.8 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 29.6 (29.6)          ; 41.8 (41.8)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 9.1 (0.0)            ; 9.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                                 ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 9.1 (9.1)            ; 9.2 (9.2)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                             ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 29.0 (0.0)           ; 39.0 (0.0)                       ; 12.5 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 29.0 (29.0)          ; 39.0 (39.0)                      ; 12.5 (12.5)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                     ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 4.2 (0.0)            ; 6.0 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 4.2 (4.2)            ; 6.0 (6.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 6.0 (0.0)            ; 9.5 (0.0)                        ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 6.0 (6.0)            ; 9.5 (9.5)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 6.0 (0.0)            ; 10.5 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 6.0 (6.0)            ; 10.5 (10.5)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_004|                                                                             ; 6.2 (0.0)            ; 9.2 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_004                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 6.2 (6.2)            ; 9.2 (9.2)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_005|                                                                             ; 4.8 (0.0)            ; 9.0 (0.0)                        ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_005                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 4.8 (4.8)            ; 9.0 (9.0)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_006|                                                                             ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_006                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_007|                                                                             ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_007                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_007|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_008|                                                                             ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_008                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_009|                                                                             ; 0.5 (0.0)            ; 1.8 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_009                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_009|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_merlin_master_agent:pb_lwh2f_m0_agent|                                                                                 ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_master_agent:pb_lwh2f_m0_agent                                                                                                                                                                                                                         ; altera_merlin_master_agent                                    ; ghrd_10as066n2_altera_merlin_master_agent_161         ;
;          |altera_merlin_slave_agent:ilc_avalon_slave_agent|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_slave_agent:ilc_avalon_slave_agent                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                     ; ghrd_10as066n2_altera_merlin_slave_agent_161          ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 3.3 (3.3)            ; 5.1 (5.1)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                                ; ghrd_10as066n2_altera_merlin_slave_translator_161     ;
;          |altera_merlin_slave_translator:dipsw_pio_s1_translator|                                                                       ; 3.5 (3.5)            ; 5.3 (5.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_slave_translator:dipsw_pio_s1_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator                                ; ghrd_10as066n2_altera_merlin_slave_translator_161     ;
;          |altera_merlin_slave_translator:ilc_avalon_slave_translator|                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_slave_translator:ilc_avalon_slave_translator                                                                                                                                                                                                           ; altera_merlin_slave_translator                                ; ghrd_10as066n2_altera_merlin_slave_translator_161     ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 4.5 (4.5)            ; 5.3 (5.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                ; ghrd_10as066n2_altera_merlin_slave_translator_161     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 3.7 (3.7)            ; 4.2 (4.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator                                ; ghrd_10as066n2_altera_merlin_slave_translator_161     ;
;          |altera_merlin_traffic_limiter:pb_lwh2f_m0_limiter|                                                                            ; 11.8 (11.8)          ; 11.9 (11.9)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_traffic_limiter:pb_lwh2f_m0_limiter                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                                 ; ghrd_10as066n2_altera_merlin_traffic_limiter_161      ;
;          |ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy:cmd_demux|                                                             ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy:cmd_demux                                                                                                                                                                                                     ; ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy        ; ghrd_10as066n2_altera_merlin_demultiplexer_161        ;
;          |ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi:rsp_mux|                                                                 ; 10.0 (10.0)          ; 10.7 (10.7)                      ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi:rsp_mux                                                                                                                                                                                                         ; ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi          ; ghrd_10as066n2_altera_merlin_multiplexer_161          ;
;          |ghrd_10as066n2_altera_merlin_router_161_vr26f3y:router|                                                                       ; 2.8 (2.8)            ; 3.1 (3.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|ghrd_10as066n2_altera_merlin_router_161_vr26f3y:router                                                                                                                                                                                                               ; ghrd_10as066n2_altera_merlin_router_161_vr26f3y               ; ghrd_10as066n2_altera_merlin_router_161               ;
;       |ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|                                                             ; 428.1 (0.0)          ; 521.1 (0.0)                      ; 100.2 (0.0)                                       ; 7.2 (0.0)                        ; 0.0 (0.0)            ; 446 (0)             ; 853 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1                                                                                                                                                                                                                                                                      ; ghrd_10as066n2_altera_mm_interconnect_161_jebzteq             ; ghrd_10as066n2_altera_mm_interconnect_161             ;
;          |altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo|                                                                           ; 28.1 (28.1)          ; 40.4 (40.4)                      ; 12.4 (12.4)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 68 (68)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;          |altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo|                                                                             ; 14.0 (14.0)          ; 17.7 (17.7)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 36.5 (0.0)           ; 53.5 (0.0)                       ; 17.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 36.5 (36.5)          ; 53.5 (53.5)                      ; 17.0 (17.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 119 (119)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                   ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 31.5 (0.0)           ; 33.0 (0.0)                       ; 2.7 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 31.5 (31.5)          ; 33.0 (33.0)                      ; 2.7 (2.7)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 55.9 (0.0)           ; 57.2 (0.0)                       ; 3.0 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 55.9 (55.9)          ; 57.2 (57.2)                      ; 3.0 (3.0)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 4 (4)               ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                     ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 24.2 (0.0)           ; 25.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 24.2 (24.2)          ; 25.5 (25.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 28.9 (0.0)           ; 44.5 (0.0)                       ; 17.5 (0.0)                                        ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 28.9 (28.9)          ; 44.5 (44.5)                      ; 17.5 (17.5)                                       ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 4 (4)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 4.0 (0.0)            ; 6.0 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 4.0 (4.0)            ; 6.0 (6.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_004|                                                                             ; 22.0 (0.0)           ; 38.0 (0.0)                       ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 22.0 (22.0)          ; 38.0 (38.0)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_005|                                                                             ; 1.6 (0.0)            ; 11.8 (0.0)                       ; 10.6 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 1.6 (1.6)            ; 11.8 (11.8)                      ; 10.6 (10.6)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|                                                            ; 56.3 (35.2)          ; 58.1 (35.2)                      ; 1.8 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (74)            ; 18 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                    ; altera_merlin_axi_master_ni                                   ; ghrd_10as066n2_altera_merlin_axi_master_ni_161        ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 21.1 (21.1)          ; 22.8 (22.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                              ; altera_merlin_address_alignment                               ; ghrd_10as066n2_altera_merlin_axi_master_ni_161        ;
;          |altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|                                                                        ; 87.4 (0.0)           ; 91.3 (0.0)                       ; 5.4 (0.0)                                         ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                                   ; ghrd_10as066n2_altera_merlin_burst_adapter_161        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 87.4 (87.0)          ; 91.3 (90.8)                      ; 5.4 (5.3)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 119 (118)           ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                              ; ghrd_10as066n2_altera_merlin_burst_adapter_161        ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                               ; ghrd_10as066n2_altera_merlin_burst_adapter_161        ;
;          |altera_merlin_master_agent:fpga_m_master_agent|                                                                               ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_master_agent:fpga_m_master_agent                                                                                                                                                                                                                       ; altera_merlin_master_agent                                    ; ghrd_10as066n2_altera_merlin_master_agent_161         ;
;          |altera_merlin_slave_agent:pb_lwh2f_s0_agent|                                                                                  ; 13.8 (2.3)           ; 14.8 (2.8)                       ; 1.5 (0.5)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 25 (6)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_slave_agent:pb_lwh2f_s0_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                     ; ghrd_10as066n2_altera_merlin_slave_agent_161          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.6 (11.6)          ; 12.1 (12.1)                      ; 1.0 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 19 (19)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_slave_agent:pb_lwh2f_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                              ; ghrd_10as066n2_altera_merlin_slave_agent_161          ;
;          |ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i:rsp_demux|                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i:rsp_demux                                                                                                                                                                                                     ; ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i        ; ghrd_10as066n2_altera_merlin_demultiplexer_161        ;
;          |ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux|                                                                 ; 22.0 (17.8)          ; 27.0 (22.8)                      ; 5.1 (5.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 65 (58)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux                                                                                                                                                                                                         ; ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y          ; ghrd_10as066n2_altera_merlin_multiplexer_161          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.2 (3.8)            ; 4.2 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                            ; altera_merlin_arbitrator                                      ; ghrd_10as066n2_altera_merlin_multiplexer_161          ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                              ; altera_merlin_arb_adder                                       ; ghrd_10as066n2_altera_merlin_multiplexer_161          ;
;       |ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|                                                             ; 492.7 (0.0)          ; 530.3 (0.0)                      ; 49.2 (0.0)                                        ; 11.6 (0.0)                       ; 0.0 (0.0)            ; 593 (0)             ; 731 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0                                                                                                                                                                                                                                                                      ; ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi             ; ghrd_10as066n2_altera_mm_interconnect_161             ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 8.9 (8.9)            ; 11.0 (11.0)                      ; 2.9 (2.9)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 21.6 (21.6)          ; 26.3 (26.3)                      ; 5.0 (5.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 32 (32)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_avalon_sc_fifo_161              ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 31.7 (0.0)           ; 42.7 (0.0)                       ; 11.7 (0.0)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 31.7 (31.7)          ; 42.7 (42.7)                      ; 11.7 (11.7)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 3 (3)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                   ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 20.8 (0.0)           ; 23.7 (0.0)                       ; 5.1 (0.0)                                         ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 20.8 (20.8)          ; 23.7 (23.7)                      ; 5.1 (5.1)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 63.6 (0.0)           ; 66.2 (0.0)                       ; 4.1 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 152 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 63.6 (63.6)          ; 66.2 (66.2)                      ; 4.1 (4.1)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 4 (4)               ; 152 (152)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                     ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 33.3 (0.0)           ; 34.6 (0.0)                       ; 1.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 33.3 (33.3)          ; 34.6 (34.6)                      ; 1.5 (1.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 4.5 (0.0)            ; 6.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 4.5 (4.5)            ; 6.3 (6.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 31.6 (0.0)           ; 30.8 (0.0)                       ; 1.8 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 31.6 (31.6)          ; 30.8 (30.8)                      ; 1.8 (1.8)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 4 (4)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|                                                               ; 75.5 (35.6)          ; 78.7 (35.8)                      ; 3.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (74)            ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent                                                                                                                                                                                                       ; altera_merlin_axi_master_ni                                   ; ghrd_10as066n2_altera_merlin_axi_master_ni_161        ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 39.9 (39.9)          ; 42.9 (42.9)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                 ; altera_merlin_address_alignment                               ; ghrd_10as066n2_altera_merlin_axi_master_ni_161        ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                                                ; 75.7 (0.0)           ; 79.8 (0.0)                       ; 5.8 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                        ; altera_merlin_burst_adapter                                   ; ghrd_10as066n2_altera_merlin_burst_adapter_161        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 75.7 (75.7)          ; 79.8 (79.8)                      ; 5.8 (5.8)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 121 (121)           ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                        ; altera_merlin_burst_adapter_13_1                              ; ghrd_10as066n2_altera_merlin_burst_adapter_161        ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 22.1 (0.7)           ; 22.6 (0.8)                       ; 1.5 (0.2)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 46 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                     ; ghrd_10as066n2_altera_merlin_slave_agent_161          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 21.4 (21.4)          ; 21.8 (21.8)                      ; 1.3 (1.3)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                    ; altera_merlin_burst_uncompressor                              ; ghrd_10as066n2_altera_merlin_slave_agent_161          ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 0.8 (0.8)            ; 1.4 (1.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                        ; altera_merlin_slave_translator                                ; ghrd_10as066n2_altera_merlin_slave_translator_161     ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|                                                            ; 51.9 (51.9)          ; 53.0 (53.0)                      ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 81 (81)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                    ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|                                                            ; 27.4 (27.4)          ; 27.8 (27.8)                      ; 0.8 (0.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                                                    ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |ghrd_10as066n2_altera_merlin_demultiplexer_161_e3xg5ka:rsp_demux|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|ghrd_10as066n2_altera_merlin_demultiplexer_161_e3xg5ka:rsp_demux                                                                                                                                                                                                     ; ghrd_10as066n2_altera_merlin_demultiplexer_161_e3xg5ka        ; ghrd_10as066n2_altera_merlin_demultiplexer_161        ;
;          |ghrd_10as066n2_altera_merlin_multiplexer_161_yufdqsa:cmd_mux|                                                                 ; 22.9 (20.6)          ; 24.8 (22.6)                      ; 1.9 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|ghrd_10as066n2_altera_merlin_multiplexer_161_yufdqsa:cmd_mux                                                                                                                                                                                                         ; ghrd_10as066n2_altera_merlin_multiplexer_161_yufdqsa          ; ghrd_10as066n2_altera_merlin_multiplexer_161          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|ghrd_10as066n2_altera_merlin_multiplexer_161_yufdqsa:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                            ; altera_merlin_arbitrator                                      ; ghrd_10as066n2_altera_merlin_multiplexer_161          ;
;       |ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|                                                             ; 1054.7 (0.0)         ; 1220.6 (0.0)                     ; 186.2 (0.0)                                       ; 20.3 (0.0)                       ; 0.0 (0.0)            ; 571 (0)             ; 2583 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5                                                                                                                                                                                                                                                                      ; ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty             ; ghrd_10as066n2_altera_mm_interconnect_161             ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 129.6 (0.0)          ; 139.4 (0.0)                      ; 14.0 (0.0)                                        ; 4.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 366 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 129.6 (129.6)        ; 139.4 (139.4)                    ; 14.0 (14.0)                                       ; 4.2 (4.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 366 (366)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                   ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 29.5 (0.0)           ; 41.2 (0.0)                       ; 11.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 29.5 (29.5)          ; 41.2 (41.2)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                                           ; 6.2 (0.0)            ; 43.4 (0.0)                       ; 37.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 147 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 6.2 (6.2)            ; 43.4 (43.4)                      ; 37.2 (37.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 147 (147)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                                           ; 39.1 (0.0)           ; 46.9 (0.0)                       ; 9.9 (0.0)                                         ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 149 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 39.1 (39.1)          ; 46.9 (46.9)                      ; 9.9 (9.9)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 149 (149)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                               ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 45.6 (0.0)           ; 64.7 (0.0)                       ; 19.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 45.6 (45.6)          ; 64.7 (64.7)                      ; 19.2 (19.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 150 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 10.1 (0.0)           ; 10.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                                 ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 10.1 (10.1)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                             ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 39.0 (0.0)           ; 62.5 (0.0)                       ; 23.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 39.0 (39.0)          ; 62.5 (62.5)                      ; 23.5 (23.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 139 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                     ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 25.0 (0.0)           ; 33.8 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 25.0 (25.0)          ; 33.8 (33.8)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 7.8 (0.0)            ; 8.9 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 7.8 (7.8)            ; 8.9 (8.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 9.7 (0.0)            ; 10.4 (0.0)                       ; 0.9 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_stage                               ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 9.7 (9.7)            ; 10.4 (10.4)                      ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                 ; altera_avalon_st_pipeline_base                                ; ghrd_10as066n2_altera_avalon_st_pipeline_stage_161    ;
;          |altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|                                                                 ; 610.8 (1.8)          ; 647.2 (1.8)                      ; 49.8 (0.0)                                        ; 13.5 (0.0)                       ; 0.0 (0.0)            ; 201 (3)             ; 1331 (2)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent                                                                                                                                                                                                         ; altera_merlin_axi_slave_ni                                    ; ghrd_10as066n2_altera_merlin_axi_slave_ni_161         ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 73.5 (73.5)          ; 79.5 (79.5)                      ; 8.5 (8.5)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 34 (34)             ; 153 (153)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                     ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_merlin_axi_slave_ni_161         ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 535.5 (535.5)        ; 565.8 (565.8)                    ; 41.3 (41.3)                                       ; 11.0 (11.0)                      ; 0.0 (0.0)            ; 164 (164)           ; 1176 (1176)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                    ; altera_avalon_sc_fifo                                         ; ghrd_10as066n2_altera_merlin_axi_slave_ni_161         ;
;          |altera_merlin_master_agent:f2sdram_m_master_agent|                                                                            ; 1.2 (1.2)            ; 2.5 (2.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_master_agent:f2sdram_m_master_agent                                                                                                                                                                                                                    ; altera_merlin_master_agent                                    ; ghrd_10as066n2_altera_merlin_master_agent_161         ;
;          |altera_merlin_traffic_limiter:f2sdram_m_master_limiter|                                                                       ; 6.3 (6.3)            ; 6.8 (6.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_traffic_limiter:f2sdram_m_master_limiter                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                                 ; ghrd_10as066n2_altera_merlin_traffic_limiter_161      ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2sdram2_data_rd_cmd_width_adapter|                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_width_adapter:arria10_hps_0_f2sdram2_data_rd_cmd_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2sdram2_data_rd_rsp_width_adapter|                                                 ; 23.3 (23.3)          ; 28.6 (28.6)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_width_adapter:arria10_hps_0_f2sdram2_data_rd_rsp_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2sdram2_data_wr_cmd_width_adapter|                                                 ; 36.4 (36.4)          ; 36.1 (36.1)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 144 (144)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_width_adapter:arria10_hps_0_f2sdram2_data_wr_cmd_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |altera_merlin_width_adapter:arria10_hps_0_f2sdram2_data_wr_rsp_width_adapter|                                                 ; 20.9 (20.9)          ; 23.8 (23.8)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_width_adapter:arria10_hps_0_f2sdram2_data_wr_rsp_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; ghrd_10as066n2_altera_merlin_width_adapter_161        ;
;          |ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy:rsp_mux|                                                                 ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy:rsp_mux                                                                                                                                                                                                         ; ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy          ; ghrd_10as066n2_altera_merlin_multiplexer_161          ;
;          |ghrd_10as066n2_altera_merlin_router_161_23evfkq:router|                                                                       ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|ghrd_10as066n2_altera_merlin_router_161_23evfkq:router                                                                                                                                                                                                               ; ghrd_10as066n2_altera_merlin_router_161_23evfkq               ; ghrd_10as066n2_altera_merlin_router_161               ;
;       |interrupt_latency_counter:ilc|                                                                                                   ; 86.2 (79.7)          ; 108.0 (101.2)                    ; 21.8 (21.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 135 (127)           ; 216 (206)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc                                                                                                                                                                                                                                                                                                            ; interrupt_latency_counter                                     ; ghrd_10as066n2_interrupt_latency_counter_161          ;
;          |irq_detector:irq_detector_cicuit[0].irq_detector|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[0].irq_detector                                                                                                                                                                                                                                                           ; irq_detector                                                  ; ghrd_10as066n2_interrupt_latency_counter_161          ;
;          |irq_detector:irq_detector_cicuit[1].irq_detector|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[1].irq_detector                                                                                                                                                                                                                                                           ; irq_detector                                                  ; ghrd_10as066n2_interrupt_latency_counter_161          ;
;          |state_machine_counter:state_machine[0].state_machine_counter|                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter                                                                                                                                                                                                                                               ; state_machine_counter                                         ; ghrd_10as066n2_interrupt_latency_counter_161          ;
;          |state_machine_counter:state_machine[1].state_machine_counter|                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter                                                                                                                                                                                                                                               ; state_machine_counter                                         ; ghrd_10as066n2_interrupt_latency_counter_161          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 106.0 (0.5)          ; 113.0 (0.5)                      ; 9.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 174 (1)             ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                                       ; altera_sld                                            ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 105.5 (0.0)          ; 112.5 (0.0)                      ; 9.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 173 (0)             ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                                   ; altera_sld                                            ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 105.5 (0.0)          ; 112.5 (0.0)                      ; 9.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 173 (0)             ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                              ; alt_sld_fab                                                   ; alt_sld_fab                                           ;
;             |alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|                                                                           ; 105.5 (2.7)          ; 112.5 (4.2)                      ; 9.0 (1.5)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 173 (1)             ; 120 (9)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab                                                                                                                              ; alt_sld_fab_alt_sld_fab_161_m5wqdqi                           ; alt_sld_fab_alt_sld_fab_161                           ;
;                |alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|                                                                  ; 102.8 (0.0)          ; 108.3 (0.0)                      ; 7.5 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 172 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric                                                                        ; alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva                   ; alt_sld_fab_altera_sld_jtag_hub_161                   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 102.8 (81.2)         ; 108.3 (86.3)                     ; 7.5 (7.1)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 172 (133)           ; 111 (80)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                                  ; work                                                  ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                    ; work                                                  ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 9.7 (9.7)            ; 10.9 (10.9)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd_a10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                                ; altera_sld                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                      ;
+-------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name                    ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+-------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; fpga_led_pio[0]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; fpga_led_pio[1]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; fpga_led_pio[2]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; fpga_led_pio[3]         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_uart1_TX            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_STP            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_spim1_CLK           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_spim1_MOSI          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_spim1_SS0_N         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_spim1_SS1_N         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_CLK            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_act_n    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_bg       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_par      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[0]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[1]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[2]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[3]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[4]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[5]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[6]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[7]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[8]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[9]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[10]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[11]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[12]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[13]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[14]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[15]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_a[16]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_ba[0]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_ba[1]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_ck       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_ck_n     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_cke      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_cs_n     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_reset_n  ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_odt      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TX_CLK        ; Output   ; --                  ; 8                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TXD0          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TXD1          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TXD2          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TXD3          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_MDC           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TX_CTL        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_trace_CLK           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_trace_D0            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_trace_D1            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_trace_D2            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_trace_D3            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_i2c1_SDA            ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_i2c1_SCL            ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_D0             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_D1             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_D2             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_D3             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_D4             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_D5             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_D6             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_D7             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_CMD            ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D0             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D1             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D2             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D3             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D4             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D5             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D6             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdio_D7             ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_memory_mem_dbi_n[0] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dbi_n[1] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dbi_n[2] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dbi_n[3] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[8]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[9]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[10]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[11]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[12]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[13]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[14]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[15]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[16]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[17]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[18]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[19]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[20]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[21]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[22]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[23]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[24]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[25]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[26]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[27]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[28]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[29]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[30]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dq[31]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; hps_memory_mem_dqs[0]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs[1]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs[2]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs[3]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs_n[0] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs_n[1] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs_n[2] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_memory_mem_dqs_n[3] ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_emac0_MDIO          ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO14         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO05         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO16         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio_GPIO17         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; fpga_clk_100            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_dipsw_pio[0]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_dipsw_pio[1]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_dipsw_pio[2]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_dipsw_pio[3]       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_uart1_RX            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_usb0_CLK            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_usb0_DIR            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_usb0_NXT            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_spim1_MISO          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_memory_mem_alert_n  ; Input    ; 0                   ; --                 ; --             ; 0                                 ; --                                  ;
; hps_memory_oct_rzqin    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac0_RX_CLK        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac0_RX_CTL        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac0_RXD0          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac0_RXD1          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac0_RXD2          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac0_RXD3          ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_button_pio[0]      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_button_pio[1]      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_button_pio[2]      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_button_pio[3]      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; emif_ref_clk            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_reset_n            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_clk_100(n)         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; emif_ref_clk(n)         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+-------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                ; Location                            ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X109_Y136_N36              ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X110_Y136_N39               ; 32      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X109_Y136_N27              ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X118_Y0_N2                     ; 1045    ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X118_Y0_N2                     ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[0][11]~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X145_Y170_N51               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[1][26]~1                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X142_Y176_N42               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[2][3]~2                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X144_Y175_N45               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[3][0]~3                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X143_Y169_N39               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_button_pio[0]                                                                                                                                                                                                                                                                                                                                                                  ; PIN_R5                              ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fpga_button_pio[1]                                                                                                                                                                                                                                                                                                                                                                  ; PIN_T5                              ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fpga_button_pio[2]                                                                                                                                                                                                                                                                                                                                                                  ; PIN_P5                              ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fpga_button_pio[3]                                                                                                                                                                                                                                                                                                                                                                  ; PIN_P6                              ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fpga_clk_100                                                                                                                                                                                                                                                                                                                                                                        ; PIN_AM10                            ; 16931   ; Clock                      ; yes    ; Global Clock         ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|altera_avalon_mm_bridge:pb_lwh2f|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                          ; MLABCELL_X137_Y199_N57              ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|altera_avalon_mm_bridge:pb_lwh2f|use_reg                                                                                                                                                                                                                                                                                                                    ; FF_X137_Y199_N31                    ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|altera_avalon_mm_bridge:pb_lwh2f|wait_rise                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X137_Y199_N51              ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X77_Y128_N12                ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                          ; FF_X144_Y144_N14                    ; 134     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                           ; FF_X147_Y17_N49                     ; 11958   ; Async. clear               ; yes    ; Global Clock         ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|altsource_probe_top:issp_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]~4                                                                                                                                                                                 ; LABCELL_X114_Y27_N57                ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|altsource_probe_top:issp_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]~2                                                                                                                                         ; LABCELL_X104_Y3_N54                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|altsource_probe_top:issp_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~1                                                                                                                                    ; LABCELL_X104_Y3_N18                 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[11]                                                                                                                                                   ; HPSPERIPHERALSDMMC_X78_Y219_N96     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[13]                                                                                                                                                   ; HPSPERIPHERALSDMMC_X78_Y219_N96     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[15]                                                                                                                                                   ; HPSPERIPHERALSDMMC_X78_Y219_N96     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[17]                                                                                                                                                   ; HPSPERIPHERALSDMMC_X78_Y219_N96     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[19]                                                                                                                                                   ; HPSPERIPHERALSDMMC_X78_Y219_N96     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[1]                                                                                                                                                    ; HPSPERIPHERALEMAC_X78_Y207_N96      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[21]                                                                                                                                                   ; HPSPERIPHERALUSB_X79_Y170_N96       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[23]                                                                                                                                                   ; HPSPERIPHERALUSB_X79_Y170_N96       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[25]                                                                                                                                                   ; HPSPERIPHERALUSB_X79_Y170_N96       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[27]                                                                                                                                                   ; HPSPERIPHERALUSB_X79_Y170_N96       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[29]                                                                                                                                                   ; HPSPERIPHERALUSB_X79_Y170_N96       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[31]                                                                                                                                                   ; HPSPERIPHERALUSB_X79_Y170_N96       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[33]                                                                                                                                                   ; HPSPERIPHERALUSB_X79_Y170_N96       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[35]                                                                                                                                                   ; HPSPERIPHERALUSB_X79_Y170_N96       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[37]                                                                                                                                                   ; HPSPERIPHERALSPIMASTER_X78_Y221_N96 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[3]                                                                                                                                                    ; HPSPERIPHERALSDMMC_X78_Y219_N96     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[41]                                                                                                                                                   ; HPSPERIPHERALGPIO_X78_Y210_N96      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[43]                                                                                                                                                   ; HPSPERIPHERALGPIO_X78_Y210_N96      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[45]                                                                                                                                                   ; HPSPERIPHERALGPIO_X78_Y210_N96      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[47]                                                                                                                                                   ; HPSPERIPHERALGPIO_X78_Y210_N96      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[5]                                                                                                                                                    ; HPSPERIPHERALSDMMC_X78_Y219_N96     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[7]                                                                                                                                                    ; HPSPERIPHERALSDMMC_X78_Y219_N96     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_hps_io_161_5fadx5i:hps_io|ghrd_10as066n2_altera_arria10_interface_generator_140_xnypezi:border|intermediate[9]                                                                                                                                                    ; HPSPERIPHERALSDMMC_X78_Y219_N96     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|getptr[0]                                                                                                          ; FF_X114_Y187_N56                    ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|mem[0][2]~1                                                                                                        ; LABCELL_X114_Y187_N9                ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|mem[1][2]~0                                                                                                        ; LABCELL_X114_Y187_N3                ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|getptr[0]                                                                                                          ; FF_X121_Y186_N7                     ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|mem[0][2]~1                                                                                                        ; MLABCELL_X121_Y186_N33              ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|mem[1][2]~0                                                                                                        ; MLABCELL_X121_Y186_N51              ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~0                                                                                                          ; MLABCELL_X116_Y197_N18              ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~1                                                                                                          ; MLABCELL_X116_Y197_N36              ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~2                                                                                                          ; MLABCELL_X116_Y197_N21              ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~3                                                                                                          ; MLABCELL_X116_Y197_N45              ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|getptr[0]                                                                                                           ; FF_X124_Y196_N47                    ; 148     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|mem[0][0]~1                                                                                                         ; LABCELL_X124_Y196_N30               ; 145     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|mem[1][1]~0                                                                                                         ; LABCELL_X124_Y196_N3                ; 145     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~0                                                                                                          ; LABCELL_X114_Y201_N48               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~1                                                                                                          ; LABCELL_X114_Y201_N57               ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~2                                                                                                          ; MLABCELL_X115_Y201_N21              ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_ar|Decoder0~3                                                                                                          ; LABCELL_X114_Y201_N15               ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Add0~0                                                                                                              ; LABCELL_X113_Y208_N48               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Decoder0~0                                                                                                          ; LABCELL_X113_Y208_N51               ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Decoder0~1                                                                                                          ; LABCELL_X113_Y208_N9                ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Decoder0~2                                                                                                          ; LABCELL_X113_Y208_N6                ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|Mux26~0                                                                                                             ; MLABCELL_X116_Y208_N51              ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_aw|get~0                                                                                                               ; MLABCELL_X115_Y207_N3               ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_b|mem[0][0]~1                                                                                                          ; MLABCELL_X115_Y200_N21              ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_b|mem[1][0]~0                                                                                                          ; MLABCELL_X115_Y200_N33              ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_r|getptr[0]                                                                                                            ; FF_X117_Y199_N49                    ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_r|mem[0][0]~1                                                                                                          ; LABCELL_X117_Y199_N45               ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_r|mem[1][1]~0                                                                                                          ; LABCELL_X117_Y199_N27               ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Add0~0                                                                                                               ; MLABCELL_X116_Y206_N6               ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Decoder0~0                                                                                                           ; MLABCELL_X116_Y206_N51              ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Decoder0~1                                                                                                           ; MLABCELL_X116_Y206_N48              ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins|full_reg_slice:i_s2f_w|Decoder0~2                                                                                                           ; MLABCELL_X116_Y206_N9               ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~0                                                                               ; LABCELL_X124_Y208_N45               ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~1                                                                               ; LABCELL_X124_Y208_N9                ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~2                                                                               ; LABCELL_X124_Y208_N48               ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar|Decoder0~3                                                                               ; LABCELL_X124_Y208_N27               ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Add0~2                                                                                   ; MLABCELL_X131_Y208_N18              ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Decoder0~0                                                                               ; MLABCELL_X131_Y208_N21              ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Decoder0~1                                                                               ; MLABCELL_X131_Y208_N12              ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Decoder0~2                                                                               ; MLABCELL_X131_Y208_N15              ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|Mux26~0                                                                                  ; LABCELL_X136_Y208_N54               ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_aw|get~0                                                                                    ; MLABCELL_X131_Y207_N9               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_b|mem[0][4]~1                                                                               ; LABCELL_X124_Y203_N51               ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_b|mem[1][4]~0                                                                               ; LABCELL_X124_Y203_N21               ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|getptr[0]                                                                                 ; FF_X126_Y203_N43                    ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|mem[0][0]~1                                                                               ; MLABCELL_X126_Y203_N15              ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|mem[1][1]~0                                                                               ; MLABCELL_X126_Y203_N33              ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Add0~2                                                                                    ; LABCELL_X127_Y207_N36               ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Decoder0~0                                                                                ; LABCELL_X127_Y204_N33               ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Decoder0~1                                                                                ; LABCELL_X127_Y204_N15               ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w|Decoder0~2                                                                                ; LABCELL_X127_Y204_N27               ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|getptr[0]                                                                          ; FF_X74_Y175_N13                     ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|mem[0][2]~1                                                                        ; LABCELL_X74_Y175_N54                ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|mem[1][2]~0                                                                        ; LABCELL_X74_Y175_N57                ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|getptr[0]                                                                          ; FF_X74_Y163_N56                     ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|mem[0][2]~1                                                                        ; LABCELL_X74_Y163_N42                ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|mem[1][2]~0                                                                        ; LABCELL_X74_Y163_N24                ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~0                                                                          ; LABCELL_X73_Y182_N21                ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~1                                                                          ; LABCELL_X73_Y182_N18                ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~2                                                                          ; LABCELL_X73_Y182_N12                ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~3                                                                          ; LABCELL_X73_Y182_N27                ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|getptr[0]                                                                           ; FF_X71_Y165_N40                     ; 148     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|mem[0][0]~1                                                                         ; LABCELL_X71_Y165_N30                ; 145     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|mem[1][1]~0                                                                         ; LABCELL_X71_Y165_N27                ; 145     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|getptr[0]                                                                          ; FF_X72_Y178_N50                     ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|mem[0][2]~1                                                                        ; LABCELL_X72_Y178_N21                ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar|mem[1][2]~0                                                                        ; LABCELL_X72_Y178_N0                 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|getptr[0]                                                                          ; FF_X69_Y179_N55                     ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|mem[0][2]~1                                                                        ; LABCELL_X69_Y179_N45                ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_aw|mem[1][2]~0                                                                        ; LABCELL_X69_Y179_N30                ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~0                                                                          ; LABCELL_X74_Y193_N21                ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~1                                                                          ; LABCELL_X74_Y193_N24                ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~2                                                                          ; LABCELL_X74_Y193_N18                ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r|Decoder0~3                                                                          ; LABCELL_X74_Y193_N39                ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|getptr[0]                                                                           ; FF_X60_Y182_N41                     ; 148     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|mem[0][0]~1                                                                         ; LABCELL_X63_Y182_N21                ; 145     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w|mem[1][1]~0                                                                         ; LABCELL_X63_Y182_N15                ; 145     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode826w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N3                ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode843w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N36               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode853w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N30               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode863w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N15               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode873w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N0                ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode883w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N42               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode893w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N45               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode903w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N24               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode922w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N12               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode933w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N54               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode943w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N48               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode953w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N39               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode963w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N57               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode973w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N18               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode983w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N6                ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|decode_afa:decode3|w_anode993w[3]                                                                                                                                                                                         ; LABCELL_X133_Y162_N51               ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_pio_161_imbvr3i:button_pio|always1~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X137_Y193_N24              ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_pio_161_p5oy5va:led_pio|always1~0                                                                                                                                                                                                                                                                                              ; LABCELL_X138_Y198_N6                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_pio_161_wd25eay:dipsw_pio|always1~0                                                                                                                                                                                                                                                                                            ; LABCELL_X136_Y196_N6                ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oe                                                                        ; PSEUDODIFFOUT_X78_Y146_N45          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b|pdiff_out_oebar                                                                     ; PSEUDODIFFOUT_X78_Y146_N45          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oe                                                                        ; PSEUDODIFFOUT_X78_Y146_N60          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[1].b|pdiff_out_oebar                                                                     ; PSEUDODIFFOUT_X78_Y146_N60          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oe                                                                        ; PSEUDODIFFOUT_X78_Y146_N75          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[2].b|pdiff_out_oebar                                                                     ; PSEUDODIFFOUT_X78_Y146_N75          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oe                                                                        ; PSEUDODIFFOUT_X78_Y146_N30          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[3].b|pdiff_out_oebar                                                                     ; PSEUDODIFFOUT_X78_Y146_N30          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|pdiff_out_oe                                                                       ; PSEUDODIFFOUT_X78_Y177_N30          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b|pdiff_out_oebar                                                                    ; PSEUDODIFFOUT_X78_Y177_N30          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[49]                                                          ; IO12LANE_X78_Y143_N1                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[50]                                                          ; IO12LANE_X78_Y143_N1                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[51]                                                          ; IO12LANE_X78_Y143_N1                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[54]                                                          ; IO12LANE_X78_Y143_N1                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[55]                                                          ; IO12LANE_X78_Y143_N1                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[56]                                                          ; IO12LANE_X78_Y143_N1                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[57]                                                          ; IO12LANE_X78_Y143_N1                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[58]                                                          ; IO12LANE_X78_Y143_N1                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[59]                                                          ; IO12LANE_X78_Y143_N1                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[61]                                                          ; IO12LANE_X78_Y144_N2                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[62]                                                          ; IO12LANE_X78_Y144_N2                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[63]                                                          ; IO12LANE_X78_Y144_N2                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[66]                                                          ; IO12LANE_X78_Y144_N2                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[67]                                                          ; IO12LANE_X78_Y144_N2                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[68]                                                          ; IO12LANE_X78_Y144_N2                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[69]                                                          ; IO12LANE_X78_Y144_N2                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[70]                                                          ; IO12LANE_X78_Y144_N2                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[71]                                                          ; IO12LANE_X78_Y144_N2                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[73]                                                          ; IO12LANE_X78_Y145_N3                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[74]                                                          ; IO12LANE_X78_Y145_N3                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[75]                                                          ; IO12LANE_X78_Y145_N3                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[78]                                                          ; IO12LANE_X78_Y145_N3                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[79]                                                          ; IO12LANE_X78_Y145_N3                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[80]                                                          ; IO12LANE_X78_Y145_N3                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[81]                                                          ; IO12LANE_X78_Y145_N3                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[82]                                                          ; IO12LANE_X78_Y145_N3                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[83]                                                          ; IO12LANE_X78_Y145_N3                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[85]                                                          ; IO12LANE_X78_Y142_N0                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[86]                                                          ; IO12LANE_X78_Y142_N0                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[87]                                                          ; IO12LANE_X78_Y142_N0                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[90]                                                          ; IO12LANE_X78_Y142_N0                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[91]                                                          ; IO12LANE_X78_Y142_N0                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[92]                                                          ; IO12LANE_X78_Y142_N0                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[93]                                                          ; IO12LANE_X78_Y142_N0                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[94]                                                          ; IO12LANE_X78_Y142_N0                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_emif_a10_hps_161_joeahua:emif_a10_hps_0|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka:arch|ghrd_10as066n2_altera_emif_arch_nf_161_k57spka_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|l2b_oe_nonabphy[95]                                                          ; IO12LANE_X78_Y142_N0                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]~9                                                                                                                                                                                                               ; LABCELL_X72_Y161_N42                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]~5                                                                                                                                                                                                               ; LABCELL_X72_Y161_N48                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~1                                                                                                                                                                                                               ; LABCELL_X72_Y161_N54                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~0                                                                                                                                                                                                                ; LABCELL_X72_Y161_N30                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                   ; LABCELL_X73_Y161_N39                ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~1                                                                                                                                                                                                               ; LABCELL_X73_Y161_N48                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~0                                                                                                                                                                                                                ; LABCELL_X73_Y161_N51                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~2                                                                                                                                                                                                           ; LABCELL_X71_Y161_N0                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~4                                                                                                                                                                                                               ; LABCELL_X73_Y161_N36                ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                  ; LABCELL_X74_Y161_N27                ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                             ; FF_X72_Y159_N37                     ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                             ; FF_X72_Y159_N8                      ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                             ; FF_X72_Y159_N10                     ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                        ; FF_X74_Y160_N43                     ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~0                                                                                                                                                                                                   ; LABCELL_X74_Y160_N18                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~2                                                                                                                                                                                                             ; LABCELL_X71_Y163_N45                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~3                                                                                                                                                                                                             ; LABCELL_X71_Y163_N33                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~0                                                                                                                                                                                                             ; LABCELL_X71_Y163_N42                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~1                                                                                                                                                                                                              ; LABCELL_X71_Y163_N15                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                               ; LABCELL_X72_Y158_N12                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                            ; LABCELL_X71_Y158_N33                ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                             ; LABCELL_X72_Y158_N24                ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                      ; LABCELL_X72_Y159_N15                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                            ; FF_X111_Y9_N38                      ; 19      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                          ; LABCELL_X111_Y9_N21                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                               ; LABCELL_X111_Y9_N18                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                 ; LABCELL_X75_Y159_N21                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                  ; LABCELL_X77_Y154_N45                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                           ; LABCELL_X112_Y8_N15                 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                           ; LABCELL_X112_Y8_N30                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                ; MLABCELL_X105_Y5_N6                 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                    ; FF_X107_Y8_N58                      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]~1                                                                                                             ; LABCELL_X112_Y11_N6                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                ; LABCELL_X112_Y11_N57                ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                 ; FF_X112_Y8_N41                      ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                     ; LABCELL_X112_Y8_N9                  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                     ; LABCELL_X114_Y11_N57                ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                   ; LABCELL_X112_Y8_N33                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                       ; LABCELL_X112_Y8_N24                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                        ; LABCELL_X112_Y8_N6                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                      ; LABCELL_X114_Y11_N12                ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                          ; LABCELL_X112_Y11_N54                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                         ; LABCELL_X114_Y9_N3                  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                         ; LABCELL_X112_Y12_N51                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                             ; FF_X113_Y8_N28                      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                         ; LABCELL_X112_Y8_N54                 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                             ; LABCELL_X113_Y9_N42                 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                             ; LABCELL_X114_Y9_N15                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                          ; LABCELL_X114_Y9_N51                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                    ; LABCELL_X112_Y11_N36                ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                      ; MLABCELL_X115_Y12_N27               ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~0                                                                                                       ; LABCELL_X112_Y9_N15                 ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                           ; LABCELL_X111_Y11_N24                ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                           ; LABCELL_X112_Y12_N54                ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                         ; LABCELL_X112_Y11_N21                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                              ; LABCELL_X113_Y11_N54                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                             ; FF_X105_Y5_N43                      ; 41      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_packets_to_bytes:p2b|in_ready~6                                                                                                                                                                                                                                            ; LABCELL_X75_Y159_N18                ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                   ; FF_X77_Y150_N52                     ; 253     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]~9                                                                                                                                                                                                                ; MLABCELL_X65_Y175_N12               ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]~5                                                                                                                                                                                                                ; MLABCELL_X65_Y175_N54               ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~1                                                                                                                                                                                                                ; MLABCELL_X65_Y175_N24               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~0                                                                                                                                                                                                                 ; MLABCELL_X65_Y175_N30               ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                    ; MLABCELL_X65_Y174_N18               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~1                                                                                                                                                                                                                ; MLABCELL_X65_Y175_N51               ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~0                                                                                                                                                                                                                 ; MLABCELL_X65_Y175_N48               ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~2                                                                                                                                                                                                            ; MLABCELL_X65_Y175_N18               ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~4                                                                                                                                                                                                                ; MLABCELL_X65_Y174_N6                ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                   ; MLABCELL_X65_Y177_N33               ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                              ; FF_X65_Y175_N38                     ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                              ; FF_X65_Y175_N10                     ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                              ; FF_X66_Y174_N2                      ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                         ; FF_X65_Y173_N4                      ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~0                                                                                                                                                                                                    ; LABCELL_X63_Y176_N30                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~2                                                                                                                                                                                                              ; LABCELL_X61_Y174_N54                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~3                                                                                                                                                                                                              ; LABCELL_X61_Y174_N15                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~0                                                                                                                                                                                                              ; MLABCELL_X62_Y174_N54               ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~1                                                                                                                                                                                                               ; LABCELL_X63_Y174_N24                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                ; MLABCELL_X68_Y173_N15               ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                             ; MLABCELL_X68_Y173_N54               ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                              ; MLABCELL_X68_Y173_N9                ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                       ; LABCELL_X66_Y174_N48                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; FF_X126_Y2_N7                       ; 19      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                           ; LABCELL_X113_Y1_N3                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                ; MLABCELL_X126_Y2_N48                ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                  ; LABCELL_X67_Y169_N33                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                   ; LABCELL_X71_Y173_N27                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                            ; LABCELL_X124_Y5_N12                 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                            ; LABCELL_X124_Y5_N21                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                 ; LABCELL_X110_Y12_N21                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                     ; FF_X125_Y1_N59                      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]~1                                                                                                              ; LABCELL_X112_Y5_N6                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                 ; MLABCELL_X115_Y5_N48                ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                  ; FF_X124_Y2_N43                      ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                      ; LABCELL_X124_Y5_N54                 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                      ; MLABCELL_X125_Y2_N21                ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~8                                                                                                                     ; LABCELL_X124_Y5_N27                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                        ; LABCELL_X124_Y5_N18                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                         ; LABCELL_X124_Y5_N57                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                       ; LABCELL_X112_Y5_N21                 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                           ; LABCELL_X112_Y5_N18                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                          ; LABCELL_X110_Y5_N24                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                          ; MLABCELL_X125_Y2_N30                ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                              ; FF_X112_Y12_N52                     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                          ; LABCELL_X124_Y5_N30                 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                              ; LABCELL_X112_Y5_N15                 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                              ; LABCELL_X112_Y5_N36                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                           ; LABCELL_X113_Y5_N45                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                     ; LABCELL_X110_Y5_N18                 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                       ; LABCELL_X112_Y5_N33                 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]~0                                                                                                        ; MLABCELL_X105_Y2_N36                ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                            ; LABCELL_X110_Y10_N36                ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                            ; LABCELL_X110_Y10_N18                ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                          ; LABCELL_X113_Y5_N51                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                               ; LABCELL_X110_Y5_N0                  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; FF_X127_Y2_N32                      ; 41      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_packets_to_bytes:p2b|in_ready~6                                                                                                                                                                                                                                             ; LABCELL_X67_Y169_N51                ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                    ; FF_X77_Y150_N56                     ; 253     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~0                                                                                                                                                                                                                    ; LABCELL_X132_Y197_N48               ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~1                                                                                                                                                                                                                    ; LABCELL_X132_Y197_N54               ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                       ; MLABCELL_X131_Y196_N9               ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~1                                                                                                                                                                                                                   ; MLABCELL_X131_Y195_N21              ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~0                                                                                                                                                                                                                    ; MLABCELL_X131_Y195_N18              ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~2                                                                                                                                                                                                               ; MLABCELL_X131_Y198_N24              ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~3                                                                                                                                                                                                                   ; MLABCELL_X131_Y198_N36              ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                      ; MLABCELL_X131_Y196_N54              ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                 ; FF_X131_Y195_N35                    ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                 ; FF_X131_Y195_N31                    ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                            ; FF_X132_Y196_N46                    ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~0                                                                                                                                                                                                       ; MLABCELL_X131_Y199_N6               ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~2                                                                                                                                                                                                                 ; LABCELL_X132_Y197_N30               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~3                                                                                                                                                                                                                 ; LABCELL_X132_Y200_N12               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~0                                                                                                                                                                                                                 ; LABCELL_X132_Y197_N0                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~1                                                                                                                                                                                                                  ; LABCELL_X132_Y200_N54               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                   ; LABCELL_X132_Y193_N39               ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                ; LABCELL_X133_Y193_N6                ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                 ; LABCELL_X132_Y193_N48               ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                          ; LABCELL_X132_Y195_N9                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                ; FF_X111_Y3_N49                      ; 19      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                              ; LABCELL_X111_Y3_N57                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                   ; LABCELL_X111_Y3_N54                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                     ; MLABCELL_X126_Y196_N30              ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                      ; LABCELL_X133_Y134_N18               ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                               ; MLABCELL_X109_Y4_N39                ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                               ; LABCELL_X110_Y4_N42                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                    ; MLABCELL_X109_Y3_N51                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                        ; FF_X104_Y4_N10                      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                 ; LABCELL_X107_Y1_N54                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                    ; LABCELL_X107_Y1_N21                 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                     ; FF_X110_Y4_N56                      ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                         ; MLABCELL_X109_Y4_N21                ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                         ; LABCELL_X111_Y3_N9                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                       ; LABCELL_X106_Y4_N51                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                           ; LABCELL_X110_Y4_N12                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                            ; MLABCELL_X109_Y4_N30                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                          ; MLABCELL_X105_Y3_N51                ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                              ; LABCELL_X110_Y2_N6                  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                             ; LABCELL_X107_Y5_N57                 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                             ; MLABCELL_X105_Y3_N57                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                 ; FF_X110_Y2_N32                      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                             ; LABCELL_X110_Y4_N0                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                 ; LABCELL_X110_Y2_N39                 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                 ; LABCELL_X110_Y2_N36                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                              ; LABCELL_X107_Y5_N15                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                        ; LABCELL_X107_Y2_N48                 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                          ; LABCELL_X107_Y2_N15                 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~0                                                                                                           ; LABCELL_X107_Y3_N6                  ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                               ; MLABCELL_X105_Y3_N18                ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                               ; MLABCELL_X105_Y3_N36                ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                             ; MLABCELL_X105_Y3_N42                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                  ; LABCELL_X110_Y2_N27                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                 ; FF_X109_Y3_N41                      ; 42      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_packets_to_bytes:p2b|in_ready~2                                                                                                                                                                                                                                                ; MLABCELL_X126_Y196_N21              ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                              ; FF_X127_Y196_N1                     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                       ; FF_X131_Y131_N56                    ; 232     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]~10                                                                                                                                                                                                                   ; MLABCELL_X116_Y175_N48              ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]~6                                                                                                                                                                                                                    ; MLABCELL_X116_Y175_N54              ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~2                                                                                                                                                                                                                    ; MLABCELL_X116_Y174_N48              ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~1                                                                                                                                                                                                                     ; MLABCELL_X116_Y174_N36              ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                        ; MLABCELL_X116_Y173_N39              ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~1                                                                                                                                                                                                                    ; MLABCELL_X116_Y171_N57              ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~0                                                                                                                                                                                                                     ; MLABCELL_X116_Y171_N54              ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~2                                                                                                                                                                                                                ; LABCELL_X117_Y174_N24               ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~4                                                                                                                                                                                                                    ; LABCELL_X117_Y174_N9                ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                       ; MLABCELL_X119_Y173_N18              ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                  ; FF_X116_Y173_N29                    ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                  ; FF_X116_Y173_N32                    ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                  ; FF_X116_Y173_N34                    ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                             ; FF_X117_Y173_N5                     ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~0                                                                                                                                                                                                        ; LABCELL_X117_Y171_N18               ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~2                                                                                                                                                                                                                  ; LABCELL_X117_Y179_N48               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~3                                                                                                                                                                                                                  ; LABCELL_X117_Y180_N51               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~0                                                                                                                                                                                                                  ; LABCELL_X117_Y178_N0                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~1                                                                                                                                                                                                                   ; LABCELL_X117_Y179_N3                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                    ; LABCELL_X110_Y142_N18               ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                 ; LABCELL_X110_Y142_N6                ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                  ; MLABCELL_X116_Y170_N6               ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                           ; MLABCELL_X116_Y170_N3               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                 ; FF_X114_Y10_N29                     ; 19      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                               ; LABCELL_X114_Y10_N15                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                    ; LABCELL_X114_Y10_N6                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                      ; LABCELL_X120_Y166_N48               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                       ; LABCELL_X110_Y142_N57               ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                ; MLABCELL_X115_Y7_N42                ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                ; LABCELL_X113_Y10_N3                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                     ; MLABCELL_X115_Y14_N3                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                         ; FF_X113_Y14_N47                     ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                  ; LABCELL_X112_Y7_N18                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                     ; LABCELL_X112_Y7_N57                 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                      ; FF_X113_Y10_N22                     ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                          ; MLABCELL_X115_Y7_N51                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                          ; MLABCELL_X115_Y8_N30                ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                        ; MLABCELL_X115_Y7_N27                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                            ; LABCELL_X113_Y10_N30                ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                             ; MLABCELL_X115_Y7_N45                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                           ; LABCELL_X112_Y7_N21                 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                               ; LABCELL_X112_Y7_N12                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                              ; MLABCELL_X115_Y6_N9                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                              ; MLABCELL_X115_Y8_N3                 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                  ; FF_X114_Y6_N35                      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                              ; LABCELL_X113_Y10_N48                ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                  ; LABCELL_X113_Y6_N36                 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                  ; LABCELL_X113_Y6_N30                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                               ; LABCELL_X112_Y7_N54                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                         ; LABCELL_X112_Y10_N21                ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                            ; MLABCELL_X115_Y6_N48                ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                           ; MLABCELL_X125_Y3_N24                ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                ; MLABCELL_X115_Y8_N27                ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                ; MLABCELL_X115_Y8_N18                ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                              ; MLABCELL_X115_Y8_N15                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                   ; LABCELL_X112_Y7_N30                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                  ; FF_X115_Y14_N40                     ; 42      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_packets_to_bytes:p2b|in_ready~6                                                                                                                                                                                                                                                 ; LABCELL_X120_Y166_N24               ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; FF_X131_Y131_N40                    ; 256     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                        ; LABCELL_X73_Y172_N15                ; 51      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                            ; FF_X73_Y172_N4                      ; 102     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                ; FF_X68_Y166_N26                     ; 371     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                              ; MLABCELL_X65_Y167_N12               ; 192     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                          ; LABCELL_X71_Y164_N39                ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X71_Y164_N2                      ; 149     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X73_Y165_N1                      ; 76      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                            ; LABCELL_X73_Y165_N21                ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                  ; FF_X68_Y166_N55                     ; 141     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                ; MLABCELL_X68_Y166_N57               ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                              ; LABCELL_X72_Y175_N27                ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                              ; LABCELL_X72_Y175_N21                ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                              ; LABCELL_X72_Y175_N57                ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                              ; LABCELL_X72_Y175_N54                ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                              ; LABCELL_X72_Y175_N15                ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                              ; LABCELL_X72_Y175_N6                 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                              ; LABCELL_X72_Y175_N48                ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                            ; FF_X72_Y175_N44                     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                            ; FF_X72_Y175_N47                     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                            ; FF_X72_Y175_N19                     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                            ; FF_X72_Y175_N5                      ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                            ; FF_X72_Y175_N2                      ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                            ; FF_X72_Y175_N37                     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]~3                                                                                                                                                                          ; LABCELL_X72_Y175_N39                ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                             ; LABCELL_X61_Y170_N27                ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                             ; LABCELL_X57_Y169_N45                ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                             ; LABCELL_X63_Y169_N0                 ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                             ; MLABCELL_X59_Y166_N51               ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                             ; LABCELL_X57_Y166_N18                ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                             ; MLABCELL_X59_Y167_N0                ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                             ; LABCELL_X61_Y170_N45                ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                           ; FF_X61_Y170_N19                     ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                         ; LABCELL_X61_Y170_N12                ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                           ; FF_X61_Y170_N23                     ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                           ; FF_X61_Y170_N31                     ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                           ; FF_X61_Y170_N35                     ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                           ; FF_X61_Y170_N4                      ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                           ; FF_X61_Y170_N2                      ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_7uk35qa:mm_interconnect_4|altera_merlin_traffic_limiter:f2sdram_m1_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                     ; MLABCELL_X68_Y161_N3                ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                        ; LABCELL_X114_Y187_N33               ; 51      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                            ; FF_X114_Y187_N17                    ; 102     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                ; FF_X124_Y186_N8                     ; 375     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                              ; LABCELL_X124_Y186_N15               ; 196     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                          ; LABCELL_X120_Y180_N39               ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X120_Y180_N37                    ; 150     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X119_Y183_N43                    ; 77      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                            ; LABCELL_X117_Y184_N27               ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                  ; FF_X121_Y184_N8                     ; 140     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                ; MLABCELL_X121_Y184_N9               ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                              ; LABCELL_X113_Y187_N57               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                              ; LABCELL_X113_Y187_N15               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                              ; LABCELL_X113_Y187_N54               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                              ; LABCELL_X113_Y187_N33               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                              ; LABCELL_X113_Y187_N0                ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                              ; LABCELL_X113_Y187_N3                ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                              ; LABCELL_X113_Y187_N30               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                            ; FF_X113_Y187_N41                    ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                            ; FF_X113_Y187_N37                    ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                            ; FF_X113_Y187_N25                    ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                            ; FF_X113_Y187_N19                    ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                            ; FF_X113_Y187_N47                    ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                            ; FF_X113_Y187_N43                    ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]~3                                                                                                                                                                          ; LABCELL_X113_Y187_N21               ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                             ; MLABCELL_X131_Y187_N48              ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                             ; MLABCELL_X131_Y185_N12              ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                             ; MLABCELL_X131_Y185_N21              ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                             ; LABCELL_X133_Y186_N51               ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                             ; MLABCELL_X131_Y185_N39              ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                             ; MLABCELL_X131_Y185_N9               ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                             ; MLABCELL_X131_Y188_N33              ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                           ; FF_X131_Y188_N20                    ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                         ; MLABCELL_X131_Y188_N36              ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                           ; FF_X131_Y188_N23                    ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                           ; FF_X131_Y188_N55                    ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                           ; FF_X131_Y188_N58                    ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                           ; FF_X131_Y188_N17                    ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                           ; FF_X131_Y188_N14                    ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_btr2owi:mm_interconnect_3|altera_merlin_traffic_limiter:hps_m_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                          ; LABCELL_X120_Y176_N9                ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                            ; FF_X141_Y199_N7                     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                          ; LABCELL_X141_Y199_N27               ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                            ; FF_X137_Y198_N40                    ; 22      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                          ; MLABCELL_X137_Y198_N30              ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                            ; FF_X138_Y193_N11                    ; 23      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                          ; LABCELL_X138_Y193_N36               ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_008|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                            ; FF_X137_Y196_N52                    ; 22      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_008|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                          ; LABCELL_X136_Y196_N54               ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                ; FF_X142_Y195_N8                     ; 89      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                              ; LABCELL_X142_Y195_N9                ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X137_Y199_N26                    ; 99      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                            ; LABCELL_X142_Y199_N24               ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X142_Y199_N13                    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                            ; LABCELL_X142_Y199_N39               ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X139_Y198_N55                    ; 23      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                            ; LABCELL_X139_Y198_N57               ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X138_Y195_N8                     ; 21      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                            ; LABCELL_X138_Y195_N9                ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X138_Y196_N25                    ; 21      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                            ; LABCELL_X138_Y196_N27               ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                  ; FF_X142_Y198_N25                    ; 85      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                ; LABCELL_X142_Y198_N3                ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_slave_agent:ilc_avalon_slave_agent|m0_read~0                                                                                                                                                                                                                              ; LABCELL_X141_Y195_N54               ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_traffic_limiter:pb_lwh2f_m0_limiter|pending_response_count[3]~0                                                                                                                                                                                                           ; MLABCELL_X137_Y199_N6               ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_ftjk6wa:mm_interconnect_2|altera_merlin_traffic_limiter:pb_lwh2f_m0_limiter|save_dest_id~0                                                                                                                                                                                                                        ; MLABCELL_X137_Y199_N0               ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                            ; MLABCELL_X135_Y199_N18              ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                              ; MLABCELL_X135_Y199_N48              ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                            ; FF_X130_Y201_N32                    ; 90      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                          ; LABCELL_X130_Y201_N57               ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                ; FF_X138_Y202_N14                    ; 133     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                              ; LABCELL_X133_Y201_N51               ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X131_Y205_N14                    ; 63      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                            ; LABCELL_X133_Y205_N48               ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                          ; MLABCELL_X135_Y204_N9               ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X135_Y204_N40                    ; 98      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X127_Y201_N32                    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                            ; LABCELL_X127_Y201_N51               ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X129_Y201_N19                    ; 77      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                            ; MLABCELL_X129_Y201_N21              ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                              ; MLABCELL_X135_Y204_N0               ; 67      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                  ; FF_X135_Y204_N19                    ; 141     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                ; MLABCELL_X137_Y202_N9               ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                 ; LABCELL_X141_Y202_N36               ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|altera_merlin_slave_agent:pb_lwh2f_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                     ; MLABCELL_X135_Y201_N3               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                         ; LABCELL_X133_Y205_N0                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_jebzteq:mm_interconnect_1|ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux|update_grant~0                                                                                                                                                                                                             ; LABCELL_X133_Y205_N30               ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                    ; LABCELL_X122_Y196_N18               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                      ; LABCELL_X122_Y196_N30               ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                            ; FF_X120_Y196_N8                     ; 54      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0~2                                                                                                                                                                                          ; LABCELL_X120_Y197_N12               ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                ; FF_X121_Y196_N7                     ; 113     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                              ; MLABCELL_X121_Y196_N39              ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                          ; MLABCELL_X121_Y205_N39              ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X121_Y205_N2                     ; 81      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X120_Y197_N43                    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                            ; LABCELL_X120_Y197_N3                ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X119_Y197_N25                    ; 79      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                            ; MLABCELL_X119_Y197_N54              ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                              ; MLABCELL_X121_Y208_N27              ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                  ; FF_X121_Y208_N56                    ; 159     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                        ; MLABCELL_X121_Y200_N54              ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                ; MLABCELL_X121_Y200_N33              ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                         ; MLABCELL_X121_Y200_N27              ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                             ; FF_X120_Y202_N1                     ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                     ; FF_X122_Y200_N32                    ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                             ; LABCELL_X122_Y196_N33               ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                             ; LABCELL_X122_Y193_N57               ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                    ; MLABCELL_X121_Y194_N51              ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write~0                                                                                                                                                                                                                          ; MLABCELL_X121_Y188_N57              ; 144     ; Read enable                ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                         ; MLABCELL_X121_Y200_N12              ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|count~1                                                                                                                                                                                                               ; MLABCELL_X121_Y205_N27              ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                               ; FF_X121_Y205_N26                    ; 58      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|always10~5                                                                                                                                                                                                            ; LABCELL_X120_Y197_N36               ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                             ; LABCELL_X120_Y197_N18               ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|ghrd_10as066n2_altera_merlin_multiplexer_161_yufdqsa:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                         ; MLABCELL_X121_Y208_N48              ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_s5db5yi:mm_interconnect_0|ghrd_10as066n2_altera_merlin_multiplexer_161_yufdqsa:cmd_mux|update_grant~0                                                                                                                                                                                                             ; MLABCELL_X121_Y208_N6               ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                        ; MLABCELL_X68_Y178_N27               ; 53      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                            ; FF_X68_Y178_N14                     ; 104     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                ; FF_X60_Y185_N8                      ; 368     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                              ; MLABCELL_X60_Y185_N51               ; 189     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                          ; MLABCELL_X62_Y178_N9                ; 78      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X62_Y178_N7                      ; 153     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                              ; FF_X66_Y178_N26                     ; 75      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                            ; MLABCELL_X68_Y178_N15               ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                  ; FF_X60_Y180_N1                      ; 140     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                ; MLABCELL_X60_Y180_N45               ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                              ; MLABCELL_X62_Y183_N21               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                              ; MLABCELL_X62_Y183_N12               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                              ; MLABCELL_X62_Y183_N33               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                              ; MLABCELL_X62_Y183_N18               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                              ; LABCELL_X63_Y181_N51                ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                              ; MLABCELL_X62_Y183_N54               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                              ; MLABCELL_X62_Y183_N30               ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                            ; FF_X62_Y183_N53                     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                            ; FF_X62_Y183_N28                     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                            ; FF_X62_Y183_N26                     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                            ; FF_X62_Y183_N49                     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                            ; FF_X62_Y183_N11                     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                            ; FF_X62_Y183_N8                      ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]~3                                                                                                                                                                          ; MLABCELL_X62_Y183_N57               ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                             ; MLABCELL_X59_Y187_N15               ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                             ; LABCELL_X53_Y190_N48                ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                             ; LABCELL_X53_Y190_N3                 ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                             ; LABCELL_X51_Y187_N39                ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                             ; MLABCELL_X49_Y188_N57               ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                             ; LABCELL_X48_Y186_N45                ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                             ; LABCELL_X56_Y191_N15                ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                           ; FF_X59_Y187_N41                     ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                         ; LABCELL_X56_Y191_N48                ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                           ; FF_X59_Y187_N23                     ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                           ; FF_X59_Y187_N19                     ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                           ; FF_X59_Y187_N38                     ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                           ; FF_X59_Y187_N11                     ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_axi_slave_ni:arria10_hps_0_f2sdram2_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                           ; FF_X59_Y187_N8                      ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_y6u2vty:mm_interconnect_5|altera_merlin_traffic_limiter:f2sdram_m_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                      ; MLABCELL_X65_Y178_N21               ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|pulse_irq_counter_stop_comb~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X142_Y195_N48               ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state.IDLE                                                                                                                                                                                                                                                       ; FF_X141_Y192_N46                    ; 37      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state.START                                                                                                                                                                                                                                                      ; FF_X141_Y192_N37                    ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state.STORE                                                                                                                                                                                                                                                      ; FF_X141_Y192_N19                    ; 34      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state.IDLE                                                                                                                                                                                                                                                       ; FF_X139_Y194_N25                    ; 42      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state.START                                                                                                                                                                                                                                                      ; FF_X139_Y194_N31                    ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state.STORE                                                                                                                                                                                                                                                      ; FF_X139_Y194_N14                    ; 34      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                      ; FF_X106_Y6_N23                      ; 52      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3                         ; LABCELL_X112_Y4_N15                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                           ; LABCELL_X107_Y7_N15                 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0              ; LABCELL_X112_Y4_N18                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                              ; LABCELL_X111_Y6_N33                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                              ; LABCELL_X111_Y6_N30                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~14                             ; LABCELL_X111_Y6_N51                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~19                             ; LABCELL_X111_Y6_N48                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~24                             ; LABCELL_X111_Y6_N42                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9                                ; LABCELL_X107_Y7_N45                 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~1                                ; LABCELL_X111_Y7_N27                 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1                 ; LABCELL_X112_Y4_N12                 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                   ; MLABCELL_X105_Y6_N27                ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                         ; LABCELL_X106_Y6_N54                 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                       ; MLABCELL_X109_Y7_N39                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                       ; MLABCELL_X109_Y7_N0                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~11                      ; MLABCELL_X109_Y7_N15                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~16                      ; MLABCELL_X109_Y7_N12                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~21                      ; MLABCELL_X109_Y7_N36                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2         ; MLABCELL_X105_Y6_N51                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1    ; LABCELL_X112_Y4_N33                 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]           ; FF_X109_Y6_N8                       ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell ; LABCELL_X107_Y46_N18                ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]          ; FF_X109_Y6_N25                      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]           ; FF_X105_Y6_N20                      ; 72      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                    ; MLABCELL_X109_Y6_N9                 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                          ; FF_X109_Y6_N50                      ; 274     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_161_m5wqdqi:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                  ; LABCELL_X111_Y7_N48                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Summary                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+-------------+----------------+----------------------+
; Name                                                                                                                                                                           ; Location                              ; Fan-Out ; Signal Type ; Promotion Type ; Global Resource Used ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+-------------+----------------+----------------------+
; fpga_clk_100                                                                                                                                                                   ; PIN_AM10                              ; 16931   ; Global      ; Automatic      ; Global Clock Region  ;
; ghrd_10as066n2:soc_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                      ; FF_X147_Y17_N49                       ; 11958   ; Global      ; Automatic      ; Global Clock Region  ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X78_Y168_N96 ; 1       ; Global      ; Required       ; Global Clock Region  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+-------------+----------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Details                                                                                                                                                                                             ;
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                               ; Value                                                                                                                                                                                  ;
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                   ; fpga_clk_100                                                                                                                                                                           ;
;     -- Source Type                     ; I/O pad                                                                                                                                                                                ;
;     -- Source Location                 ; PIN_AM10                                                                                                                                                                               ;
;     -- Fan-Out                         ; 16931                                                                                                                                                                                  ;
;     -- Promotion Type                  ; Automatic Promotion                                                                                                                                                                    ;
;     -- Global Buffer                   ; fpga_clk_100~inputCLKENA0                                                                                                                                                              ;
;     -- Global Buffer Location          ; CLKCTRL_3A_G_I20                                                                                                                                                                       ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                 ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                    ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                   ;
;     -- Clock Region Line               ; 20                                                                                                                                                                                     ;
;                                        ;                                                                                                                                                                                        ;
; Name                                   ; ghrd_10as066n2:soc_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                              ;
;     -- Source Type                     ; Register cell                                                                                                                                                                          ;
;     -- Source Location                 ; FF_X147_Y17_N49                                                                                                                                                                        ;
;     -- Fan-Out                         ; 11958                                                                                                                                                                                  ;
;     -- Promotion Type                  ; Automatic Promotion                                                                                                                                                                    ;
;     -- Global Buffer                   ; ghrd_10as066n2:soc_inst|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                      ;
;     -- Global Buffer Location          ; CLKCTRL_3A_G_I22                                                                                                                                                                       ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                 ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                    ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                   ;
;     -- Clock Region Line               ; 22                                                                                                                                                                                     ;
;                                        ;                                                                                                                                                                                        ;
; Name                                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|h2f_rst_n[0]         ;
;     -- Source Type                     ; HPS clock resets interface                                                                                                                                                             ;
;     -- Source Location                 ; HPSINTERFACECLOCKSRESETS_X78_Y168_N96                                                                                                                                                  ;
;     -- Fan-Out                         ; 1                                                                                                                                                                                      ;
;     -- Promotion Type                  ; Required Promotion                                                                                                                                                                     ;
;     -- Global Buffer                   ; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|h2f_rst_n[0]~CLKENA0 ;
;     -- Global Buffer Location          ; CLKCTRL_2L_G_I21                                                                                                                                                                       ;
;     -- Global Signal Type              ; Global                                                                                                                                                                                 ;
;     -- Region Drivable by Buffer       ; Global Clock Region                                                                                                                                                                    ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (148, 224)                                                                                                                                                                   ;
;     -- Clock Region Line               ; 21                                                                                                                                                                                     ;
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Non-Global High Fan-Out Signals                           ;
+------------------------------+---------+------------------+
; Name                         ; Fan-Out ; Physical Fan-Out ;
+------------------------------+---------+------------------+
; altera_internal_jtag~TCKUTAP ; 1045    ; 107              ;
+------------------------------+---------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLAB cells ; MIF                                 ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b1l1:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; Single Clock ; 262144       ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2097152 ; 262144                      ; 8                           ; --                          ; --                          ; 2097152             ; 128         ; 0          ; ghrd_10as066n2_onchip_memory2_0.hex ; M20K_X102_Y167_N0, M20K_X102_Y160_N0, M20K_X108_Y160_N0, M20K_X102_Y152_N0, M20K_X108_Y159_N0, M20K_X102_Y165_N0, M20K_X102_Y148_N0, M20K_X102_Y149_N0, M20K_X108_Y164_N0, M20K_X102_Y150_N0, M20K_X108_Y161_N0, M20K_X102_Y161_N0, M20K_X108_Y147_N0, M20K_X102_Y162_N0, M20K_X102_Y147_N0, M20K_X108_Y167_N0, M20K_X140_Y181_N0, M20K_X134_Y173_N0, M20K_X134_Y187_N0, M20K_X134_Y169_N0, M20K_X134_Y182_N0, M20K_X140_Y179_N0, M20K_X140_Y171_N0, M20K_X140_Y175_N0, M20K_X140_Y150_N0, M20K_X140_Y152_N0, M20K_X140_Y151_N0, M20K_X134_Y151_N0, M20K_X140_Y180_N0, M20K_X134_Y183_N0, M20K_X140_Y170_N0, M20K_X140_Y174_N0, M20K_X134_Y156_N0, M20K_X108_Y154_N0, M20K_X108_Y151_N0, M20K_X134_Y148_N0, M20K_X134_Y158_N0, M20K_X108_Y156_N0, M20K_X134_Y155_N0, M20K_X108_Y152_N0, M20K_X140_Y147_N0, M20K_X140_Y145_N0, M20K_X134_Y146_N0, M20K_X134_Y145_N0, M20K_X140_Y162_N0, M20K_X134_Y162_N0, M20K_X134_Y161_N0, M20K_X140_Y164_N0, M20K_X102_Y154_N0, M20K_X102_Y166_N0, M20K_X108_Y165_N0, M20K_X108_Y153_N0, M20K_X108_Y166_N0, M20K_X108_Y163_N0, M20K_X102_Y163_N0, M20K_X102_Y157_N0, M20K_X102_Y153_N0, M20K_X102_Y159_N0, M20K_X108_Y162_N0, M20K_X102_Y164_N0, M20K_X108_Y158_N0, M20K_X108_Y155_N0, M20K_X134_Y153_N0, M20K_X108_Y157_N0, M20K_X134_Y163_N0, M20K_X134_Y160_N0, M20K_X140_Y163_N0, M20K_X134_Y159_N0, M20K_X134_Y172_N0, M20K_X140_Y176_N0, M20K_X134_Y174_N0, M20K_X134_Y171_N0, M20K_X134_Y164_N0, M20K_X140_Y160_N0, M20K_X140_Y166_N0, M20K_X140_Y161_N0, M20K_X140_Y158_N0, M20K_X134_Y149_N0, M20K_X140_Y155_N0, M20K_X140_Y149_N0, M20K_X140_Y183_N0, M20K_X134_Y175_N0, M20K_X134_Y166_N0, M20K_X134_Y180_N0, M20K_X140_Y172_N0, M20K_X134_Y176_N0, M20K_X140_Y165_N0, M20K_X134_Y178_N0, M20K_X134_Y186_N0, M20K_X140_Y169_N0, M20K_X140_Y168_N0, M20K_X134_Y170_N0, M20K_X134_Y168_N0, M20K_X140_Y178_N0, M20K_X134_Y165_N0, M20K_X140_Y184_N0, M20K_X140_Y182_N0, M20K_X140_Y173_N0, M20K_X140_Y185_N0, M20K_X134_Y167_N0, M20K_X134_Y177_N0, M20K_X134_Y179_N0, M20K_X134_Y147_N0, M20K_X140_Y177_N0, M20K_X140_Y148_N0, M20K_X134_Y143_N0, M20K_X140_Y146_N0, M20K_X134_Y144_N0, M20K_X134_Y181_N0, M20K_X134_Y185_N0, M20K_X140_Y167_N0, M20K_X134_Y184_N0, M20K_X140_Y154_N0, M20K_X102_Y158_N0, M20K_X134_Y157_N0, M20K_X140_Y157_N0, M20K_X134_Y154_N0, M20K_X102_Y156_N0, M20K_X140_Y159_N0, M20K_X134_Y150_N0, M20K_X102_Y151_N0, M20K_X108_Y150_N0, M20K_X108_Y148_N0, M20K_X102_Y155_N0, M20K_X134_Y152_N0, M20K_X140_Y156_N0, M20K_X108_Y149_N0, M20K_X140_Y153_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                ; M20K_X70_Y158_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                ; M20K_X70_Y173_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                ; M20K_X134_Y193_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_tom1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                ; M20K_X108_Y142_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 38,369 / 2,248,138 ( 2 % )  ;
; C27 interconnects            ; 575 / 35,203 ( 2 % )        ;
; C4 interconnects             ; 22,550 / 1,597,544 ( 1 % )  ;
; Direct links                 ; 6,984 / 2,248,138 ( < 1 % ) ;
; Global clocks                ; 3 / 32 ( 9 % )              ;
; Periphery clocks             ; 0 / 739 ( 0 % )             ;
; R3 interconnects             ; 12,123 / 758,112 ( 2 % )    ;
; R32 interconnects            ; 397 / 66,605 ( < 1 % )      ;
; R32/C27 interconnect drivers ; 476 / 239,816 ( < 1 % )     ;
; R6 interconnects             ; 21,677 / 1,488,576 ( 1 % )  ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 11 / 660 ( 2 % )            ;
; Spine clocks                 ; 16 / 990 ( 2 % )            ;
; Spine feedthroughs           ; 0 / 736 ( 0 % )             ;
+------------------------------+-----------------------------+


+---------------------------------------------------------------------------------+
; Fitter HSLP Summary                                                             ;
+--------------------------------------------------------+-----------------+------+
; Resource                                               ; Usage           ; %    ;
+--------------------------------------------------------+-----------------+------+
;                                                        ;                 ;      ;
; Programmable power technology high-speed tiles         ; 587 / 13,367    ; 4 %  ;
; Programmable power technology low-power tiles          ; 12,780 / 13,367 ; 96 % ;
;     -- low-power tiles that are used by the design     ; 2,124 / 12,780  ; 17 % ;
;     -- unused tiles (low-power)                        ; 10,656 / 12,780 ; 83 % ;
;                                                        ;                 ;      ;
; Programmable power technology high-speed LAB tiles     ; 455 / 9,417     ; 5 %  ;
; Programmable power technology low-power LAB tiles      ; 8,962 / 9,417   ; 95 % ;
;     -- low-power LAB tiles that are used by the design ; 2,049 / 8,962   ; 23 % ;
;     -- unused LAB tiles (low-power)                    ; 6,913 / 8,962   ; 77 % ;
;                                                        ;                 ;      ;
+--------------------------------------------------------+-----------------+------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[7..1]                                                       ; Unreserved                  ;
; Data[0]                                                          ; As input tri-stated         ;
; Data[31..16]                                                     ; Unreserved                  ;
; Data[15..8]                                                      ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10AS066N3F40E2SG for design "ghrd_10as066n2"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:30
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Info (12627): Pin ~ALTERA_CLKUSR~ is reserved at location AP20
Info (18163): Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock.
Info (11685): 2 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins
    Info (11684): Differential I/O pin "fpga_clk_100" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "fpga_clk_100(n)" File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 83
    Info (11684): Differential I/O pin "emif_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "emif_ref_clk(n)" File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 25
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Info (16210): Plan updated with currently enabled project assignments.
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:01
Warning (18687): The QSF assignment ENABLE_UNUSED_RX_CLOCK_WORKAROUND has been deprecated. It has been superseded by the QSF assignment PRESERVE_UNUSED_XCVR_CHANNEL.
Info (17952): Global preservation of unused RX channels is enabled. Preserving 48 unused RX channel location(s).
Info (17953): Preserved 48 unused RX channel(s).
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Info (11178): Promoted 1 clock (1 global)
    Info (13173): ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_iv4svti:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces|h2f_rst_n[0]~CLKENA0 (1 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I21
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (13173): fpga_clk_100~inputCLKENA0 (16722 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I20
    Info (13173): ghrd_10as066n2:soc_inst|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 (11753 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I22
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_k57spka.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ghrd_timing.sdc'
Warning (332049): Ignored create_clock at ghrd_timing.sdc(5): Incorrect assignment for clock.  Source node: emif_ref_clk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_timing.sdc Line: 5
    Info (332050): create_clock -name EMIF_REF_CLOCK -period 7.5 [get_ports emif_ref_clk] File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_timing.sdc Line: 5
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: soc_inst|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: soc_inst|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: soc_inst|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: soc_inst|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 20 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   41.666 altera_reserved_tck
    Info (332111):    0.937 hps_memory_mem_dqs[0]_IN
    Info (332111):    0.937 hps_memory_mem_dqs[1]_IN
    Info (332111):    0.937 hps_memory_mem_dqs[2]_IN
    Info (332111):    0.937 hps_memory_mem_dqs[3]_IN
    Info (332111):   10.000   MAIN_CLOCK
    Info (332111):    1.876 soc_inst|emif_a10_hps_0_phy_clk_0
    Info (332111):    1.876 soc_inst|emif_a10_hps_0_phy_clk_1
    Info (332111):    1.876 soc_inst|emif_a10_hps_0_phy_clk_l_0
    Info (332111):    1.876 soc_inst|emif_a10_hps_0_phy_clk_l_1
    Info (332111):    7.504 soc_inst|emif_a10_hps_0_ref_clock
    Info (332111):    0.938 soc_inst|emif_a10_hps_0_vco_clk_0
    Info (332111):    0.938 soc_inst|emif_a10_hps_0_vco_clk_1
    Info (332111):    0.938 soc_inst|emif_a10_hps_0_wf_clk_0
    Info (332111):    0.938 soc_inst|emif_a10_hps_0_wf_clk_1
    Info (332111):    0.938 soc_inst|emif_a10_hps_0_wf_clk_2
    Info (332111):    0.938 soc_inst|emif_a10_hps_0_wf_clk_3
    Info (332111):    0.938 soc_inst|emif_a10_hps_0_wf_clk_4
    Info (332111):    0.938 soc_inst|emif_a10_hps_0_wf_clk_5
    Info (332111):    0.938 soc_inst|emif_a10_hps_0_wf_clk_6
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:01:10
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:10
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:39
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:18
Info (11888): Total time spent on timing analysis during Placement is 16.19 seconds.
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X99_Y0 to location X110_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during Routing is 12.02 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:42
Info (11888): Total time spent on timing analysis during Post-Routing is 0.82 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:01:34
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SDA~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 60
Warning (12620): Input port OE of I/O output buffer "hps_i2c1_SCL~output" is not connected, but the atom is driving a bi-directional pin File: F:/QuartusWorkspaces/FMCOMMS2_A10SOC/ghrd_a10_top.v Line: 61
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file F:/QuartusWorkspaces/FMCOMMS2_A10SOC/output_files/ghrd_10as066n2.fit.smsg
Info (11793): Fitter databases successfully split.
Info: Quartus Prime Fitter was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 11068 megabytes
    Info: Processing ended: Mon Oct 23 12:13:26 2017
    Info: Elapsed time: 00:05:45
    Info: Total CPU time (on all processors): 00:15:32


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/QuartusWorkspaces/FMCOMMS2_A10SOC/output_files/ghrd_10as066n2.fit.smsg.


