V3 7
FL /home/ise/Elec._digital_1/LabFPGA2/full_adder/full_addder.vhd 2023/04/27.00:22:48 P.20131013
EN work/full_addder 1682554986 \
      FL /home/ise/Elec._digital_1/LabFPGA2/full_adder/full_addder.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/full_addder/Behavioral 1682554987 \
      FL /home/ise/Elec._digital_1/LabFPGA2/full_adder/full_addder.vhd \
      EN work/full_addder 1682554986 CP half_adder
FL /home/ise/Elec._digital_1/LabFPGA2/full_adder/half_adder.vhd 2023/04/27.00:02:39 P.20131013
EN work/half_adder 1682554984 \
      FL /home/ise/Elec._digital_1/LabFPGA2/full_adder/half_adder.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/half_adder/Behavioral 1682554985 \
      FL /home/ise/Elec._digital_1/LabFPGA2/full_adder/half_adder.vhd \
      EN work/half_adder 1682554984
