Partition Merge report for try_ddr
Wed Apr 14 10:20:10 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Partition Merge Summary                                                         ;
+------------------------------------+--------------------------------------------+
; Partition Merge Status             ; Successful - Wed Apr 14 10:20:10 2021      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; try_ddr                                    ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 9,124                                      ;
;     Total combinational functions  ; 6,030                                      ;
;     Dedicated logic registers      ; 5,742                                      ;
; Total registers                    ; 5834                                       ;
; Total pins                         ; 267                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 110,624                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 3                                          ;
+------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------+--------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                     ; Type         ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Details ;
+--------------------------+--------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ad_ch[0]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[0]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[10]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[10]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[10]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[10]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[11]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[11]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[11]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[11]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[12]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[12]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[12]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[12]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[13]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[13]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[13]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[13]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[14]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[14]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[14]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[14]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[15]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[15]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[15]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[15]                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; ad_ch[16]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[16]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[17]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[17]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[18]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[18]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[19]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[19]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[1]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[1]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[20]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[20]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[21]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[21]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[22]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[22]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[23]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[23]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[24]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[24]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[25]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[25]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[26]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[26]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[27]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[27]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[28]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[28]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[29]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[29]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[2]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[2]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[30]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[30]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[31]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[31]                ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; ad_ch[3]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[3]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[4]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[4]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[5]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[5]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[5]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[5]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[6]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[6]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[6]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[6]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[7]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[7]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[7]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[7]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[8]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[8]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[8]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[8]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[9]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[9]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; ad_ch[9]                 ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|ad_ch[9]                                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; clk_in~input             ; post-fitting ; connected ; Top            ; post-synthesis    ; clk_in                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; clk_in~input             ; post-fitting ; connected ; Top            ; post-synthesis    ; clk_in                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; data_flag~output         ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|data_flag                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; data_flag~output         ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|ad7606:ad_ctrl|data_flag                                                                                                                                                                                                                                                                                                                                                                                                                  ; N/A     ;
; data_out[0]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[0]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[0]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[0]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[10]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[10]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[10]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[10]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[11]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[11]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[11]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[11]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[12]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[12]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[12]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[12]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[13]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[13]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[13]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[13]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[14]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[14]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[14]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[14]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[15]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[15]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[15]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[15]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[16]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[16]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[16]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[16]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[17]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[17]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[17]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[17]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[18]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[18]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[18]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[18]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[19]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[19]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[19]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[19]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[1]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[1]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[1]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[1]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[20]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[20]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[20]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[20]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[21]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[21]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[21]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[21]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[22]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[22]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[22]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[22]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[23]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[23]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[23]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[23]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[24]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[24]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[24]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[24]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[25]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[25]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[25]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[25]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[26]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[26]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[26]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[26]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[27]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[27]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[27]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[27]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[28]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[28]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[28]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[28]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[29]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[29]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[29]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[29]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[2]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[2]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[2]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[2]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[30]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[30]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[30]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[30]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[31]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[31]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[31]             ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[31]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; data_out[3]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[3]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[3]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[3]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[4]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[4]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[5]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[5]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[5]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[5]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[6]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[6]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[6]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[6]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[7]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[7]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[7]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[7]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[8]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[8]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[8]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[8]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[9]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[9]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; data_out[9]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[9]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_address[0]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; local_address[0]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; local_address[10]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[10]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[10]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[10]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[11]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[11]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[11]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[11]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[12]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[12]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[12]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[12]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[13]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[13]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[13]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[13]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[14]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[14]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[14]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[14]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[15]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[15]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[15]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[15]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[16]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[16]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[16]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[16]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[17]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[17]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[17]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[17]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[18]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[18]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[18]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[18]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[19]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[19]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[19]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[19]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[1]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[1]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[1]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[1]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[20]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[20]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[20]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[20]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[21]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[21]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[21]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[21]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[22]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[22]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[22]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[22]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[23]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[23]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[23]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[23]                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; local_address[24]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; local_address[24]        ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; local_address[2]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[2]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[2]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[2]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[3]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[3]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[3]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[3]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[4]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[4]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[4]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[4]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[5]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[5]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[5]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[5]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[6]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[6]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[6]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[6]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[7]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[7]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[7]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[7]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[8]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[8]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[8]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[8]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[9]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[9]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_address[9]         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_address[9]                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_burstbegin         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_burstbegin                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_burstbegin         ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_burstbegin                                                                                                                                                                                                                                                                                                                                                              ; N/A     ;
; local_init_done~output   ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                    ; N/A     ;
; local_init_done~output   ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                    ; N/A     ;
; local_rdata[0]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[0]  ; N/A     ;
; local_rdata[0]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[0]  ; N/A     ;
; local_rdata[10]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[10] ; N/A     ;
; local_rdata[10]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[10] ; N/A     ;
; local_rdata[11]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[11] ; N/A     ;
; local_rdata[11]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[11] ; N/A     ;
; local_rdata[12]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[12] ; N/A     ;
; local_rdata[12]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[12] ; N/A     ;
; local_rdata[13]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[13] ; N/A     ;
; local_rdata[13]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[13] ; N/A     ;
; local_rdata[14]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[14] ; N/A     ;
; local_rdata[14]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[14] ; N/A     ;
; local_rdata[15]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[15] ; N/A     ;
; local_rdata[15]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[15] ; N/A     ;
; local_rdata[16]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[16] ; N/A     ;
; local_rdata[16]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[16] ; N/A     ;
; local_rdata[17]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[17] ; N/A     ;
; local_rdata[17]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[17] ; N/A     ;
; local_rdata[18]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[18] ; N/A     ;
; local_rdata[18]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[18] ; N/A     ;
; local_rdata[19]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[19] ; N/A     ;
; local_rdata[19]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[19] ; N/A     ;
; local_rdata[1]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[1]  ; N/A     ;
; local_rdata[1]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[1]  ; N/A     ;
; local_rdata[20]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[20] ; N/A     ;
; local_rdata[20]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[20] ; N/A     ;
; local_rdata[21]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[21] ; N/A     ;
; local_rdata[21]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[21] ; N/A     ;
; local_rdata[22]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[22] ; N/A     ;
; local_rdata[22]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[22] ; N/A     ;
; local_rdata[23]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[23] ; N/A     ;
; local_rdata[23]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[23] ; N/A     ;
; local_rdata[24]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[24] ; N/A     ;
; local_rdata[24]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[24] ; N/A     ;
; local_rdata[25]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[25] ; N/A     ;
; local_rdata[25]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[25] ; N/A     ;
; local_rdata[26]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[26] ; N/A     ;
; local_rdata[26]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[26] ; N/A     ;
; local_rdata[27]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[27] ; N/A     ;
; local_rdata[27]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[27] ; N/A     ;
; local_rdata[28]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[28] ; N/A     ;
; local_rdata[28]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[28] ; N/A     ;
; local_rdata[29]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[29] ; N/A     ;
; local_rdata[29]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[29] ; N/A     ;
; local_rdata[2]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[2]  ; N/A     ;
; local_rdata[2]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[2]  ; N/A     ;
; local_rdata[30]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[30] ; N/A     ;
; local_rdata[30]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[30] ; N/A     ;
; local_rdata[31]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[31] ; N/A     ;
; local_rdata[31]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[31] ; N/A     ;
; local_rdata[3]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[3]  ; N/A     ;
; local_rdata[3]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[3]  ; N/A     ;
; local_rdata[4]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[4]  ; N/A     ;
; local_rdata[4]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[4]  ; N/A     ;
; local_rdata[5]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[5]  ; N/A     ;
; local_rdata[5]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[5]  ; N/A     ;
; local_rdata[6]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[6]  ; N/A     ;
; local_rdata[6]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[6]  ; N/A     ;
; local_rdata[7]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[7]  ; N/A     ;
; local_rdata[7]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[7]  ; N/A     ;
; local_rdata[8]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[8]  ; N/A     ;
; local_rdata[8]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[8]  ; N/A     ;
; local_rdata[9]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[9]  ; N/A     ;
; local_rdata[9]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[9]  ; N/A     ;
; local_rdata_valid~output ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r                                                                                                                 ; N/A     ;
; local_rdata_valid~output ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r                                                                                                                 ; N/A     ;
; local_read_req~output    ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.MEM_READ                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; local_read_req~output    ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|state.MEM_READ                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; local_size[0]            ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_size[0]                                                                                                                                                                                                                                                                                                                                                                 ; N/A     ;
; local_size[0]            ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_size[0]                                                                                                                                                                                                                                                                                                                                                                 ; N/A     ;
; local_size[1]            ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_size[1]                                                                                                                                                                                                                                                                                                                                                                 ; N/A     ;
; local_size[1]            ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_size[1]                                                                                                                                                                                                                                                                                                                                                                 ; N/A     ;
; local_size[2]            ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; local_size[2]            ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; local_wdata[0]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[0]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[0]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[0]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[10]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[10]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[10]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[10]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[11]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[11]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[11]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[11]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[12]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[12]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[12]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[12]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[13]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[13]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[13]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[13]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[14]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[14]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[14]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[14]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[15]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[15]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[15]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[15]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[16]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[16]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[16]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[16]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[17]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[17]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[17]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[17]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[18]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[18]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[18]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[18]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[19]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[19]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[19]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[19]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[1]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[1]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[1]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[1]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[20]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[20]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[20]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[20]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[21]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[21]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[21]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[21]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[22]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[22]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[22]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[22]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[23]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[23]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[23]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[23]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[24]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[24]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[24]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[24]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[25]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[25]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[25]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[25]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[26]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[26]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[26]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[26]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[27]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[27]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[27]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[27]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[28]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[28]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[28]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[28]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[29]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[29]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[29]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[29]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[2]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[2]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[2]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[2]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[30]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[30]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[30]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[30]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[31]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[31]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[31]          ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[31]                                                                                                                                                                                                                                                                                                         ; N/A     ;
; local_wdata[3]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[3]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[3]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[3]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[4]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[4]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[5]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[5]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[5]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[5]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[6]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[6]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[6]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[6]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[7]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[7]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[7]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[7]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[8]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[8]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[8]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[8]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[9]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[9]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata[9]           ; post-fitting ; connected ; Top            ; post-synthesis    ; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|q_b[9]                                                                                                                                                                                                                                                                                                          ; N/A     ;
; local_wdata_req~output   ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; local_wdata_req~output   ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; local_write_req~output   ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_write_req                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; local_write_req~output   ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|local_write_req                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; phy_clk~output           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1]                                                                                                                                                ; N/A     ;
; rd_addr[0]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[0]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[10]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[10]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[10]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[10]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[11]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[11]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[11]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[11]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[12]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[12]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[12]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[12]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[13]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[13]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[13]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[13]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[14]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[14]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[14]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[14]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[15]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[15]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[15]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[15]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[16]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[16]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[16]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[16]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[17]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[17]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[17]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[17]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[18]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[18]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[18]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[18]                                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; rd_addr[19]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[19]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[1]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[1]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[20]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[20]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[21]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[21]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[22]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[22]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[23]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[23]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[24]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[24]              ; post-fitting ; connected ; Top            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A     ;
; rd_addr[2]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[2]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[2]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[2]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[3]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[3]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[3]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[3]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[4]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[4]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[4]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[4]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[5]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[5]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[5]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[5]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[6]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[6]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[6]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[6]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[7]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[7]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[7]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[7]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[8]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[8]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[8]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[8]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[9]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[9]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr[9]               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|rd_addr_t[9]                                                                                                                                                                                                                                                                                                                                                                                          ; N/A     ;
; rd_addr_up               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|rd_addr_up                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; rd_addr_up               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|rd_addr_up                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; rd_fifo_req~output       ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|wr_burst_data_req                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; rd_fifo_req~output       ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|wr_burst_data_req                                                                                                                                                                                                                                                                                                                                                             ; N/A     ;
; read_en~output           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|read_en                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; read_en~output           ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|addr_fetch:addr_fetch11|read_en                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; wr_addr_up               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|wr_addr_up                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; wr_addr_up               ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|mem_burst_v2:mem_burst_m0|wr_addr_up                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; write_fifo~output        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r                                                                                                                 ; N/A     ;
; write_fifo~output        ; post-fitting ; connected ; Top            ; post-synthesis    ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r                                                                                                                 ; N/A     ;
+--------------------------+--------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                      ;
+----------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                    ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements               ; 5968  ; 148              ; 3007                           ; 3                              ;
;                                              ;       ;                  ;                                ;                                ;
; Total combinational functions                ; 4945  ; 122              ; 960                            ; 3                              ;
; Logic element usage by number of LUT inputs  ;       ;                  ;                                ;                                ;
;     -- 4 input functions                     ; 2715  ; 52               ; 552                            ; 0                              ;
;     -- 3 input functions                     ; 1187  ; 35               ; 285                            ; 0                              ;
;     -- <=2 input functions                   ; 1043  ; 35               ; 123                            ; 3                              ;
;                                              ;       ;                  ;                                ;                                ;
; Logic elements by mode                       ;       ;                  ;                                ;                                ;
;     -- normal mode                           ; 4345  ; 114              ; 882                            ; 3                              ;
;     -- arithmetic mode                       ; 600   ; 8                ; 78                             ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Total registers                              ; 3102  ; 90               ; 2642                           ; 0                              ;
;     -- Dedicated logic registers             ; 3010  ; 90               ; 2642                           ; 0                              ;
;     -- I/O registers                         ; 184   ; 0                ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Virtual pins                                 ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                     ; 267   ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0     ; 0                ; 0                              ; 0                              ;
; Total memory bits                            ; 11296 ; 0                ; 99328                          ; 0                              ;
; Total RAM block bits                         ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                         ; 1     ; 0                ; 0                              ; 0                              ;
; PLL                                          ; 0     ; 0                ; 0                              ; 3                              ;
; Double Data Rate I/O Output Circuitry        ; 44    ; 0                ; 0                              ; 0                              ;
; Double Data Rate I/O Output Enable Circuitry ; 2     ; 0                ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Connections                                  ;       ;                  ;                                ;                                ;
;     -- Input Connections                     ; 3286  ; 133              ; 3747                           ; 9                              ;
;     -- Registered Input Connections          ; 2985  ; 101              ; 3053                           ; 0                              ;
;     -- Output Connections                    ; 1707  ; 334              ; 1                              ; 5133                           ;
;     -- Registered Output Connections         ; 265   ; 333              ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Internal Connections                         ;       ;                  ;                                ;                                ;
;     -- Total Connections                     ; 31301 ; 1006             ; 15081                          ; 5158                           ;
;     -- Registered Connections                ; 18209 ; 783              ; 11894                          ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; External Connections                         ;       ;                  ;                                ;                                ;
;     -- Top                                   ; 40    ; 123              ; 1556                           ; 3274                           ;
;     -- sld_hub:auto_hub                      ; 123   ; 20               ; 324                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0        ; 1556  ; 324              ; 0                              ; 1868                           ;
;     -- hard_block:auto_generated_inst        ; 3274  ; 0                ; 1868                           ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Partition Interface                          ;       ;                  ;                                ;                                ;
;     -- Input Ports                           ; 23    ; 21               ; 447                            ; 9                              ;
;     -- Output Ports                          ; 228   ; 39               ; 400                            ; 10                             ;
;     -- Bidir Ports                           ; 20    ; 0                ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Registered Ports                             ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports                ; 0     ; 4                ; 393                            ; 0                              ;
;     -- Registered Output Ports               ; 0     ; 28               ; 389                            ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Port Connectivity                            ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND             ; 0     ; 1                ; 56                             ; 0                              ;
;     -- Output Ports driven by GND            ; 0     ; 1                ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC             ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC            ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Source            ; 0     ; 1                ; 35                             ; 0                              ;
;     -- Output Ports with no Source           ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout            ; 0     ; 2                ; 40                             ; 1                              ;
;     -- Output Ports with no Fanout           ; 0     ; 15               ; 389                            ; 0                              ;
+----------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                               ; Partition ; Type          ; Location ; Status                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; ad_busy                                                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_busy                                                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_busy~input                                                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[0]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[0]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[0]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[10]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[10]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[10]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[11]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[11]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[11]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[12]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[12]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[12]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[13]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[13]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[13]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[14]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[14]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[14]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[15]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[15]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[15]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[16]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[16]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[16]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[17]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[17]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[17]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[18]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[18]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[18]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[19]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[19]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[19]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[1]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[1]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[1]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[20]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[20]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[20]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[21]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[21]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[21]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[22]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[22]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[22]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[23]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[23]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[23]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[24]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[24]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[24]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[25]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[25]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[25]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[26]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[26]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[26]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[27]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[27]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[27]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[28]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[28]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[28]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[29]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[29]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[29]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[2]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[2]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[2]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[30]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[30]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[30]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[31]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[31]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[31]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[3]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[3]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[3]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[4]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[4]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[4]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[5]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[5]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[5]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[6]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[6]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[6]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[7]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[7]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[7]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[8]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[8]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[8]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_ch[9]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_ch[9]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_ch[9]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_convstab                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_convstab                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_convstab~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_cs                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_cs                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_cs~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[0]                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[0]                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[0]~input                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[10]                                                                                                                                                                                                                                        ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[10]                                                                                                                                                                                                                                 ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[10]~input                                                                                                                                                                                                                           ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[11]                                                                                                                                                                                                                                        ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[11]                                                                                                                                                                                                                                 ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[11]~input                                                                                                                                                                                                                           ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[12]                                                                                                                                                                                                                                        ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[12]                                                                                                                                                                                                                                 ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[12]~input                                                                                                                                                                                                                           ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[13]                                                                                                                                                                                                                                        ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[13]                                                                                                                                                                                                                                 ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[13]~input                                                                                                                                                                                                                           ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[14]                                                                                                                                                                                                                                        ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[14]                                                                                                                                                                                                                                 ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[14]~input                                                                                                                                                                                                                           ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[15]                                                                                                                                                                                                                                        ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[15]                                                                                                                                                                                                                                 ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[15]~input                                                                                                                                                                                                                           ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[1]                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[1]                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[1]~input                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[2]                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[2]                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[2]~input                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[3]                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[3]                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[3]~input                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[4]                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[4]                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[4]~input                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[5]                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[5]                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[5]~input                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[6]                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[6]                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[6]~input                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[7]                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[7]                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[7]~input                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[8]                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[8]                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[8]~input                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_data[9]                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ad_data[9]                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ad_data[9]~input                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_os[0]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_os[0]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_os[0]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_os[1]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_os[1]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_os[1]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_os[2]                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_os[2]                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_os[2]~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_rd                                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_rd                                                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_rd~output                                                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; ad_reset                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ad_reset                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ad_reset~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; clk_in                                                                                                                                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- clk_in                                                                                                                                                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- clk_in~input                                                                                                                                                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_flag                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_flag                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_flag~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[0]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[0]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[0]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[10]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[10]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[10]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[11]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[11]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[11]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[12]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[12]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[12]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[13]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[13]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[13]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[14]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[14]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[14]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[15]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[15]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[15]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[16]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[16]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[16]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[17]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[17]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[17]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[18]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[18]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[18]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[19]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[19]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[19]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[1]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[1]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[1]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[20]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[20]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[20]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[21]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[21]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[21]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[22]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[22]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[22]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[23]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[23]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[23]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[24]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[24]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[24]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[25]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[25]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[25]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[26]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[26]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[26]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[27]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[27]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[27]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[28]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[28]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[28]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[29]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[29]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[29]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[2]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[2]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[2]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[30]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[30]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[30]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[31]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[31]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[31]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[3]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[3]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[3]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[4]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[4]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[4]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[5]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[5]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[5]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[6]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[6]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[6]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[7]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[7]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[7]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[8]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[8]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[8]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; data_out[9]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- data_out[9]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- data_out[9]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; first_data                                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- first_data                                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- first_data~input                                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[0]                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[0]                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[0]~output                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[10]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[10]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[10]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[11]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[11]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[11]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[12]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[12]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[12]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[13]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[13]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[13]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[14]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[14]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[14]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[15]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[15]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[15]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[16]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[16]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[16]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[17]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[17]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[17]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[18]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[18]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[18]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[19]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[19]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[19]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[1]                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[1]                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[1]~output                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[20]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[20]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[20]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[21]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[21]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[21]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[22]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[22]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[22]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[23]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[23]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[23]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[24]                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[24]                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[24]~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[2]                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[2]                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[2]~output                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[3]                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[3]                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[3]~output                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[4]                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[4]                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[4]~output                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[5]                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[5]                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[5]~output                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[6]                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[6]                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[6]~output                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[7]                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[7]                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[7]~output                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[8]                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[8]                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[8]~output                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_address[9]                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_address[9]                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_address[9]~output                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_burstbegin                                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_burstbegin                                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_burstbegin~output                                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_init_done                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_init_done                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_init_done~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[0]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[0]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[0]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[10]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[10]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[10]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[11]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[11]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[11]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[12]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[12]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[12]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[13]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[13]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[13]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[14]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[14]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[14]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[15]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[15]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[15]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[16]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[16]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[16]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[17]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[17]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[17]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[18]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[18]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[18]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[19]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[19]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[19]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[1]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[1]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[1]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[20]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[20]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[20]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[21]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[21]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[21]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[22]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[22]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[22]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[23]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[23]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[23]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[24]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[24]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[24]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[25]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[25]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[25]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[26]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[26]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[26]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[27]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[27]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[27]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[28]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[28]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[28]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[29]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[29]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[29]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[2]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[2]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[2]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[30]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[30]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[30]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[31]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[31]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[31]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[3]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[3]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[3]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[4]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[4]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[4]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[5]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[5]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[5]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[6]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[6]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[6]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[7]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[7]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[7]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[8]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[8]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[8]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata[9]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata[9]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata[9]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_rdata_valid                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_rdata_valid                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_rdata_valid~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_read_req                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_read_req                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_read_req~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_size[0]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_size[0]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_size[0]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_size[1]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_size[1]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_size[1]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_size[2]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_size[2]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_size[2]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[0]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[0]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[0]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[10]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[10]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[10]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[11]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[11]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[11]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[12]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[12]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[12]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[13]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[13]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[13]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[14]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[14]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[14]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[15]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[15]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[15]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[16]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[16]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[16]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[17]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[17]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[17]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[18]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[18]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[18]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[19]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[19]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[19]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[1]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[1]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[1]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[20]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[20]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[20]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[21]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[21]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[21]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[22]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[22]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[22]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[23]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[23]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[23]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[24]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[24]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[24]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[25]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[25]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[25]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[26]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[26]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[26]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[27]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[27]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[27]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[28]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[28]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[28]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[29]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[29]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[29]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[2]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[2]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[2]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[30]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[30]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[30]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[31]                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[31]                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[31]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[3]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[3]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[3]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[4]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[4]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[4]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[5]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[5]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[5]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[6]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[6]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[6]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[7]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[7]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[7]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[8]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[8]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[8]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata[9]                                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata[9]                                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata[9]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_wdata_req                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_wdata_req                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_wdata_req~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; local_write_req                                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_write_req                                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_write_req~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[0]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[0]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[0]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[10]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[10]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[10]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[11]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[11]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[11]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[12]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[12]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[12]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[13]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[13]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[13]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[14]                                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[14]                                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[14]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[1]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[1]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[1]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[2]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[2]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[2]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[3]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[3]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[3]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[4]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[4]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[4]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[5]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[5]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[5]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[6]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[6]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[6]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[7]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[7]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[7]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[8]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[8]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[8]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_addr[9]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[9]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[9]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_ba[0]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ba[0]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ba[0]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_ba[1]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ba[1]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ba[1]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_ba[2]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ba[2]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ba[2]~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_cas_n                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_cas_n                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_cas_n~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_cke[0]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_cke[0]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_cke[0]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_clk[0]                                                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_clk[0]                                                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- mem_clk[0]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_clk_n[0]                                                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_clk_n[0]                                                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- mem_clk_n[0]~output                                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_cs_n[0]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_cs_n[0]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_cs_n[0]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dm[0]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_dm[0]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dm[0].dm_obuf              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dm[1]                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_dm[1]                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dm[1].dm_obuf              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[0]                                                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[0]                                                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[10]                                                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[10]                                                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[11]                                                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[11]                                                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[12]                                                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[12]                                                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[13]                                                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[13]                                                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[14]                                                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[14]                                                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[15]                                                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[15]                                                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[1]                                                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[1]                                                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[2]                                                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[2]                                                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[3]                                                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[3]                                                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[4]                                                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[4]                                                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[5]                                                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[5]                                                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[6]                                                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[6]                                                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[7]                                                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[7]                                                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[8]                                                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[8]                                                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dq[9]                                                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[9]                                                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dqs[0]                                                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dqs[0]                                                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs[0].dqs_obuf            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_dqs[1]                                                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dqs[1]                                                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs[1].dqs_obuf            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_odt[0]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_odt[0]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_odt[0]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_ras_n                                                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ras_n                                                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ras_n~output                                                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; mem_we_n                                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_we_n                                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_we_n~output                                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; phy_clk                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- phy_clk                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- phy_clk~output                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[0]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[0]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[0]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[10]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[10]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[10]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[11]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[11]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[11]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[12]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[12]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[12]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[13]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[13]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[13]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[14]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[14]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[14]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[15]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[15]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[15]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[16]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[16]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[16]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[17]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[17]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[17]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[18]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[18]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[18]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[19]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[19]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[19]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[1]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[1]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[1]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[20]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[20]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[20]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[21]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[21]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[21]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[22]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[22]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[22]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[23]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[23]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[23]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[24]                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[24]                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[24]~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[2]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[2]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[2]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[3]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[3]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[3]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[4]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[4]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[4]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[5]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[5]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[5]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[6]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[6]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[6]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[7]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[7]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[7]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[8]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[8]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[8]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr[9]                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr[9]                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr[9]~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_addr_up                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_addr_up                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_addr_up~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; rd_fifo_req                                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_fifo_req                                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_fifo_req~output                                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; read_en                                                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- read_en                                                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- read_en~output                                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; reset                                                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- reset                                                                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- reset~input                                                                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; wr_addr_up                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_addr_up                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_addr_up~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
; write_fifo                                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- write_fifo                                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- write_fifo~output                                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                    ;           ;               ;          ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 9,124                                                                                                                                                                                                                                                                                                      ;
;                                             ;                                                                                                                                                                                                                                                                                                            ;
; Total combinational functions               ; 6030                                                                                                                                                                                                                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                                                                                                                                                            ;
;     -- 4 input functions                    ; 3319                                                                                                                                                                                                                                                                                                       ;
;     -- 3 input functions                    ; 1507                                                                                                                                                                                                                                                                                                       ;
;     -- <=2 input functions                  ; 1204                                                                                                                                                                                                                                                                                                       ;
;                                             ;                                                                                                                                                                                                                                                                                                            ;
; Logic elements by mode                      ;                                                                                                                                                                                                                                                                                                            ;
;     -- normal mode                          ; 5344                                                                                                                                                                                                                                                                                                       ;
;     -- arithmetic mode                      ; 686                                                                                                                                                                                                                                                                                                        ;
;                                             ;                                                                                                                                                                                                                                                                                                            ;
; Total registers                             ; 5834                                                                                                                                                                                                                                                                                                       ;
;     -- Dedicated logic registers            ; 5742                                                                                                                                                                                                                                                                                                       ;
;     -- I/O registers                        ; 184                                                                                                                                                                                                                                                                                                        ;
;                                             ;                                                                                                                                                                                                                                                                                                            ;
; I/O pins                                    ; 267                                                                                                                                                                                                                                                                                                        ;
; Total memory bits                           ; 110624                                                                                                                                                                                                                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                                                                                                                                                                                          ;
; Total PLLs                                  ; 3                                                                                                                                                                                                                                                                                                          ;
;     -- PLLs                                 ; 3                                                                                                                                                                                                                                                                                                          ;
;                                             ;                                                                                                                                                                                                                                                                                                            ;
; Maximum fan-out node                        ; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] ;
; Maximum fan-out                             ; 4928                                                                                                                                                                                                                                                                                                       ;
; Total fan-out                               ; 44894                                                                                                                                                                                                                                                                                                      ;
; Average fan-out                             ; 3.53                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ad_top:ad_top11|fifo_50_1667:comb_6|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_l4j1:auto_generated|altsyncram_fj31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 16           ; 4            ; 32           ; 128   ; None ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 256          ; 33           ; 256          ; 33           ; 8448  ; None ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 12           ; 16           ; 12           ; 192   ; None ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 16           ; 45           ; 16           ; 45           ; 720   ; None ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 64           ; 2            ; 64           ; 2            ; 128   ; None ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; None ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 64           ; 2            ; 64           ; 2            ; 128   ; None ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; None ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32    ; None ;
; ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1224:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 512          ; 194          ; 512          ; 194          ; 99328 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Apr 14 10:20:05 2021
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off try_ddr -c try_ddr --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 389 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 6 LCELL
Warning (15899): PLL "ddr_addr_top:ddr_addr_top11|ddr_test2:ddr_test211|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "first_data"
Info (21057): Implemented 10038 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 228 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 9395 logic cells
    Info (21064): Implemented 322 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4677 megabytes
    Info: Processing ended: Wed Apr 14 10:20:11 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


