<session jtag_chain="USB-Blaster [1-1.1]" jtag_device="@1: EP3C120/EP4CE115 (0x020F70DD)" sof_file="output_files/axi4-tlm.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="signaltap_megafunction_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_expanded="true" name="signaltap_megafunction_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="2" version="6"/>
    <signal_set is_expanded="true" name="signal_set: 2014/04/18 16:55:24  #0">
      <clock name="tester:bist|stp:i_bist_logicAnalyser|acq_clk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="AUTO" reserved_data_nodes="128" reserved_trigger_nodes="1" sample_depth="4096" trigger_in_enable="yes" trigger_in_node="tester:bist|stp:i_bist_logicAnalyser|trigger_in" trigger_in_tap_mode="classic" trigger_out_enable="no" trigger_out_node=""/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_trigger_in[0]" name="acq_trigger_in[0]" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire alias="lastTransaction" name="acq_data_in[0]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[1]" name="acq_data_in[1]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[2]" name="acq_data_in[2]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[3]" name="acq_data_in[3]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[4]" name="acq_data_in[4]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[5]" name="acq_data_in[5]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[6]" name="acq_data_in[6]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[7]" name="acq_data_in[7]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[8]" name="acq_data_in[8]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[9]" name="acq_data_in[9]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[10]" name="acq_data_in[10]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[11]" name="acq_data_in[11]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[12]" name="acq_data_in[12]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[13]" name="acq_data_in[13]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[14]" name="acq_data_in[14]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[15]" name="acq_data_in[15]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[16]" name="acq_data_in[16]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[17]" name="acq_data_in[17]" tap_mode="classic"/>
          <wire alias="clk" name="acq_data_in[18]" tap_mode="classic"/>
          <wire alias="reset" name="acq_data_in[19]" tap_mode="classic"/>
          <wire alias="irq_write" name="acq_data_in[20]" tap_mode="classic"/>
          <wire alias="axiMaster_in.tReady" name="acq_data_in[21]" tap_mode="classic"/>
          <wire alias="axiMaster_out.tValid" name="acq_data_in[22]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[23]" name="acq_data_in[23]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[24]" name="acq_data_in[24]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[25]" name="acq_data_in[25]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[26]" name="acq_data_in[26]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[27]" name="acq_data_in[27]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[28]" name="acq_data_in[28]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[29]" name="acq_data_in[29]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[30]" name="acq_data_in[30]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[31]" name="acq_data_in[31]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[32]" name="acq_data_in[32]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[33]" name="acq_data_in[33]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[34]" name="acq_data_in[34]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[35]" name="acq_data_in[35]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[36]" name="acq_data_in[36]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[37]" name="acq_data_in[37]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[38]" name="acq_data_in[38]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[39]" name="acq_data_in[39]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[40]" name="acq_data_in[40]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[41]" name="acq_data_in[41]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[42]" name="acq_data_in[42]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[43]" name="acq_data_in[43]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[44]" name="acq_data_in[44]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[45]" name="acq_data_in[45]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[46]" name="acq_data_in[46]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[47]" name="acq_data_in[47]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[48]" name="acq_data_in[48]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[49]" name="acq_data_in[49]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[50]" name="acq_data_in[50]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[51]" name="acq_data_in[51]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[52]" name="acq_data_in[52]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[53]" name="acq_data_in[53]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[54]" name="acq_data_in[54]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[55]" name="acq_data_in[55]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[56]" name="acq_data_in[56]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[57]" name="acq_data_in[57]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[58]" name="acq_data_in[58]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[59]" name="acq_data_in[59]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[60]" name="acq_data_in[60]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[61]" name="acq_data_in[61]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[62]" name="acq_data_in[62]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[63]" name="acq_data_in[63]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[64]" name="acq_data_in[64]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[65]" name="acq_data_in[65]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[66]" name="acq_data_in[66]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[67]" name="acq_data_in[67]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[68]" name="acq_data_in[68]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[69]" name="acq_data_in[69]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[70]" name="acq_data_in[70]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[71]" name="acq_data_in[71]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[72]" name="acq_data_in[72]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[73]" name="acq_data_in[73]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[74]" name="acq_data_in[74]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[75]" name="acq_data_in[75]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[76]" name="acq_data_in[76]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[77]" name="acq_data_in[77]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[78]" name="acq_data_in[78]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[79]" name="acq_data_in[79]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[80]" name="acq_data_in[80]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[81]" name="acq_data_in[81]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[82]" name="acq_data_in[82]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[83]" name="acq_data_in[83]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[84]" name="acq_data_in[84]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[85]" name="acq_data_in[85]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[86]" name="acq_data_in[86]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[87]" name="acq_data_in[87]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[88]" name="acq_data_in[88]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[89]" name="acq_data_in[89]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[90]" name="acq_data_in[90]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[91]" name="acq_data_in[91]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[92]" name="acq_data_in[92]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[93]" name="acq_data_in[93]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[94]" name="acq_data_in[94]" tap_mode="classic"/>
          <wire alias="axiMaster_out.tLast" name="acq_data_in[95]" tap_mode="classic"/>
          <wire alias="writeRequest.trigger" name="acq_data_in[96]" tap_mode="classic"/>
          <wire alias="writeResponse.trigger" name="acq_data_in[97]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[98]" name="acq_data_in[98]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[99]" name="acq_data_in[99]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[100]" name="acq_data_in[100]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[101]" name="acq_data_in[101]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[102]" name="acq_data_in[102]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[103]" name="acq_data_in[103]" tap_mode="classic"/>
          <wire alias="locked" name="acq_data_in[104]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[105]" name="acq_data_in[105]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[106]" name="acq_data_in[106]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[107]" name="acq_data_in[107]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[108]" name="acq_data_in[108]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[109]" name="acq_data_in[109]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[110]" name="acq_data_in[110]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[111]" name="acq_data_in[111]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[112]" name="acq_data_in[112]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[113]" name="acq_data_in[113]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[114]" name="acq_data_in[114]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[115]" name="acq_data_in[115]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[116]" name="acq_data_in[116]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[117]" name="acq_data_in[117]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[118]" name="acq_data_in[118]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[119]" name="acq_data_in[119]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[120]" name="acq_data_in[120]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[121]" name="acq_data_in[121]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[122]" name="acq_data_in[122]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[123]" name="acq_data_in[123]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[124]" name="acq_data_in[124]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[125]" name="acq_data_in[125]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[126]" name="acq_data_in[126]" tap_mode="classic"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[127]" name="acq_data_in[127]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec/>
      </signal_vec>
      <presentation>
        <data_view>
          <net name="acq_data_in[0]"/>
          <bus mnemonics="" name="acq_data_in[1..17]" order="lsb_to_msb" state="collapse" type="unknown">
            <net name="acq_data_in[1]"/>
            <net name="acq_data_in[2]"/>
            <net name="acq_data_in[3]"/>
            <net name="acq_data_in[4]"/>
            <net name="acq_data_in[5]"/>
            <net name="acq_data_in[6]"/>
            <net name="acq_data_in[7]"/>
            <net name="acq_data_in[8]"/>
            <net name="acq_data_in[9]"/>
            <net name="acq_data_in[10]"/>
            <net name="acq_data_in[11]"/>
            <net name="acq_data_in[12]"/>
            <net name="acq_data_in[13]"/>
            <net name="acq_data_in[14]"/>
            <net name="acq_data_in[15]"/>
            <net name="acq_data_in[16]"/>
            <net name="acq_data_in[17]"/>
          </bus>
          <net name="acq_data_in[18]"/>
          <net name="acq_data_in[19]"/>
          <net name="acq_data_in[20]"/>
          <net name="acq_data_in[21]"/>
          <net name="acq_data_in[22]"/>
          <bus alias="axiMaster_out.tData" mnemonics="" name="acq_data_in[23..54]" order="lsb_to_msb" state="collapse" type="unknown">
            <net name="acq_data_in[23]"/>
            <net name="acq_data_in[24]"/>
            <net name="acq_data_in[25]"/>
            <net name="acq_data_in[26]"/>
            <net name="acq_data_in[27]"/>
            <net name="acq_data_in[28]"/>
            <net name="acq_data_in[29]"/>
            <net name="acq_data_in[30]"/>
            <net name="acq_data_in[31]"/>
            <net name="acq_data_in[32]"/>
            <net name="acq_data_in[33]"/>
            <net name="acq_data_in[34]"/>
            <net name="acq_data_in[35]"/>
            <net name="acq_data_in[36]"/>
            <net name="acq_data_in[37]"/>
            <net name="acq_data_in[38]"/>
            <net name="acq_data_in[39]"/>
            <net name="acq_data_in[40]"/>
            <net name="acq_data_in[41]"/>
            <net name="acq_data_in[42]"/>
            <net name="acq_data_in[43]"/>
            <net name="acq_data_in[44]"/>
            <net name="acq_data_in[45]"/>
            <net name="acq_data_in[46]"/>
            <net name="acq_data_in[47]"/>
            <net name="acq_data_in[48]"/>
            <net name="acq_data_in[49]"/>
            <net name="acq_data_in[50]"/>
            <net name="acq_data_in[51]"/>
            <net name="acq_data_in[52]"/>
            <net name="acq_data_in[53]"/>
            <net name="acq_data_in[54]"/>
          </bus>
          <bus alias="prbs" mnemonics="" name="acq_data_in[55..86]" order="lsb_to_msb" state="collapse" type="unknown">
            <net name="acq_data_in[55]"/>
            <net name="acq_data_in[56]"/>
            <net name="acq_data_in[57]"/>
            <net name="acq_data_in[58]"/>
            <net name="acq_data_in[59]"/>
            <net name="acq_data_in[60]"/>
            <net name="acq_data_in[61]"/>
            <net name="acq_data_in[62]"/>
            <net name="acq_data_in[63]"/>
            <net name="acq_data_in[64]"/>
            <net name="acq_data_in[65]"/>
            <net name="acq_data_in[66]"/>
            <net name="acq_data_in[67]"/>
            <net name="acq_data_in[68]"/>
            <net name="acq_data_in[69]"/>
            <net name="acq_data_in[70]"/>
            <net name="acq_data_in[71]"/>
            <net name="acq_data_in[72]"/>
            <net name="acq_data_in[73]"/>
            <net name="acq_data_in[74]"/>
            <net name="acq_data_in[75]"/>
            <net name="acq_data_in[76]"/>
            <net name="acq_data_in[77]"/>
            <net name="acq_data_in[78]"/>
            <net name="acq_data_in[79]"/>
            <net name="acq_data_in[80]"/>
            <net name="acq_data_in[81]"/>
            <net name="acq_data_in[82]"/>
            <net name="acq_data_in[83]"/>
            <net name="acq_data_in[84]"/>
            <net name="acq_data_in[85]"/>
            <net name="acq_data_in[86]"/>
          </bus>
          <bus mnemonics="" name="acq_data_in[87..94]" order="lsb_to_msb" state="collapse" type="unknown">
            <net name="acq_data_in[87]"/>
            <net name="acq_data_in[88]"/>
            <net name="acq_data_in[89]"/>
            <net name="acq_data_in[90]"/>
            <net name="acq_data_in[91]"/>
            <net name="acq_data_in[92]"/>
            <net name="acq_data_in[93]"/>
            <net name="acq_data_in[94]"/>
          </bus>
          <net name="acq_data_in[95]"/>
          <net name="acq_data_in[96]"/>
          <net name="acq_data_in[97]"/>
          <bus alias="axiTxFSM" mnemonics="" name="acq_data_in[98..99]" order="lsb_to_msb" state="collapse" type="unknown">
            <net name="acq_data_in[98]"/>
            <net name="acq_data_in[99]"/>
          </bus>
          <bus alias="porCnt" mnemonics="" name="acq_data_in[100..103]" order="lsb_to_msb" state="collapse" type="unknown">
            <net name="acq_data_in[100]"/>
            <net name="acq_data_in[101]"/>
            <net name="acq_data_in[102]"/>
            <net name="acq_data_in[103]"/>
          </bus>
          <net name="acq_data_in[104]"/>
          <bus mnemonics="" name="acq_data_in[105..127]" order="lsb_to_msb" state="collapse" type="unknown">
            <net name="acq_data_in[105]"/>
            <net name="acq_data_in[106]"/>
            <net name="acq_data_in[107]"/>
            <net name="acq_data_in[108]"/>
            <net name="acq_data_in[109]"/>
            <net name="acq_data_in[110]"/>
            <net name="acq_data_in[111]"/>
            <net name="acq_data_in[112]"/>
            <net name="acq_data_in[113]"/>
            <net name="acq_data_in[114]"/>
            <net name="acq_data_in[115]"/>
            <net name="acq_data_in[116]"/>
            <net name="acq_data_in[117]"/>
            <net name="acq_data_in[118]"/>
            <net name="acq_data_in[119]"/>
            <net name="acq_data_in[120]"/>
            <net name="acq_data_in[121]"/>
            <net name="acq_data_in[122]"/>
            <net name="acq_data_in[123]"/>
            <net name="acq_data_in[124]"/>
            <net name="acq_data_in[125]"/>
            <net name="acq_data_in[126]"/>
            <net name="acq_data_in[127]"/>
          </bus>
        </data_view>
        <setup_view>
          <net name="acq_data_in[0]"/>
          <bus name="acq_data_in[1..17]" state="collapse" type="unknown">
            <net name="acq_data_in[1]"/>
            <net name="acq_data_in[2]"/>
            <net name="acq_data_in[3]"/>
            <net name="acq_data_in[4]"/>
            <net name="acq_data_in[5]"/>
            <net name="acq_data_in[6]"/>
            <net name="acq_data_in[7]"/>
            <net name="acq_data_in[8]"/>
            <net name="acq_data_in[9]"/>
            <net name="acq_data_in[10]"/>
            <net name="acq_data_in[11]"/>
            <net name="acq_data_in[12]"/>
            <net name="acq_data_in[13]"/>
            <net name="acq_data_in[14]"/>
            <net name="acq_data_in[15]"/>
            <net name="acq_data_in[16]"/>
            <net name="acq_data_in[17]"/>
          </bus>
          <net name="acq_data_in[18]"/>
          <net name="acq_data_in[19]"/>
          <net name="acq_data_in[20]"/>
          <net name="acq_data_in[21]"/>
          <net name="acq_data_in[22]"/>
          <bus alias="axiMaster_out.tData" name="acq_data_in[23..54]" state="collapse" type="unknown">
            <net name="acq_data_in[23]"/>
            <net name="acq_data_in[24]"/>
            <net name="acq_data_in[25]"/>
            <net name="acq_data_in[26]"/>
            <net name="acq_data_in[27]"/>
            <net name="acq_data_in[28]"/>
            <net name="acq_data_in[29]"/>
            <net name="acq_data_in[30]"/>
            <net name="acq_data_in[31]"/>
            <net name="acq_data_in[32]"/>
            <net name="acq_data_in[33]"/>
            <net name="acq_data_in[34]"/>
            <net name="acq_data_in[35]"/>
            <net name="acq_data_in[36]"/>
            <net name="acq_data_in[37]"/>
            <net name="acq_data_in[38]"/>
            <net name="acq_data_in[39]"/>
            <net name="acq_data_in[40]"/>
            <net name="acq_data_in[41]"/>
            <net name="acq_data_in[42]"/>
            <net name="acq_data_in[43]"/>
            <net name="acq_data_in[44]"/>
            <net name="acq_data_in[45]"/>
            <net name="acq_data_in[46]"/>
            <net name="acq_data_in[47]"/>
            <net name="acq_data_in[48]"/>
            <net name="acq_data_in[49]"/>
            <net name="acq_data_in[50]"/>
            <net name="acq_data_in[51]"/>
            <net name="acq_data_in[52]"/>
            <net name="acq_data_in[53]"/>
            <net name="acq_data_in[54]"/>
          </bus>
          <bus alias="prbs" name="acq_data_in[55..86]" state="collapse" type="unknown">
            <net name="acq_data_in[55]"/>
            <net name="acq_data_in[56]"/>
            <net name="acq_data_in[57]"/>
            <net name="acq_data_in[58]"/>
            <net name="acq_data_in[59]"/>
            <net name="acq_data_in[60]"/>
            <net name="acq_data_in[61]"/>
            <net name="acq_data_in[62]"/>
            <net name="acq_data_in[63]"/>
            <net name="acq_data_in[64]"/>
            <net name="acq_data_in[65]"/>
            <net name="acq_data_in[66]"/>
            <net name="acq_data_in[67]"/>
            <net name="acq_data_in[68]"/>
            <net name="acq_data_in[69]"/>
            <net name="acq_data_in[70]"/>
            <net name="acq_data_in[71]"/>
            <net name="acq_data_in[72]"/>
            <net name="acq_data_in[73]"/>
            <net name="acq_data_in[74]"/>
            <net name="acq_data_in[75]"/>
            <net name="acq_data_in[76]"/>
            <net name="acq_data_in[77]"/>
            <net name="acq_data_in[78]"/>
            <net name="acq_data_in[79]"/>
            <net name="acq_data_in[80]"/>
            <net name="acq_data_in[81]"/>
            <net name="acq_data_in[82]"/>
            <net name="acq_data_in[83]"/>
            <net name="acq_data_in[84]"/>
            <net name="acq_data_in[85]"/>
            <net name="acq_data_in[86]"/>
          </bus>
          <bus name="acq_data_in[87..94]" state="collapse" type="unknown">
            <net name="acq_data_in[87]"/>
            <net name="acq_data_in[88]"/>
            <net name="acq_data_in[89]"/>
            <net name="acq_data_in[90]"/>
            <net name="acq_data_in[91]"/>
            <net name="acq_data_in[92]"/>
            <net name="acq_data_in[93]"/>
            <net name="acq_data_in[94]"/>
          </bus>
          <net name="acq_data_in[95]"/>
          <net name="acq_data_in[96]"/>
          <net name="acq_data_in[97]"/>
          <bus alias="axiTxFSM" name="acq_data_in[98..99]" state="collapse" type="unknown">
            <net name="acq_data_in[98]"/>
            <net name="acq_data_in[99]"/>
          </bus>
          <bus alias="porCnt" name="acq_data_in[100..103]" state="collapse" type="unknown">
            <net name="acq_data_in[100]"/>
            <net name="acq_data_in[101]"/>
            <net name="acq_data_in[102]"/>
            <net name="acq_data_in[103]"/>
          </bus>
          <net name="acq_data_in[104]"/>
          <bus name="acq_data_in[105..127]" state="collapse" type="unknown">
            <net name="acq_data_in[105]"/>
            <net name="acq_data_in[106]"/>
            <net name="acq_data_in[107]"/>
            <net name="acq_data_in[108]"/>
            <net name="acq_data_in[109]"/>
            <net name="acq_data_in[110]"/>
            <net name="acq_data_in[111]"/>
            <net name="acq_data_in[112]"/>
            <net name="acq_data_in[113]"/>
            <net name="acq_data_in[114]"/>
            <net name="acq_data_in[115]"/>
            <net name="acq_data_in[116]"/>
            <net name="acq_data_in[117]"/>
            <net name="acq_data_in[118]"/>
            <net name="acq_data_in[119]"/>
            <net name="acq_data_in[120]"/>
            <net name="acq_data_in[121]"/>
            <net name="acq_data_in[122]"/>
            <net name="acq_data_in[123]"/>
            <net name="acq_data_in[124]"/>
            <net name="acq_data_in[125]"/>
            <net name="acq_data_in[126]"/>
            <net name="acq_data_in[127]"/>
          </bus>
          <net name="acq_trigger_in[0]"/>
        </setup_view>
      </presentation>
      <trigger CRC="1EAEA6CB" gap_record="true" is_expanded="true" name="trigger: 2014/04/18 16:55:24  #1" record_data_gap="true" storage_mode="off" storage_qualifier_port_is_pin="false" storage_qualifier_port_tap_mode="classic">
        <power_up_trigger/>
        <events>
          <level type="basic"><power_up>
            </power_up>
          </level>
        </events>
        <storage_qualifier>
          <transitional><pwr_up_transitional/>
          </transitional>
        </storage_qualifier>
        <storage_qualifier_events>
          <storage_qualifier_level>
            <power_up>
            </power_up>
          </storage_qualifier_level>
          <storage_qualifier_level>
            <power_up>
            </power_up>
          </storage_qualifier_level>
          <storage_qualifier_level>
            <power_up>
            </power_up>
          </storage_qualifier_level>
          <transitional>
            <pwr_up_transitional/>
          </transitional>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2014/04/18 16:55:24  #0">
      <clock name="tester:bist|stp:i_bist_logicAnalyser|acq_clk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="4096" trigger_in_enable="yes" trigger_in_node="tester:bist|stp:i_bist_logicAnalyser|trigger_in" trigger_in_tap_mode="classic" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_trigger_in[0]" name="acq_trigger_in[0]" tap_mode="classic" type="unknown"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire alias="lastTransaction" name="acq_data_in[0]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[1]" name="acq_data_in[1]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[2]" name="acq_data_in[2]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[3]" name="acq_data_in[3]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[4]" name="acq_data_in[4]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[5]" name="acq_data_in[5]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[6]" name="acq_data_in[6]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[7]" name="acq_data_in[7]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[8]" name="acq_data_in[8]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[9]" name="acq_data_in[9]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[10]" name="acq_data_in[10]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[11]" name="acq_data_in[11]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[12]" name="acq_data_in[12]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[13]" name="acq_data_in[13]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[14]" name="acq_data_in[14]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[15]" name="acq_data_in[15]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[16]" name="acq_data_in[16]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[17]" name="acq_data_in[17]" tap_mode="classic" type="unknown"/>
          <wire alias="clk" name="acq_data_in[18]" tap_mode="classic" type="unknown"/>
          <wire alias="reset" name="acq_data_in[19]" tap_mode="classic" type="unknown"/>
          <wire alias="irq_write" name="acq_data_in[20]" tap_mode="classic" type="unknown"/>
          <wire alias="axiMaster_in.tReady" name="acq_data_in[21]" tap_mode="classic" type="unknown"/>
          <wire alias="axiMaster_out.tValid" name="acq_data_in[22]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[23]" name="acq_data_in[23]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[24]" name="acq_data_in[24]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[25]" name="acq_data_in[25]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[26]" name="acq_data_in[26]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[27]" name="acq_data_in[27]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[28]" name="acq_data_in[28]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[29]" name="acq_data_in[29]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[30]" name="acq_data_in[30]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[31]" name="acq_data_in[31]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[32]" name="acq_data_in[32]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[33]" name="acq_data_in[33]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[34]" name="acq_data_in[34]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[35]" name="acq_data_in[35]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[36]" name="acq_data_in[36]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[37]" name="acq_data_in[37]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[38]" name="acq_data_in[38]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[39]" name="acq_data_in[39]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[40]" name="acq_data_in[40]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[41]" name="acq_data_in[41]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[42]" name="acq_data_in[42]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[43]" name="acq_data_in[43]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[44]" name="acq_data_in[44]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[45]" name="acq_data_in[45]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[46]" name="acq_data_in[46]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[47]" name="acq_data_in[47]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[48]" name="acq_data_in[48]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[49]" name="acq_data_in[49]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[50]" name="acq_data_in[50]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[51]" name="acq_data_in[51]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[52]" name="acq_data_in[52]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[53]" name="acq_data_in[53]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[54]" name="acq_data_in[54]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[55]" name="acq_data_in[55]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[56]" name="acq_data_in[56]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[57]" name="acq_data_in[57]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[58]" name="acq_data_in[58]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[59]" name="acq_data_in[59]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[60]" name="acq_data_in[60]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[61]" name="acq_data_in[61]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[62]" name="acq_data_in[62]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[63]" name="acq_data_in[63]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[64]" name="acq_data_in[64]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[65]" name="acq_data_in[65]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[66]" name="acq_data_in[66]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[67]" name="acq_data_in[67]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[68]" name="acq_data_in[68]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[69]" name="acq_data_in[69]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[70]" name="acq_data_in[70]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[71]" name="acq_data_in[71]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[72]" name="acq_data_in[72]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[73]" name="acq_data_in[73]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[74]" name="acq_data_in[74]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[75]" name="acq_data_in[75]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[76]" name="acq_data_in[76]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[77]" name="acq_data_in[77]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[78]" name="acq_data_in[78]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[79]" name="acq_data_in[79]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[80]" name="acq_data_in[80]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[81]" name="acq_data_in[81]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[82]" name="acq_data_in[82]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[83]" name="acq_data_in[83]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[84]" name="acq_data_in[84]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[85]" name="acq_data_in[85]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[86]" name="acq_data_in[86]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[87]" name="acq_data_in[87]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[88]" name="acq_data_in[88]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[89]" name="acq_data_in[89]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[90]" name="acq_data_in[90]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[91]" name="acq_data_in[91]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[92]" name="acq_data_in[92]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[93]" name="acq_data_in[93]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[94]" name="acq_data_in[94]" tap_mode="classic" type="unknown"/>
          <wire alias="axiMaster_out.tLast" name="acq_data_in[95]" tap_mode="classic" type="unknown"/>
          <wire alias="writeRequest.trigger" name="acq_data_in[96]" tap_mode="classic" type="unknown"/>
          <wire alias="writeResponse.trigger" name="acq_data_in[97]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[98]" name="acq_data_in[98]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[99]" name="acq_data_in[99]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[100]" name="acq_data_in[100]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[101]" name="acq_data_in[101]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[102]" name="acq_data_in[102]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[103]" name="acq_data_in[103]" tap_mode="classic" type="unknown"/>
          <wire alias="locked" name="acq_data_in[104]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[105]" name="acq_data_in[105]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[106]" name="acq_data_in[106]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[107]" name="acq_data_in[107]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[108]" name="acq_data_in[108]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[109]" name="acq_data_in[109]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[110]" name="acq_data_in[110]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[111]" name="acq_data_in[111]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[112]" name="acq_data_in[112]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[113]" name="acq_data_in[113]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[114]" name="acq_data_in[114]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[115]" name="acq_data_in[115]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[116]" name="acq_data_in[116]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[117]" name="acq_data_in[117]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[118]" name="acq_data_in[118]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[119]" name="acq_data_in[119]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[120]" name="acq_data_in[120]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[121]" name="acq_data_in[121]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[122]" name="acq_data_in[122]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[123]" name="acq_data_in[123]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[124]" name="acq_data_in[124]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[125]" name="acq_data_in[125]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[126]" name="acq_data_in[126]" tap_mode="classic" type="unknown"/>
          <wire alias="tester:bist|stp:i_bist_logicAnalyser|acq_data_in[127]" name="acq_data_in[127]" tap_mode="classic" type="unknown"/>
        </data_input_vec>
        <storage_qualifier_input_vec/>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="acq_data_in[0]"/>
          <bus alias="selTxn" is_signal_inverted="no" link="all" name="acq_data_in[1..4]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[1]"/>
            <net is_signal_inverted="no" name="acq_data_in[2]"/>
            <net is_signal_inverted="no" name="acq_data_in[3]"/>
            <net is_signal_inverted="no" name="acq_data_in[4]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="acq_data_in[5..17]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[5]"/>
            <net is_signal_inverted="no" name="acq_data_in[6]"/>
            <net is_signal_inverted="no" name="acq_data_in[7]"/>
            <net is_signal_inverted="no" name="acq_data_in[8]"/>
            <net is_signal_inverted="no" name="acq_data_in[9]"/>
            <net is_signal_inverted="no" name="acq_data_in[10]"/>
            <net is_signal_inverted="no" name="acq_data_in[11]"/>
            <net is_signal_inverted="no" name="acq_data_in[12]"/>
            <net is_signal_inverted="no" name="acq_data_in[13]"/>
            <net is_signal_inverted="no" name="acq_data_in[14]"/>
            <net is_signal_inverted="no" name="acq_data_in[15]"/>
            <net is_signal_inverted="no" name="acq_data_in[16]"/>
            <net is_signal_inverted="no" name="acq_data_in[17]"/>
          </bus>
          <net is_signal_inverted="no" name="acq_data_in[18]"/>
          <net is_signal_inverted="no" name="acq_data_in[19]"/>
          <net is_signal_inverted="no" name="acq_data_in[20]"/>
          <net is_signal_inverted="no" name="acq_data_in[21]"/>
          <net is_signal_inverted="no" name="acq_data_in[22]"/>
          <bus alias="axiMaster_out.tData" is_signal_inverted="no" link="all" name="acq_data_in[23..54]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[23]"/>
            <net is_signal_inverted="no" name="acq_data_in[24]"/>
            <net is_signal_inverted="no" name="acq_data_in[25]"/>
            <net is_signal_inverted="no" name="acq_data_in[26]"/>
            <net is_signal_inverted="no" name="acq_data_in[27]"/>
            <net is_signal_inverted="no" name="acq_data_in[28]"/>
            <net is_signal_inverted="no" name="acq_data_in[29]"/>
            <net is_signal_inverted="no" name="acq_data_in[30]"/>
            <net is_signal_inverted="no" name="acq_data_in[31]"/>
            <net is_signal_inverted="no" name="acq_data_in[32]"/>
            <net is_signal_inverted="no" name="acq_data_in[33]"/>
            <net is_signal_inverted="no" name="acq_data_in[34]"/>
            <net is_signal_inverted="no" name="acq_data_in[35]"/>
            <net is_signal_inverted="no" name="acq_data_in[36]"/>
            <net is_signal_inverted="no" name="acq_data_in[37]"/>
            <net is_signal_inverted="no" name="acq_data_in[38]"/>
            <net is_signal_inverted="no" name="acq_data_in[39]"/>
            <net is_signal_inverted="no" name="acq_data_in[40]"/>
            <net is_signal_inverted="no" name="acq_data_in[41]"/>
            <net is_signal_inverted="no" name="acq_data_in[42]"/>
            <net is_signal_inverted="no" name="acq_data_in[43]"/>
            <net is_signal_inverted="no" name="acq_data_in[44]"/>
            <net is_signal_inverted="no" name="acq_data_in[45]"/>
            <net is_signal_inverted="no" name="acq_data_in[46]"/>
            <net is_signal_inverted="no" name="acq_data_in[47]"/>
            <net is_signal_inverted="no" name="acq_data_in[48]"/>
            <net is_signal_inverted="no" name="acq_data_in[49]"/>
            <net is_signal_inverted="no" name="acq_data_in[50]"/>
            <net is_signal_inverted="no" name="acq_data_in[51]"/>
            <net is_signal_inverted="no" name="acq_data_in[52]"/>
            <net is_signal_inverted="no" name="acq_data_in[53]"/>
            <net is_signal_inverted="no" name="acq_data_in[54]"/>
          </bus>
          <bus alias="prbs" is_signal_inverted="no" link="all" name="acq_data_in[55..86]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[55]"/>
            <net is_signal_inverted="no" name="acq_data_in[56]"/>
            <net is_signal_inverted="no" name="acq_data_in[57]"/>
            <net is_signal_inverted="no" name="acq_data_in[58]"/>
            <net is_signal_inverted="no" name="acq_data_in[59]"/>
            <net is_signal_inverted="no" name="acq_data_in[60]"/>
            <net is_signal_inverted="no" name="acq_data_in[61]"/>
            <net is_signal_inverted="no" name="acq_data_in[62]"/>
            <net is_signal_inverted="no" name="acq_data_in[63]"/>
            <net is_signal_inverted="no" name="acq_data_in[64]"/>
            <net is_signal_inverted="no" name="acq_data_in[65]"/>
            <net is_signal_inverted="no" name="acq_data_in[66]"/>
            <net is_signal_inverted="no" name="acq_data_in[67]"/>
            <net is_signal_inverted="no" name="acq_data_in[68]"/>
            <net is_signal_inverted="no" name="acq_data_in[69]"/>
            <net is_signal_inverted="no" name="acq_data_in[70]"/>
            <net is_signal_inverted="no" name="acq_data_in[71]"/>
            <net is_signal_inverted="no" name="acq_data_in[72]"/>
            <net is_signal_inverted="no" name="acq_data_in[73]"/>
            <net is_signal_inverted="no" name="acq_data_in[74]"/>
            <net is_signal_inverted="no" name="acq_data_in[75]"/>
            <net is_signal_inverted="no" name="acq_data_in[76]"/>
            <net is_signal_inverted="no" name="acq_data_in[77]"/>
            <net is_signal_inverted="no" name="acq_data_in[78]"/>
            <net is_signal_inverted="no" name="acq_data_in[79]"/>
            <net is_signal_inverted="no" name="acq_data_in[80]"/>
            <net is_signal_inverted="no" name="acq_data_in[81]"/>
            <net is_signal_inverted="no" name="acq_data_in[82]"/>
            <net is_signal_inverted="no" name="acq_data_in[83]"/>
            <net is_signal_inverted="no" name="acq_data_in[84]"/>
            <net is_signal_inverted="no" name="acq_data_in[85]"/>
            <net is_signal_inverted="no" name="acq_data_in[86]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="acq_data_in[87..94]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[87]"/>
            <net is_signal_inverted="no" name="acq_data_in[88]"/>
            <net is_signal_inverted="no" name="acq_data_in[89]"/>
            <net is_signal_inverted="no" name="acq_data_in[90]"/>
            <net is_signal_inverted="no" name="acq_data_in[91]"/>
            <net is_signal_inverted="no" name="acq_data_in[92]"/>
            <net is_signal_inverted="no" name="acq_data_in[93]"/>
            <net is_signal_inverted="no" name="acq_data_in[94]"/>
          </bus>
          <net is_signal_inverted="no" name="acq_data_in[95]"/>
          <net is_signal_inverted="no" name="acq_data_in[96]"/>
          <net is_signal_inverted="no" name="acq_data_in[97]"/>
          <bus alias="axiTxFSM" is_signal_inverted="no" link="all" name="acq_data_in[98..99]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[98]"/>
            <net is_signal_inverted="no" name="acq_data_in[99]"/>
          </bus>
          <bus alias="porCnt" is_signal_inverted="no" link="all" name="acq_data_in[100..103]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[100]"/>
            <net is_signal_inverted="no" name="acq_data_in[101]"/>
            <net is_signal_inverted="no" name="acq_data_in[102]"/>
            <net is_signal_inverted="no" name="acq_data_in[103]"/>
          </bus>
          <net is_signal_inverted="no" name="acq_data_in[104]"/>
          <bus is_signal_inverted="no" link="all" name="acq_data_in[105..127]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[105]"/>
            <net is_signal_inverted="no" name="acq_data_in[106]"/>
            <net is_signal_inverted="no" name="acq_data_in[107]"/>
            <net is_signal_inverted="no" name="acq_data_in[108]"/>
            <net is_signal_inverted="no" name="acq_data_in[109]"/>
            <net is_signal_inverted="no" name="acq_data_in[110]"/>
            <net is_signal_inverted="no" name="acq_data_in[111]"/>
            <net is_signal_inverted="no" name="acq_data_in[112]"/>
            <net is_signal_inverted="no" name="acq_data_in[113]"/>
            <net is_signal_inverted="no" name="acq_data_in[114]"/>
            <net is_signal_inverted="no" name="acq_data_in[115]"/>
            <net is_signal_inverted="no" name="acq_data_in[116]"/>
            <net is_signal_inverted="no" name="acq_data_in[117]"/>
            <net is_signal_inverted="no" name="acq_data_in[118]"/>
            <net is_signal_inverted="no" name="acq_data_in[119]"/>
            <net is_signal_inverted="no" name="acq_data_in[120]"/>
            <net is_signal_inverted="no" name="acq_data_in[121]"/>
            <net is_signal_inverted="no" name="acq_data_in[122]"/>
            <net is_signal_inverted="no" name="acq_data_in[123]"/>
            <net is_signal_inverted="no" name="acq_data_in[124]"/>
            <net is_signal_inverted="no" name="acq_data_in[125]"/>
            <net is_signal_inverted="no" name="acq_data_in[126]"/>
            <net is_signal_inverted="no" name="acq_data_in[127]"/>
          </bus>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="acq_data_in[0]"/>
          <bus alias="selTxn" is_signal_inverted="no" link="all" name="acq_data_in[1..4]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[1]"/>
            <net is_signal_inverted="no" name="acq_data_in[2]"/>
            <net is_signal_inverted="no" name="acq_data_in[3]"/>
            <net is_signal_inverted="no" name="acq_data_in[4]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="acq_data_in[5..17]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[5]"/>
            <net is_signal_inverted="no" name="acq_data_in[6]"/>
            <net is_signal_inverted="no" name="acq_data_in[7]"/>
            <net is_signal_inverted="no" name="acq_data_in[8]"/>
            <net is_signal_inverted="no" name="acq_data_in[9]"/>
            <net is_signal_inverted="no" name="acq_data_in[10]"/>
            <net is_signal_inverted="no" name="acq_data_in[11]"/>
            <net is_signal_inverted="no" name="acq_data_in[12]"/>
            <net is_signal_inverted="no" name="acq_data_in[13]"/>
            <net is_signal_inverted="no" name="acq_data_in[14]"/>
            <net is_signal_inverted="no" name="acq_data_in[15]"/>
            <net is_signal_inverted="no" name="acq_data_in[16]"/>
            <net is_signal_inverted="no" name="acq_data_in[17]"/>
          </bus>
          <net is_signal_inverted="no" name="acq_data_in[18]"/>
          <net is_signal_inverted="no" name="acq_data_in[19]"/>
          <net is_signal_inverted="no" name="acq_data_in[20]"/>
          <net is_signal_inverted="no" name="acq_data_in[21]"/>
          <net is_signal_inverted="no" name="acq_data_in[22]"/>
          <bus alias="axiMaster_out.tData" is_signal_inverted="no" link="all" name="acq_data_in[23..54]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[23]"/>
            <net is_signal_inverted="no" name="acq_data_in[24]"/>
            <net is_signal_inverted="no" name="acq_data_in[25]"/>
            <net is_signal_inverted="no" name="acq_data_in[26]"/>
            <net is_signal_inverted="no" name="acq_data_in[27]"/>
            <net is_signal_inverted="no" name="acq_data_in[28]"/>
            <net is_signal_inverted="no" name="acq_data_in[29]"/>
            <net is_signal_inverted="no" name="acq_data_in[30]"/>
            <net is_signal_inverted="no" name="acq_data_in[31]"/>
            <net is_signal_inverted="no" name="acq_data_in[32]"/>
            <net is_signal_inverted="no" name="acq_data_in[33]"/>
            <net is_signal_inverted="no" name="acq_data_in[34]"/>
            <net is_signal_inverted="no" name="acq_data_in[35]"/>
            <net is_signal_inverted="no" name="acq_data_in[36]"/>
            <net is_signal_inverted="no" name="acq_data_in[37]"/>
            <net is_signal_inverted="no" name="acq_data_in[38]"/>
            <net is_signal_inverted="no" name="acq_data_in[39]"/>
            <net is_signal_inverted="no" name="acq_data_in[40]"/>
            <net is_signal_inverted="no" name="acq_data_in[41]"/>
            <net is_signal_inverted="no" name="acq_data_in[42]"/>
            <net is_signal_inverted="no" name="acq_data_in[43]"/>
            <net is_signal_inverted="no" name="acq_data_in[44]"/>
            <net is_signal_inverted="no" name="acq_data_in[45]"/>
            <net is_signal_inverted="no" name="acq_data_in[46]"/>
            <net is_signal_inverted="no" name="acq_data_in[47]"/>
            <net is_signal_inverted="no" name="acq_data_in[48]"/>
            <net is_signal_inverted="no" name="acq_data_in[49]"/>
            <net is_signal_inverted="no" name="acq_data_in[50]"/>
            <net is_signal_inverted="no" name="acq_data_in[51]"/>
            <net is_signal_inverted="no" name="acq_data_in[52]"/>
            <net is_signal_inverted="no" name="acq_data_in[53]"/>
            <net is_signal_inverted="no" name="acq_data_in[54]"/>
          </bus>
          <bus alias="prbs" is_signal_inverted="no" link="all" name="acq_data_in[55..86]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[55]"/>
            <net is_signal_inverted="no" name="acq_data_in[56]"/>
            <net is_signal_inverted="no" name="acq_data_in[57]"/>
            <net is_signal_inverted="no" name="acq_data_in[58]"/>
            <net is_signal_inverted="no" name="acq_data_in[59]"/>
            <net is_signal_inverted="no" name="acq_data_in[60]"/>
            <net is_signal_inverted="no" name="acq_data_in[61]"/>
            <net is_signal_inverted="no" name="acq_data_in[62]"/>
            <net is_signal_inverted="no" name="acq_data_in[63]"/>
            <net is_signal_inverted="no" name="acq_data_in[64]"/>
            <net is_signal_inverted="no" name="acq_data_in[65]"/>
            <net is_signal_inverted="no" name="acq_data_in[66]"/>
            <net is_signal_inverted="no" name="acq_data_in[67]"/>
            <net is_signal_inverted="no" name="acq_data_in[68]"/>
            <net is_signal_inverted="no" name="acq_data_in[69]"/>
            <net is_signal_inverted="no" name="acq_data_in[70]"/>
            <net is_signal_inverted="no" name="acq_data_in[71]"/>
            <net is_signal_inverted="no" name="acq_data_in[72]"/>
            <net is_signal_inverted="no" name="acq_data_in[73]"/>
            <net is_signal_inverted="no" name="acq_data_in[74]"/>
            <net is_signal_inverted="no" name="acq_data_in[75]"/>
            <net is_signal_inverted="no" name="acq_data_in[76]"/>
            <net is_signal_inverted="no" name="acq_data_in[77]"/>
            <net is_signal_inverted="no" name="acq_data_in[78]"/>
            <net is_signal_inverted="no" name="acq_data_in[79]"/>
            <net is_signal_inverted="no" name="acq_data_in[80]"/>
            <net is_signal_inverted="no" name="acq_data_in[81]"/>
            <net is_signal_inverted="no" name="acq_data_in[82]"/>
            <net is_signal_inverted="no" name="acq_data_in[83]"/>
            <net is_signal_inverted="no" name="acq_data_in[84]"/>
            <net is_signal_inverted="no" name="acq_data_in[85]"/>
            <net is_signal_inverted="no" name="acq_data_in[86]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="acq_data_in[87..94]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[87]"/>
            <net is_signal_inverted="no" name="acq_data_in[88]"/>
            <net is_signal_inverted="no" name="acq_data_in[89]"/>
            <net is_signal_inverted="no" name="acq_data_in[90]"/>
            <net is_signal_inverted="no" name="acq_data_in[91]"/>
            <net is_signal_inverted="no" name="acq_data_in[92]"/>
            <net is_signal_inverted="no" name="acq_data_in[93]"/>
            <net is_signal_inverted="no" name="acq_data_in[94]"/>
          </bus>
          <net is_signal_inverted="no" name="acq_data_in[95]"/>
          <net is_signal_inverted="no" name="acq_data_in[96]"/>
          <net is_signal_inverted="no" name="acq_data_in[97]"/>
          <bus alias="axiTxFSM" is_signal_inverted="no" link="all" name="acq_data_in[98..99]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[98]"/>
            <net is_signal_inverted="no" name="acq_data_in[99]"/>
          </bus>
          <bus alias="porCnt" is_signal_inverted="no" link="all" name="acq_data_in[100..103]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[100]"/>
            <net is_signal_inverted="no" name="acq_data_in[101]"/>
            <net is_signal_inverted="no" name="acq_data_in[102]"/>
            <net is_signal_inverted="no" name="acq_data_in[103]"/>
          </bus>
          <net is_signal_inverted="no" name="acq_data_in[104]"/>
          <bus is_signal_inverted="no" link="all" name="acq_data_in[105..127]" order="lsb_to_msb" radix="hex" state="collapse" type="unknown">
            <net is_signal_inverted="no" name="acq_data_in[105]"/>
            <net is_signal_inverted="no" name="acq_data_in[106]"/>
            <net is_signal_inverted="no" name="acq_data_in[107]"/>
            <net is_signal_inverted="no" name="acq_data_in[108]"/>
            <net is_signal_inverted="no" name="acq_data_in[109]"/>
            <net is_signal_inverted="no" name="acq_data_in[110]"/>
            <net is_signal_inverted="no" name="acq_data_in[111]"/>
            <net is_signal_inverted="no" name="acq_data_in[112]"/>
            <net is_signal_inverted="no" name="acq_data_in[113]"/>
            <net is_signal_inverted="no" name="acq_data_in[114]"/>
            <net is_signal_inverted="no" name="acq_data_in[115]"/>
            <net is_signal_inverted="no" name="acq_data_in[116]"/>
            <net is_signal_inverted="no" name="acq_data_in[117]"/>
            <net is_signal_inverted="no" name="acq_data_in[118]"/>
            <net is_signal_inverted="no" name="acq_data_in[119]"/>
            <net is_signal_inverted="no" name="acq_data_in[120]"/>
            <net is_signal_inverted="no" name="acq_data_in[121]"/>
            <net is_signal_inverted="no" name="acq_data_in[122]"/>
            <net is_signal_inverted="no" name="acq_data_in[123]"/>
            <net is_signal_inverted="no" name="acq_data_in[124]"/>
            <net is_signal_inverted="no" name="acq_data_in[125]"/>
            <net is_signal_inverted="no" name="acq_data_in[126]"/>
            <net is_signal_inverted="no" name="acq_data_in[127]"/>
          </bus>
          <net is_signal_inverted="no" name="acq_trigger_in[0]"/>
        </setup_view>
      </presentation>
      <trigger CRC="1EAEA6CB" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2014/04/18 16:55:24  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="falling edge" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier>
          <transitional>
            <pwr_up_transitional/>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier>
        <storage_qualifier_events>
          <storage_qualifier_level>
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level>
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level>
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <transitional><pwr_up_transitional/>
          </transitional>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2014/04/20 00:33:44  #0"/>
          <extradata/>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="126976"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="2"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,118,17,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,10"/>
    <multi attribute="frame size" size="2" value="1366,715"/>
    <multi attribute="jtag widget size" size="2" value="398,145"/>
  </global_info>
</session>
