Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 13:24:41 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_120_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 ModCount641_instance/count_reg[0]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No9_instance/Y_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.478ns (13.875%)  route 2.967ns (86.125%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 6.622 - 4.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.256ns (routing 1.379ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.962ns (routing 1.252ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=20267, routed)       2.256     3.207    ModCount641_instance/clk_IBUF_BUFG
    SLICE_X116Y272       FDCE                                         r  ModCount641_instance/count_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y272       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.286 r  ModCount641_instance/count_reg[0]_rep__7/Q
                         net (fo=138, routed)         0.938     4.224    ModCount641_instance/count_reg[3]_rep__1_2
    SLICE_X122Y259       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.347 r  ModCount641_instance/g0_b1_rep/O
                         net (fo=132, routed)         1.522     5.869    MUX_Sum1_1_impl_1_instance/count_reg[0]_rep__7_3
    SLICE_X98Y280        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     5.966 r  MUX_Sum1_1_impl_1_instance/Y[18]_i_21/O
                         net (fo=1, routed)           0.011     5.977    MUX_Sum1_1_impl_1_instance/Y[18]_i_21_n_0
    SLICE_X98Y280        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057     6.034 r  MUX_Sum1_1_impl_1_instance/Y_reg[18]_i_10/O
                         net (fo=1, routed)           0.000     6.034    MUX_Sum1_1_impl_1_instance/Y_reg[18]_i_10_n_0
    SLICE_X98Y280        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026     6.060 r  MUX_Sum1_1_impl_1_instance/Y_reg[18]_i_4/O
                         net (fo=1, routed)           0.446     6.506    MUX_Sum1_1_impl_1_instance/Y_reg[18]_i_4_n_0
    SLICE_X103Y280       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     6.602 r  MUX_Sum1_1_impl_1_instance/Y[18]_i_1/O
                         net (fo=1, routed)           0.050     6.652    Delay1No9_instance/Y_reg[33]_1[18]
    SLICE_X103Y280       FDCE                                         r  Delay1No9_instance/Y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=20267, routed)       1.962     6.622    Delay1No9_instance/clk_IBUF_BUFG
    SLICE_X103Y280       FDCE                                         r  Delay1No9_instance/Y_reg[18]/C
                         clock pessimism              0.453     7.075    
                         clock uncertainty           -0.035     7.039    
    SLICE_X103Y280       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.064    Delay1No9_instance/Y_reg[18]
  -------------------------------------------------------------------
                         required time                          7.064    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  0.413    




