$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module bus_transaction_testbench $end
  $var wire 1 - system_clock $end
  $var wire 1 # system_reset_n $end
  $var wire 1 $ bus_enable $end
  $var wire 1 % write_enable $end
  $var wire 8 & address_bus [7:0] $end
  $var wire 32 ' write_data_bus [31:0] $end
  $var wire 32 ) read_data_bus [31:0] $end
  $var wire 1 * bus_ready $end
  $var wire 32 ( read_result [31:0] $end
  $scope module BUS_CONTROLLER_INSTANCE $end
   $var wire 1 - clock $end
   $var wire 1 # reset_n $end
   $var wire 1 $ bus_enable $end
   $var wire 1 % write_enable $end
   $var wire 8 & address_bus [7:0] $end
   $var wire 32 ' write_data_bus [31:0] $end
   $var wire 32 ) read_data_bus [31:0] $end
   $var wire 1 * bus_ready $end
   $var wire 1 + operation_active $end
   $scope module unnamedblk1 $end
    $var wire 32 , i [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b00000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
0*
0+
b00000000000000000000000000000000 ,
0-
#5
1*
b00000000000000000000000100000000 ,
1-
#10
0-
#15
1-
#20
1#
0-
#25
1-
#30
0-
#35
1$
1%
b00010000 &
b11001010111111101011101010111110 '
0*
1+
1-
#40
0-
#45
0$
0%
1*
0+
1-
#50
0-
#55
1$
1%
b00100000 &
b00010010001101000101011001111000 '
0*
1+
1-
#60
0-
#65
0$
0%
1*
0+
1-
#70
0-
#75
1$
1%
b00110000 &
b11111110111011011111101011001110 '
0*
1+
1-
#80
0-
#85
0$
0%
1*
0+
1-
#90
0-
#95
1$
b00010000 &
b11001010111111101011101010111110 )
0*
1+
1-
#100
0-
#105
0$
1*
0+
1-
#110
0-
#115
b11001010111111101011101010111110 (
1-
#120
0-
#125
1$
b00100000 &
b00010010001101000101011001111000 )
0*
1+
1-
#130
0-
#135
0$
1*
0+
1-
#140
0-
#145
b00010010001101000101011001111000 (
1-
#150
0-
#155
1$
b00110000 &
b11111110111011011111101011001110 )
0*
1+
1-
#160
0-
#165
0$
1*
0+
1-
#170
0-
#175
b11111110111011011111101011001110 (
1-
#180
0-
#185
1$
b00010000 &
b11001010111111101011101010111110 )
0*
1+
1-
#190
0-
#195
0$
1*
0+
1-
#200
0-
#205
1-
#210
0-
#215
1$
1%
b11001010111111101101111010101101 '
0*
1+
1-
#220
0-
#225
0$
0%
1*
0+
1-
#230
0-
#235
1$
b00100000 &
b00010010001101000101011001111000 )
0*
1+
1-
#240
0-
#245
0$
1*
0+
1-
#250
0-
#255
1-
#260
0-
#265
1$
1%
b10111110111011110101011001111000 '
0*
1+
1-
#270
0-
#275
0$
0%
1*
0+
1-
#280
0-
#285
1$
b00010000 &
b11001010111111101101111010101101 )
0*
1+
1-
#290
0-
#295
0$
1*
0+
1-
#300
0-
#305
b11001010111111101101111010101101 (
1-
#310
0-
#315
1$
b00100000 &
b10111110111011110101011001111000 )
0*
1+
1-
#320
0-
#325
0$
1*
0+
1-
#330
0-
#335
b10111110111011110101011001111000 (
1-
#340
0-
#345
1-
#350
0-
#355
1-
#360
0-
#365
1-
#370
0-
#375
1-
#380
0-
#385
1-
