{"Source Block": ["oh/axi/hdl/emaxi.v@176:186@HdlIdDef", "   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode_fifo;\n   wire [3:0] \t       txrr_ctrlmode_fifo;\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@63:73", "   reg \t\t  tx_burst_reg;   \n \n   wire [1:0] \t  etx_datamode;\n   wire [4:0] \t  etx_ctrlmode;\n   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n"], ["oh/axi/hdl/emaxi.v@170:180", "   wire \t       readinfo_full;\n   wire [40:0] \t       readinfo_out;\n   wire [40:0] \t       readinfo_in;\n   wire \t       awvalid_in;\n   \n   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n"], ["oh/axi/hdl/emaxi.v@172:182", "   wire [40:0] \t       readinfo_in;\n   wire \t       awvalid_in;\n   \n   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n"], ["oh/axi/hdl/emaxi.v@182:192", "   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode_fifo;\n   wire [3:0] \t       txrr_ctrlmode_fifo;\n   wire [31:0] \t       txrr_dstaddr_fifo;\n   wire [2:0] \t       txrr_alignaddr_fifo;\n   wire [103:0]        packet_out;   \n   wire \t       fifo_prog_full;\n   wire \t       fifo_full;   \t\n   wire \t       fifo_rd_en;\n"], ["oh/axi/hdl/emaxi.v@180:190", "   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode_fifo;\n   wire [3:0] \t       txrr_ctrlmode_fifo;\n   wire [31:0] \t       txrr_dstaddr_fifo;\n   wire [2:0] \t       txrr_alignaddr_fifo;\n   wire [103:0]        packet_out;   \n   wire \t       fifo_prog_full;\n"], ["oh/axi/hdl/emaxi.v@173:183", "   wire \t       awvalid_in;\n   \n   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n"], ["oh/axi/hdl/emaxi.v@177:187", "   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode_fifo;\n   wire [3:0] \t       txrr_ctrlmode_fifo;\n   wire [31:0] \t       txrr_dstaddr_fifo;\n"], ["oh/axi/hdl/emaxi.v@175:185", "   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode_fifo;\n"], ["oh/axi/hdl/emaxi.v@171:181", "   wire [40:0] \t       readinfo_out;\n   wire [40:0] \t       readinfo_in;\n   wire \t       awvalid_in;\n   \n   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n"], ["oh/elink/hdl/etx_protocol.v@64:74", " \n   wire [1:0] \t  etx_datamode;\n   wire [4:0] \t  etx_ctrlmode;\n   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire [3:0] \t  ctrlmode_mux;\n"], ["oh/axi/hdl/emaxi.v@181:191", "   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode_fifo;\n   wire [3:0] \t       txrr_ctrlmode_fifo;\n   wire [31:0] \t       txrr_dstaddr_fifo;\n   wire [2:0] \t       txrr_alignaddr_fifo;\n   wire [103:0]        packet_out;   \n   wire \t       fifo_prog_full;\n   wire \t       fifo_full;   \t\n"], ["oh/axi/hdl/emaxi.v@178:188", "   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode_fifo;\n   wire [3:0] \t       txrr_ctrlmode_fifo;\n   wire [31:0] \t       txrr_dstaddr_fifo;\n   wire [2:0] \t       txrr_alignaddr_fifo;\n"], ["oh/elink/hdl/etx_protocol.v@65:75", "   wire [1:0] \t  etx_datamode;\n   wire [4:0] \t  etx_ctrlmode;\n   wire [AW-1:0]  etx_dstaddr;\n   wire [DW-1:0]  etx_data;\n   wire [1:0] \t  tx_datamode;\n   wire [4:0] \t  tx_ctrlmode;\n   wire [AW-1:0]  tx_dstaddr;\n   wire [DW-1:0]  tx_data;\n   wire [AW-1:0]  tx_srcaddr;   \n   wire [3:0] \t  ctrlmode_mux;\n\n"]], "Diff Content": {"Delete": [[181, "   wire [3:0] \t       rxrd_ctrlmode;\n"]], "Add": [[181, "   wire [4:0] \t       rxrd_ctrlmode;\n"]]}}