// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_mul_32sdEe.h"
#include "matmul_hw_b_copy_0.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 69
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > b_2_Addr_A;
    sc_out< sc_logic > b_2_EN_A;
    sc_out< sc_lv<4> > b_2_WEN_A;
    sc_out< sc_lv<32> > b_2_Din_A;
    sc_in< sc_lv<32> > b_2_Dout_A;
    sc_out< sc_logic > b_2_Clk_A;
    sc_out< sc_logic > b_2_Rst_A;
    sc_out< sc_lv<32> > b_3_Addr_A;
    sc_out< sc_logic > b_3_EN_A;
    sc_out< sc_lv<4> > b_3_WEN_A;
    sc_out< sc_lv<32> > b_3_Din_A;
    sc_in< sc_lv<32> > b_3_Dout_A;
    sc_out< sc_logic > b_3_Clk_A;
    sc_out< sc_logic > b_3_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_b_copy_0* b_copy_0_U;
    matmul_hw_b_copy_0* b_copy_1_U;
    matmul_hw_b_copy_0* b_copy_2_U;
    matmul_hw_b_copy_0* b_copy_3_U;
    matmul_hw_b_copy_0* b_copy_4_U;
    matmul_hw_b_copy_0* b_copy_5_U;
    matmul_hw_b_copy_0* b_copy_6_U;
    matmul_hw_b_copy_0* b_copy_7_U;
    matmul_hw_b_copy_0* b_copy_8_U;
    matmul_hw_b_copy_0* b_copy_9_U;
    matmul_hw_b_copy_0* b_copy_10_U;
    matmul_hw_b_copy_0* b_copy_11_U;
    matmul_hw_b_copy_0* b_copy_12_U;
    matmul_hw_b_copy_0* b_copy_13_U;
    matmul_hw_b_copy_0* b_copy_14_U;
    matmul_hw_b_copy_0* b_copy_15_U;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U1;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U2;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U3;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U4;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U5;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U6;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U7;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U8;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U9;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U10;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U11;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U12;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U13;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U14;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U15;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U16;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > indvar_flatten_reg_832;
    sc_signal< sc_lv<5> > i_reg_843;
    sc_signal< sc_lv<5> > j_reg_854;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_865_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1548;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1548;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1548;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1548;
    sc_signal< sc_lv<9> > indvar_flatten_next_fu_871_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next_reg_1552;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > j_mid2_fu_889_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_1557;
    sc_signal< sc_lv<1> > tmp_mid2_fu_909_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1568;
    sc_signal< sc_lv<5> > tmp_1_mid2_v_fu_917_p3;
    sc_signal< sc_lv<5> > tmp_1_mid2_v_reg_1572;
    sc_signal< sc_lv<7> > tmp_1_fu_925_p3;
    sc_signal< sc_lv<7> > tmp_1_reg_1578;
    sc_signal< sc_lv<64> > tmp_6_fu_941_p1;
    sc_signal< sc_lv<64> > tmp_6_reg_1605;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<32> > a_row_0_reg_1665;
    sc_signal< sc_lv<32> > a_row_4_reg_1670;
    sc_signal< sc_lv<32> > a_row_8_reg_1675;
    sc_signal< sc_lv<32> > a_row_12_reg_1680;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<32> > a_row_1_reg_1725;
    sc_signal< sc_lv<32> > a_row_5_reg_1730;
    sc_signal< sc_lv<32> > a_row_9_reg_1735;
    sc_signal< sc_lv<32> > a_row_13_reg_1740;
    sc_signal< sc_lv<64> > tmp_9_fu_1011_p1;
    sc_signal< sc_lv<64> > tmp_9_reg_1765;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > tmp_3_fu_1035_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_1821;
    sc_signal< sc_lv<32> > a_row_2_reg_1841;
    sc_signal< sc_lv<32> > a_row_6_reg_1846;
    sc_signal< sc_lv<32> > a_row_10_reg_1851;
    sc_signal< sc_lv<32> > a_row_14_reg_1856;
    sc_signal< sc_lv<32> > b_copy_0_q0;
    sc_signal< sc_lv<32> > b_copy_0_load_reg_1881;
    sc_signal< sc_lv<32> > b_copy_4_q0;
    sc_signal< sc_lv<32> > b_copy_4_load_reg_1891;
    sc_signal< sc_lv<32> > b_copy_8_q0;
    sc_signal< sc_lv<32> > b_copy_8_load_reg_1901;
    sc_signal< sc_lv<32> > b_copy_12_q0;
    sc_signal< sc_lv<32> > b_copy_12_load_reg_1911;
    sc_signal< sc_lv<5> > j_1_fu_1057_p2;
    sc_signal< sc_lv<5> > j_1_reg_1921;
    sc_signal< sc_lv<32> > a_row_15_1_fu_1121_p3;
    sc_signal< sc_lv<32> > a_row_15_1_reg_1926;
    sc_signal< sc_lv<32> > a_row_14_1_fu_1128_p3;
    sc_signal< sc_lv<32> > a_row_14_1_reg_1931;
    sc_signal< sc_lv<32> > a_row_13_1_fu_1134_p3;
    sc_signal< sc_lv<32> > a_row_13_1_reg_1936;
    sc_signal< sc_lv<32> > a_row_12_1_fu_1140_p3;
    sc_signal< sc_lv<32> > a_row_11_1_fu_1146_p3;
    sc_signal< sc_lv<32> > a_row_11_1_reg_1946;
    sc_signal< sc_lv<32> > a_row_10_1_fu_1153_p3;
    sc_signal< sc_lv<32> > a_row_10_1_reg_1951;
    sc_signal< sc_lv<32> > a_row_9_1_fu_1159_p3;
    sc_signal< sc_lv<32> > a_row_9_1_reg_1956;
    sc_signal< sc_lv<32> > a_row_8_1_fu_1165_p3;
    sc_signal< sc_lv<32> > a_row_7_1_fu_1171_p3;
    sc_signal< sc_lv<32> > a_row_7_1_reg_1966;
    sc_signal< sc_lv<32> > a_row_6_1_fu_1178_p3;
    sc_signal< sc_lv<32> > a_row_6_1_reg_1971;
    sc_signal< sc_lv<32> > a_row_5_1_fu_1184_p3;
    sc_signal< sc_lv<32> > a_row_5_1_reg_1976;
    sc_signal< sc_lv<32> > a_row_4_1_fu_1190_p3;
    sc_signal< sc_lv<32> > a_row_3_1_fu_1196_p3;
    sc_signal< sc_lv<32> > a_row_3_1_reg_1986;
    sc_signal< sc_lv<32> > a_row_2_1_fu_1203_p3;
    sc_signal< sc_lv<32> > a_row_2_1_reg_1991;
    sc_signal< sc_lv<32> > a_row_1_1_fu_1209_p3;
    sc_signal< sc_lv<32> > a_row_1_1_reg_1996;
    sc_signal< sc_lv<32> > a_row_0_1_fu_1215_p3;
    sc_signal< sc_lv<10> > tmp_17_fu_1304_p2;
    sc_signal< sc_lv<10> > tmp_17_reg_2006;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter2_tmp_17_reg_2006;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter3_tmp_17_reg_2006;
    sc_signal< sc_lv<32> > b_copy_1_q0;
    sc_signal< sc_lv<32> > b_copy_1_load_reg_2011;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > b_copy_5_q0;
    sc_signal< sc_lv<32> > b_copy_5_load_reg_2021;
    sc_signal< sc_lv<32> > b_copy_9_q0;
    sc_signal< sc_lv<32> > b_copy_9_load_reg_2031;
    sc_signal< sc_lv<32> > b_copy_13_q0;
    sc_signal< sc_lv<32> > b_copy_13_load_reg_2041;
    sc_signal< sc_lv<32> > b_copy_2_q0;
    sc_signal< sc_lv<32> > b_copy_2_load_reg_2051;
    sc_signal< sc_lv<32> > b_copy_6_q0;
    sc_signal< sc_lv<32> > b_copy_6_load_reg_2061;
    sc_signal< sc_lv<32> > b_copy_10_q0;
    sc_signal< sc_lv<32> > b_copy_10_load_reg_2071;
    sc_signal< sc_lv<32> > b_copy_14_q0;
    sc_signal< sc_lv<32> > b_copy_14_load_reg_2081;
    sc_signal< sc_lv<32> > b_copy_3_q0;
    sc_signal< sc_lv<32> > b_copy_3_load_reg_2091;
    sc_signal< sc_lv<32> > b_copy_7_q0;
    sc_signal< sc_lv<32> > b_copy_7_load_reg_2096;
    sc_signal< sc_lv<32> > b_copy_11_q0;
    sc_signal< sc_lv<32> > b_copy_11_load_reg_2101;
    sc_signal< sc_lv<32> > b_copy_15_q0;
    sc_signal< sc_lv<32> > b_copy_15_load_reg_2106;
    sc_signal< sc_lv<32> > grp_fu_1310_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_2111;
    sc_signal< sc_lv<32> > grp_fu_1315_p2;
    sc_signal< sc_lv<32> > tmp_2_4_reg_2116;
    sc_signal< sc_lv<32> > grp_fu_1320_p2;
    sc_signal< sc_lv<32> > tmp_2_8_reg_2121;
    sc_signal< sc_lv<32> > grp_fu_1325_p2;
    sc_signal< sc_lv<32> > tmp_2_11_reg_2126;
    sc_signal< sc_lv<32> > grp_fu_1330_p2;
    sc_signal< sc_lv<32> > tmp_2_1_reg_2131;
    sc_signal< sc_lv<32> > grp_fu_1334_p2;
    sc_signal< sc_lv<32> > tmp_2_5_reg_2136;
    sc_signal< sc_lv<32> > grp_fu_1338_p2;
    sc_signal< sc_lv<32> > tmp_2_9_reg_2141;
    sc_signal< sc_lv<32> > grp_fu_1342_p2;
    sc_signal< sc_lv<32> > tmp_2_12_reg_2146;
    sc_signal< sc_lv<32> > grp_fu_1346_p2;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2151;
    sc_signal< sc_lv<32> > grp_fu_1350_p2;
    sc_signal< sc_lv<32> > tmp_2_6_reg_2156;
    sc_signal< sc_lv<32> > grp_fu_1354_p2;
    sc_signal< sc_lv<32> > tmp_2_s_reg_2161;
    sc_signal< sc_lv<32> > grp_fu_1358_p2;
    sc_signal< sc_lv<32> > tmp_2_13_reg_2166;
    sc_signal< sc_lv<32> > tmp3_fu_1378_p2;
    sc_signal< sc_lv<32> > tmp3_reg_2171;
    sc_signal< sc_lv<32> > tmp6_fu_1382_p2;
    sc_signal< sc_lv<32> > tmp6_reg_2176;
    sc_signal< sc_lv<32> > tmp10_fu_1386_p2;
    sc_signal< sc_lv<32> > tmp10_reg_2181;
    sc_signal< sc_lv<32> > tmp13_fu_1390_p2;
    sc_signal< sc_lv<32> > tmp13_reg_2186;
    sc_signal< sc_lv<32> > grp_fu_1362_p2;
    sc_signal< sc_lv<32> > tmp_2_3_reg_2191;
    sc_signal< sc_lv<32> > grp_fu_1366_p2;
    sc_signal< sc_lv<32> > tmp_2_7_reg_2196;
    sc_signal< sc_lv<32> > grp_fu_1370_p2;
    sc_signal< sc_lv<32> > tmp_2_10_reg_2201;
    sc_signal< sc_lv<32> > grp_fu_1374_p2;
    sc_signal< sc_lv<32> > tmp_2_14_reg_2206;
    sc_signal< sc_lv<32> > tmp_5_s_fu_1442_p2;
    sc_signal< sc_lv<32> > tmp_5_s_reg_2211;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<4> > b_copy_0_address0;
    sc_signal< sc_logic > b_copy_0_ce0;
    sc_signal< sc_logic > b_copy_0_we0;
    sc_signal< sc_lv<4> > b_copy_1_address0;
    sc_signal< sc_logic > b_copy_1_ce0;
    sc_signal< sc_logic > b_copy_1_we0;
    sc_signal< sc_lv<4> > b_copy_2_address0;
    sc_signal< sc_logic > b_copy_2_ce0;
    sc_signal< sc_logic > b_copy_2_we0;
    sc_signal< sc_lv<4> > b_copy_3_address0;
    sc_signal< sc_logic > b_copy_3_ce0;
    sc_signal< sc_logic > b_copy_3_we0;
    sc_signal< sc_lv<4> > b_copy_4_address0;
    sc_signal< sc_logic > b_copy_4_ce0;
    sc_signal< sc_logic > b_copy_4_we0;
    sc_signal< sc_lv<4> > b_copy_5_address0;
    sc_signal< sc_logic > b_copy_5_ce0;
    sc_signal< sc_logic > b_copy_5_we0;
    sc_signal< sc_lv<4> > b_copy_6_address0;
    sc_signal< sc_logic > b_copy_6_ce0;
    sc_signal< sc_logic > b_copy_6_we0;
    sc_signal< sc_lv<4> > b_copy_7_address0;
    sc_signal< sc_logic > b_copy_7_ce0;
    sc_signal< sc_logic > b_copy_7_we0;
    sc_signal< sc_lv<4> > b_copy_8_address0;
    sc_signal< sc_logic > b_copy_8_ce0;
    sc_signal< sc_logic > b_copy_8_we0;
    sc_signal< sc_lv<4> > b_copy_9_address0;
    sc_signal< sc_logic > b_copy_9_ce0;
    sc_signal< sc_logic > b_copy_9_we0;
    sc_signal< sc_lv<4> > b_copy_10_address0;
    sc_signal< sc_logic > b_copy_10_ce0;
    sc_signal< sc_logic > b_copy_10_we0;
    sc_signal< sc_lv<4> > b_copy_11_address0;
    sc_signal< sc_logic > b_copy_11_ce0;
    sc_signal< sc_logic > b_copy_11_we0;
    sc_signal< sc_lv<4> > b_copy_12_address0;
    sc_signal< sc_logic > b_copy_12_ce0;
    sc_signal< sc_logic > b_copy_12_we0;
    sc_signal< sc_lv<4> > b_copy_13_address0;
    sc_signal< sc_logic > b_copy_13_ce0;
    sc_signal< sc_logic > b_copy_13_we0;
    sc_signal< sc_lv<4> > b_copy_14_address0;
    sc_signal< sc_logic > b_copy_14_ce0;
    sc_signal< sc_logic > b_copy_14_we0;
    sc_signal< sc_lv<4> > b_copy_15_address0;
    sc_signal< sc_logic > b_copy_15_ce0;
    sc_signal< sc_logic > b_copy_15_we0;
    sc_signal< sc_lv<9> > indvar_flatten_phi_fu_836_p4;
    sc_signal< sc_lv<5> > i_phi_fu_847_p4;
    sc_signal< sc_lv<5> > j_phi_fu_858_p4;
    sc_signal< sc_lv<64> > tmp_4_fu_933_p1;
    sc_signal< sc_lv<64> > tmp_7_fu_954_p3;
    sc_signal< sc_lv<64> > tmp_15_cast_fu_975_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_988_p3;
    sc_signal< sc_lv<64> > tmp_15_fu_1000_p3;
    sc_signal< sc_lv<64> > tmp_12_fu_1023_p3;
    sc_signal< sc_lv<64> > tmp_17_cast_fu_1049_p1;
    sc_signal< sc_lv<64> > tmp_18_cast_fu_1448_p1;
    sc_signal< sc_lv<32> > a_row_0_2_fu_100;
    sc_signal< sc_lv<32> > a_row_1_2_fu_104;
    sc_signal< sc_lv<32> > a_row_2_2_fu_108;
    sc_signal< sc_lv<32> > a_row_3_2_fu_112;
    sc_signal< sc_lv<32> > a_row_4_2_fu_116;
    sc_signal< sc_lv<32> > a_row_5_2_fu_120;
    sc_signal< sc_lv<32> > a_row_6_2_fu_124;
    sc_signal< sc_lv<32> > a_row_7_2_fu_128;
    sc_signal< sc_lv<32> > a_row_8_2_fu_132;
    sc_signal< sc_lv<32> > a_row_9_2_fu_136;
    sc_signal< sc_lv<32> > a_row_10_2_fu_140;
    sc_signal< sc_lv<32> > a_row_11_2_fu_144;
    sc_signal< sc_lv<32> > a_row_12_2_fu_148;
    sc_signal< sc_lv<32> > a_row_13_2_fu_152;
    sc_signal< sc_lv<32> > a_row_14_2_fu_156;
    sc_signal< sc_lv<32> > a_row_15_2_fu_160;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_2_Addr_A_orig;
    sc_signal< sc_lv<32> > b_3_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<1> > exitcond_fu_883_p2;
    sc_signal< sc_lv<5> > i_1_fu_877_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_897_p2;
    sc_signal< sc_lv<1> > tmp_fu_903_p2;
    sc_signal< sc_lv<7> > tmp_5_fu_949_p2;
    sc_signal< sc_lv<6> > tmp_6_cast_fu_966_p1;
    sc_signal< sc_lv<6> > tmp_14_fu_969_p2;
    sc_signal< sc_lv<7> > tmp_8_fu_983_p2;
    sc_signal< sc_lv<7> > tmp_11_fu_1018_p2;
    sc_signal< sc_lv<7> > tmp_6_cast1_fu_1040_p1;
    sc_signal< sc_lv<7> > tmp_16_fu_1043_p2;
    sc_signal< sc_lv<9> > tmp_13_fu_1110_p3;
    sc_signal< sc_lv<10> > tmp_14_cast_fu_1117_p1;
    sc_signal< sc_lv<10> > tmp_9_cast_fu_1301_p1;
    sc_signal< sc_lv<32> > grp_fu_1310_p0;
    sc_signal< sc_lv<32> > grp_fu_1315_p0;
    sc_signal< sc_lv<32> > grp_fu_1320_p0;
    sc_signal< sc_lv<32> > grp_fu_1325_p0;
    sc_signal< sc_lv<32> > tmp4_fu_1394_p2;
    sc_signal< sc_lv<32> > tmp7_fu_1403_p2;
    sc_signal< sc_lv<32> > tmp2_fu_1398_p2;
    sc_signal< sc_lv<32> > tmp5_fu_1407_p2;
    sc_signal< sc_lv<32> > tmp11_fu_1418_p2;
    sc_signal< sc_lv<32> > tmp14_fu_1427_p2;
    sc_signal< sc_lv<32> > tmp9_fu_1422_p2;
    sc_signal< sc_lv<32> > tmp12_fu_1431_p2;
    sc_signal< sc_lv<32> > tmp1_fu_1412_p2;
    sc_signal< sc_lv<32> > tmp8_fu_1436_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state17;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state17;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<57> ap_const_lv57_0;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<59> ap_const_lv59_1;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_a_row_0_1_fu_1215_p3();
    void thread_a_row_10_1_fu_1153_p3();
    void thread_a_row_11_1_fu_1146_p3();
    void thread_a_row_12_1_fu_1140_p3();
    void thread_a_row_13_1_fu_1134_p3();
    void thread_a_row_14_1_fu_1128_p3();
    void thread_a_row_15_1_fu_1121_p3();
    void thread_a_row_1_1_fu_1209_p3();
    void thread_a_row_2_1_fu_1203_p3();
    void thread_a_row_3_1_fu_1196_p3();
    void thread_a_row_4_1_fu_1190_p3();
    void thread_a_row_5_1_fu_1184_p3();
    void thread_a_row_6_1_fu_1178_p3();
    void thread_a_row_7_1_fu_1171_p3();
    void thread_a_row_8_1_fu_1165_p3();
    void thread_a_row_9_1_fu_1159_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_2_Addr_A();
    void thread_b_2_Addr_A_orig();
    void thread_b_2_Clk_A();
    void thread_b_2_Din_A();
    void thread_b_2_EN_A();
    void thread_b_2_Rst_A();
    void thread_b_2_WEN_A();
    void thread_b_3_Addr_A();
    void thread_b_3_Addr_A_orig();
    void thread_b_3_Clk_A();
    void thread_b_3_Din_A();
    void thread_b_3_EN_A();
    void thread_b_3_Rst_A();
    void thread_b_3_WEN_A();
    void thread_b_copy_0_address0();
    void thread_b_copy_0_ce0();
    void thread_b_copy_0_we0();
    void thread_b_copy_10_address0();
    void thread_b_copy_10_ce0();
    void thread_b_copy_10_we0();
    void thread_b_copy_11_address0();
    void thread_b_copy_11_ce0();
    void thread_b_copy_11_we0();
    void thread_b_copy_12_address0();
    void thread_b_copy_12_ce0();
    void thread_b_copy_12_we0();
    void thread_b_copy_13_address0();
    void thread_b_copy_13_ce0();
    void thread_b_copy_13_we0();
    void thread_b_copy_14_address0();
    void thread_b_copy_14_ce0();
    void thread_b_copy_14_we0();
    void thread_b_copy_15_address0();
    void thread_b_copy_15_ce0();
    void thread_b_copy_15_we0();
    void thread_b_copy_1_address0();
    void thread_b_copy_1_ce0();
    void thread_b_copy_1_we0();
    void thread_b_copy_2_address0();
    void thread_b_copy_2_ce0();
    void thread_b_copy_2_we0();
    void thread_b_copy_3_address0();
    void thread_b_copy_3_ce0();
    void thread_b_copy_3_we0();
    void thread_b_copy_4_address0();
    void thread_b_copy_4_ce0();
    void thread_b_copy_4_we0();
    void thread_b_copy_5_address0();
    void thread_b_copy_5_ce0();
    void thread_b_copy_5_we0();
    void thread_b_copy_6_address0();
    void thread_b_copy_6_ce0();
    void thread_b_copy_6_we0();
    void thread_b_copy_7_address0();
    void thread_b_copy_7_ce0();
    void thread_b_copy_7_we0();
    void thread_b_copy_8_address0();
    void thread_b_copy_8_ce0();
    void thread_b_copy_8_we0();
    void thread_b_copy_9_address0();
    void thread_b_copy_9_ce0();
    void thread_b_copy_9_we0();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_865_p2();
    void thread_exitcond_fu_883_p2();
    void thread_grp_fu_1310_p0();
    void thread_grp_fu_1315_p0();
    void thread_grp_fu_1320_p0();
    void thread_grp_fu_1325_p0();
    void thread_i_1_fu_877_p2();
    void thread_i_phi_fu_847_p4();
    void thread_indvar_flatten_next_fu_871_p2();
    void thread_indvar_flatten_phi_fu_836_p4();
    void thread_j_1_fu_1057_p2();
    void thread_j_mid2_fu_889_p3();
    void thread_j_phi_fu_858_p4();
    void thread_tmp10_fu_1386_p2();
    void thread_tmp11_fu_1418_p2();
    void thread_tmp12_fu_1431_p2();
    void thread_tmp13_fu_1390_p2();
    void thread_tmp14_fu_1427_p2();
    void thread_tmp1_fu_1412_p2();
    void thread_tmp2_fu_1398_p2();
    void thread_tmp3_fu_1378_p2();
    void thread_tmp4_fu_1394_p2();
    void thread_tmp5_fu_1407_p2();
    void thread_tmp6_fu_1382_p2();
    void thread_tmp7_fu_1403_p2();
    void thread_tmp8_fu_1436_p2();
    void thread_tmp9_fu_1422_p2();
    void thread_tmp_10_fu_988_p3();
    void thread_tmp_11_fu_1018_p2();
    void thread_tmp_12_fu_1023_p3();
    void thread_tmp_13_fu_1110_p3();
    void thread_tmp_14_cast_fu_1117_p1();
    void thread_tmp_14_fu_969_p2();
    void thread_tmp_15_cast_fu_975_p1();
    void thread_tmp_15_fu_1000_p3();
    void thread_tmp_16_fu_1043_p2();
    void thread_tmp_17_cast_fu_1049_p1();
    void thread_tmp_17_fu_1304_p2();
    void thread_tmp_18_cast_fu_1448_p1();
    void thread_tmp_1_fu_925_p3();
    void thread_tmp_1_mid2_v_fu_917_p3();
    void thread_tmp_3_fu_1035_p2();
    void thread_tmp_4_fu_933_p1();
    void thread_tmp_5_fu_949_p2();
    void thread_tmp_5_s_fu_1442_p2();
    void thread_tmp_6_cast1_fu_1040_p1();
    void thread_tmp_6_cast_fu_966_p1();
    void thread_tmp_6_fu_941_p1();
    void thread_tmp_7_fu_954_p3();
    void thread_tmp_8_fu_983_p2();
    void thread_tmp_9_cast_fu_1301_p1();
    void thread_tmp_9_fu_1011_p1();
    void thread_tmp_fu_903_p2();
    void thread_tmp_mid1_fu_897_p2();
    void thread_tmp_mid2_fu_909_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
