library verilog;
use verilog.vl_types.all;
entity INV4_HXILINX_merge_arrays_mcu is
    port(
        O0              : out    vl_logic;
        O1              : out    vl_logic;
        O2              : out    vl_logic;
        O3              : out    vl_logic;
        I0              : in     vl_logic;
        I1              : in     vl_logic;
        I2              : in     vl_logic;
        I3              : in     vl_logic
    );
end INV4_HXILINX_merge_arrays_mcu;
