ACE---Associated Computer Experts bv. 2005. The cosy compiler development system http://www.ace.nl.
ARC International. 2005. Arctangent processor http://www.arc.com.
Partha Biswas , Vinay Choudhary , Kubilay Atasu , Laura Pozzi , Paolo Ienne , Nikil Dutt, Introduction of local memory elements in instruction set extensions, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996765]
Branstad, D. K., Gait, J., and Katzke, S. 1976/1977. Report on the workshop on cryptography in support of computer security. Tech. Rep. NBSIR 77-1291, National Bureau of Standards. Sep.
Jerome Burke , John McDonald , Todd Austin, Architectural support for fast symmetric-key cryptography, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.178-189, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379238]
Cheung, O. Y. H., Tsoi, K. H., Leong, P. H. W., and Leong, M. P. 2001. Tradeoffs in parallel and serial implementations of the international data encryption standard (IDEA). In Lecture Notes in Computer Science, vol. 2162.
Pawel Chodowiec , Po Khuon , Kris Gaj, Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.94-102, February 2001, Monterey, California, USA[doi>10.1145/360276.360309]
Cisco Systems. 1999. Parallel eXpress Forwarding in the Cisco 10000 Edge Service Router. Tech. rep., White Paper. Dec.
Cognigine Corp. 2001. A monolithic packet processing machine. Presentation at Network Processor Forum.
CoWare Inc. 2000. http://www.coware.com. CoWare Inc.
S. Deering , R. Hinden, Internet Protocol, Version 6 (IPv6) Specification, RFC Editor, 1998
Richard P. Draves , Allison Mankin , Brian D. Zill, Implementing IPv6 for Windows NT, Proceedings of the 2nd conference on USENIX Windows NT Symposium, p.15-15, August 03-04, 1998, Seattle, Washington
EZchips Technologies. 1999. Network processor design for next-generation network equipment. Tech. rep., White Paper. Dec.
A. Fauth , J. Van Praet , M. Freericks, Describing instruction set processors using nML, Proceedings of the 1995 European conference on Design and Test, p.503, March 06-09, 1995
Feistel, H. 1974. U.S Patent &num;3, 798, 360.
Feistel, H. 1979. Cryptography and computer privacy. Scientific American 228, 5, 15--23.
Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany[doi>10.1145/307418.307549]
R. Hinden , S. Deering, IP Version 6 Addressing Architecture, RFC Editor, 1998
Andreas Hoffmann , Heinrich Meyr , Rainer Leupers, Architecture Exploration for Embedded Processors with Lisa, Kluwer Academic Publishers, Norwell, MA, 2002
Manuel Hohenauer , Hanno Scharwaechter , Kingshuk Karuri , Oliver Wahlen , Tim Kogel , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun , Hans van Someren, A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models, Proceedings of the conference on Design, automation and test in Europe, p.21276, February 16-20, 2004
IBM Corp. 1999. IBM network processor (IBM32NPR161EPXCAC100). Tech. rep., Product Overview. Nov.
Intel Corp. 2002. Intel IXP2800 network processor. Tech. rep., Product Brief.
S. Kent , R. Atkinson, Security Architecture for the Internet Protocol, RFC Editor, 1998
Kobayashi, S., Takeuchi, Y., Kitajima, A., and Imai, M. 2001. Compiler generation in PEAS-III: an ASIP development system. In Workshop on Software and Compilers for Embedded Processors (SCOPES).
Lanner, D., Praet, J. V., Kifli, A., Schoofs, K., Geurts, W., Thoen, F., and Goossens, G. 1995. Chess: Retargetable code generation for embedded DSP processors. In Code Generation for Embedded Processors, P. Marwedel and G. Goosens, Eds. Kluwer Academic Pub., Novell, MA.
M. P. Leong , O. Y. H. Cheung , K. H. Tsoi , P. H. W. Leong, A Bit-Serial Implementation of the International Data Encryption Algorithm IDEA, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.122, April 17-19, 2000
Lextra Corp. 2001. NVP: A Programmable OC-192c Powerplant. Presentation at Network Processor Forum.
Mencer, O., Morf, M., and Flynn, M. 1998. Hardware software tridesign of encryption for mobile communication units. In Proc. of the Int. Conf. on Acoustics, Speech and Signal Processing (ICASSP).
MIPS Inc. 2005. MIPS Technologies http://www.mips.com.
National Institute for Standards and Technology (NIST) 2001. http://www.csrc.nist.gov/publications/fips/fips197/fips-197.pdf. National Institute for Standards and Technology (NIST).
Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513927]
P. Paulin , F. Karim , P. Bromley, Network processors: a perspective on market requirements, processor architectures and embedded S/W tools, Proceedings of the conference on Design, automation and test in Europe, p.420-429, March 2001, Munich, Germany
Postel, J. 1981. Internet protocol: DARPA internet program protocol specification. Tech. Rep. RFC 791, http://www.rfc-editor.org/rfc/rfc791.txt. Sep.
V. Rajesh , R. Moona, Processor Modeling for Hardware Software Codesign, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.132, January 10-13, 1999
Oliver Schliebusch , A. Chattopadhyay , R. Leupers , G. Ascheid , H. Meyr , Mario Steinert , Gunnar Braun , Achim Nohl, RTL Processor Synthesis for Architecture Exploration and Implementation, Proceedings of the conference on Design, automation and test in Europe, p.30156, February 16-20, 2004
Schneier, B. 1996. Applied Cryptography. Addison-Wesley, Boston, MA.
Schneier, B., Kelsey, J., Whiting, D., Wagner, D., and Hall, C. 1998. Twofish: A 128-Bit Block Cipher.
Shah, N. 2001. Understanding network processors. Tech. Rep. 1.0, University of California, Berkeley. Sep.
Shah, N. and Keutzer, K. 2002. Network processors: Origin of species. In The 17th International Symposium of Computer and Information Science.
SiTera Corp. 2000. PRISM IQ2000. Tech. rep., Product Brief. Feb.
Target Compiler Technologies. 2005. Chess/checkers http://www.retarget.com.
Tensilica. 2005. Xtensa http://www.tensilica.com.
R. Thayer , N. Doraswamy , R. Glenn, IP Security Document Roadmap, RFC Editor, 1998
Andreas Wieferink , Tim Kogel , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun , Achim Nohl, A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platforms, Proceedings of the conference on Design, automation and test in Europe, p.21256, February 16-20, 2004
Xelerated Packet Devices Corp. 2001. The worlds first 40 Gbps (OC-768) Network Processor. Presentation at Network Processor Forum.
