

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Jan  7 13:57:25 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.633|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1966|  7846|  1966|  7846|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1964|  7844|        10|          5|          1| 392 ~ 1568 |    yes   |
        +----------+------+------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 12 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 13 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 14 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %input_height_read to i7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 17 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast14 = zext i6 %input_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 18 'zext' 'zext_ln40_1_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i5 %output_height_read to i7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 19 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln48_1_cast = zext i5 %output_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'zext' 'zext_ln48_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_58 = trunc i5 %output_height_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'trunc' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i4 %empty_58 to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln4_2 = zext i4 %empty to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'zext' 'zext_ln4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.34ns)   --->   "%mul_ln4 = mul i8 %zext_ln4, %zext_ln4_2" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 25 'mul' 'mul_ln4' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %mul_ln4, i3 0)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %empty, 0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 27 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.37>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i11 [ 0, %0 ], [ %add_ln23, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 29 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %select_ln24_9, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 30 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln32_14, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %0 ], [ %select_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 32 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %hls_label_2 ]"   --->   Operation 33 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i4 %out_d_0 to i7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 34 'zext' 'zext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %out_d_0 to i6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 35 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i4 %out_d_0 to i3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 36 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln27 = add i6 %zext_ln27, %shl_ln" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 38 'add' 'add_ln27' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (3.78ns)   --->   "%mul_ln40 = mul i7 %zext_ln48_2, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 39 'mul' 'mul_ln40' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast = zext i4 %out_h_0 to i7" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 40 'zext' 'zext_ln40_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%tmp_0_0 = add i7 %zext_ln40_2_cast, %mul_ln40" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 41 'add' 'tmp_0_0' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.88ns)   --->   "%icmp_ln23 = icmp eq i11 %indvar_flatten48, %tmp_2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 42 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%out_d = add i4 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 43 'add' 'out_d' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp eq i8 %indvar_flatten, %mul_ln4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 44 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.02ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i4 0, i4 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 45 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln48_4 = zext i4 %out_d to i7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 46 'zext' 'zext_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i4 %out_d to i6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 47 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i4 %out_d to i3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 48 'trunc' 'trunc_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27_2, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 49 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln27_5 = add i6 %zext_ln27_4, %shl_ln27_mid1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'add' 'add_ln27_5' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.18ns)   --->   "%select_ln24_8 = select i1 %icmp_ln32, i6 %add_ln27_5, i6 %add_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 51 'select' 'select_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %select_ln24_8 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 52 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 54 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_2 : Operation 55 [1/1] (3.78ns)   --->   "%mul_ln40_18 = mul i7 %zext_ln48_4, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 55 'mul' 'mul_ln40_18' <Predicate = (!icmp_ln23)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln24_10 = select i1 %icmp_ln32, i7 %mul_ln40_18, i7 %mul_ln40" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 56 'select' 'select_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp10_0_0_mid2_v_v)   --->   "%select_ln24_12 = select i1 %icmp_ln32, i7 %mul_ln40_18, i7 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 57 'select' 'select_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln33_2 = icmp eq i4 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 58 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln23)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.99ns)   --->   "%select_ln24_14 = select i1 %icmp_ln32, i1 %icmp_ln33, i1 %icmp_ln33_2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 59 'select' 'select_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%out_h = add i4 1, %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 60 'add' 'out_h' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_60 = or i1 %select_ln24_14, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 61 'or' 'empty_60' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.02ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_60, i4 0, i4 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 62 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast_mid = zext i4 %out_h to i7" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 63 'zext' 'zext_ln40_2_cast_mid' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i7 %zext_ln40_2_cast_mid, %select_ln24_10" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 64 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp10_0_0_mid2_v_v = select i1 %select_ln24_14, i7 %tmp_0_0_mid1, i7 %select_ln24_12" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 65 'select' 'tmp10_0_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln32_2 = add i8 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 66 'add' 'add_ln32_2' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.63>
ST_3 : Operation 67 [1/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 67 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln24_19 = zext i6 %select_ln24_8 to i7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 68 'zext' 'zext_ln24_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln24 = add i7 1, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 69 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln24_10 = zext i7 %add_ln24 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 70 'zext' 'zext_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_addr_9 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_10" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 71 'getelementptr' 'kernel_addr_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%kernel_load_9 = load i16* %kernel_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 72 'load' 'kernel_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 73 [1/1] (1.82ns)   --->   "%add_ln24_10 = add i7 2, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'add' 'add_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln24_11 = zext i7 %add_ln24_10 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 74 'zext' 'zext_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_addr_10 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_11" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 75 'getelementptr' 'kernel_addr_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%kernel_load_10 = load i16* %kernel_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 76 'load' 'kernel_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v = zext i7 %tmp10_0_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 77 'zext' 'tmp10_0_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (3.74ns)   --->   "%tmp10_0_0_mid2 = mul i11 %zext_ln40_1_cast14, %tmp10_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 78 'mul' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.87ns)   --->   "%tmp10_1_0_mid2_v_v = add i7 1, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 79 'add' 'tmp10_1_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp10_1_0_mid2_v = zext i7 %tmp10_1_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 80 'zext' 'tmp10_1_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.74ns)   --->   "%tmp10_1_0_mid2 = mul i11 %zext_ln40_1_cast14, %tmp10_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 81 'mul' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln40_13 = zext i4 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 82 'zext' 'zext_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln40 = add i11 %zext_ln40_13, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 83 'add' 'add_ln40' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln40_14 = zext i11 %add_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 84 'zext' 'zext_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 85 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 86 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 87 [1/1] (1.73ns)   --->   "%out_w = add i4 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 87 'add' 'out_w' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln40_15 = zext i4 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 88 'zext' 'zext_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.63ns)   --->   "%add_ln40_12 = add i11 %tmp10_0_0_mid2, %zext_ln40_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 89 'add' 'add_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln40_16 = zext i11 %add_ln40_12 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 90 'zext' 'zext_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_16" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 91 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 92 'load' 'input_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 4 <SV = 3> <Delay = 6.62>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 93 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (3.49ns)   --->   "%mul_ln48 = mul i7 %zext_ln48_2, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 94 'mul' 'mul_ln48' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.87ns)   --->   "%tmp11 = add i7 %zext_ln40_2_cast, %mul_ln48" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 95 'add' 'tmp11' <Predicate = (!icmp_ln32 & !select_ln24_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 1, %indvar_flatten48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 96 'add' 'add_ln23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %1, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/2] (3.25ns)   --->   "%kernel_load_9 = load i16* %kernel_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 98 'load' 'kernel_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 99 [1/2] (3.25ns)   --->   "%kernel_load_10 = load i16* %kernel_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 99 'load' 'kernel_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln24_11 = add i7 3, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 100 'add' 'add_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln24_12 = zext i7 %add_ln24_11 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 101 'zext' 'zext_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%kernel_addr_11 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_12" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 102 'getelementptr' 'kernel_addr_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (3.25ns)   --->   "%kernel_load_11 = load i16* %kernel_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 103 'load' 'kernel_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 104 [1/1] (1.82ns)   --->   "%add_ln24_12 = add i7 4, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 104 'add' 'add_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln24_13 = zext i7 %add_ln24_12 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 105 'zext' 'zext_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%kernel_addr_12 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_13" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 106 'getelementptr' 'kernel_addr_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%kernel_load_12 = load i16* %kernel_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 107 'load' 'kernel_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 108 [1/1] (1.87ns)   --->   "%tmp10_2_0_mid2_v_v = add i7 2, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 108 'add' 'tmp10_2_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp10_2_0_mid2_v = zext i7 %tmp10_2_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 109 'zext' 'tmp10_2_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.74ns)   --->   "%tmp10_2_0_mid2 = mul i11 %zext_ln40_1_cast14, %tmp10_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 110 'mul' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 111 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 112 [1/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 112 'load' 'input_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln40_13 = add i4 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 113 'add' 'add_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln40_17 = zext i4 %add_ln40_13 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 114 'zext' 'zext_ln40_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.63ns)   --->   "%add_ln40_14 = add i11 %tmp10_0_0_mid2, %zext_ln40_17" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 115 'add' 'add_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln40_18 = zext i11 %add_ln40_14 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 116 'zext' 'zext_ln40_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_18" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 117 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 118 'load' 'input_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 119 [1/1] (1.63ns)   --->   "%add_ln40_15 = add i11 %zext_ln40_13, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 119 'add' 'add_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln40_19 = zext i11 %add_ln40_15 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 120 'zext' 'zext_ln40_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_19" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 121 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 122 'load' 'input_load_17' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %kernel_load to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 123 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln24_9 = sext i16 %kernel_load_9 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 124 'sext' 'sext_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%kernel_load_11 = load i16* %kernel_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 125 'load' 'kernel_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 126 [1/2] (3.25ns)   --->   "%kernel_load_12 = load i16* %kernel_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 126 'load' 'kernel_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 127 [1/1] (1.82ns)   --->   "%add_ln24_13 = add i7 5, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 127 'add' 'add_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln24_14 = zext i7 %add_ln24_13 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 128 'zext' 'zext_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%kernel_addr_13 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_14" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 129 'getelementptr' 'kernel_addr_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%kernel_load_13 = load i16* %kernel_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 130 'load' 'kernel_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 131 [1/1] (1.82ns)   --->   "%add_ln24_14 = add i7 6, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 131 'add' 'add_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln24_15 = zext i7 %add_ln24_14 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 132 'zext' 'zext_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%kernel_addr_14 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_15" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 133 'getelementptr' 'kernel_addr_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%kernel_load_14 = load i16* %kernel_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 134 'load' 'kernel_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 135 [1/1] (3.49ns)   --->   "%mul_ln48_2 = mul i7 %zext_ln48_4, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 135 'mul' 'mul_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp11_mid1)   --->   "%select_ln24_11 = select i1 %icmp_ln32, i7 %mul_ln48_2, i7 %mul_ln48" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 136 'select' 'select_ln24_11' <Predicate = (!icmp_ln23 & select_ln24_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp12_mid2_v_v)   --->   "%select_ln24_13 = select i1 %icmp_ln32, i7 %mul_ln48_2, i7 %tmp11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 137 'select' 'select_ln24_13' <Predicate = (!icmp_ln23 & !select_ln24_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp11_mid1 = add i7 %zext_ln40_2_cast_mid, %select_ln24_11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 138 'add' 'tmp11_mid1' <Predicate = (!icmp_ln23 & select_ln24_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp12_mid2_v_v = select i1 %select_ln24_14, i7 %tmp11_mid1, i7 %select_ln24_13" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 139 'select' 'tmp12_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %input_load to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 140 'sext' 'sext_ln40' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_9 = mul i29 %sext_ln40, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 141 'mul' 'mul_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_9, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 142 'partselect' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln40_9 = sext i16 %input_load_15 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 143 'sext' 'sext_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_10 = mul i29 %sext_ln40_9, %sext_ln24_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 144 'mul' 'mul_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln48_9 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_10, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 145 'partselect' 'trunc_ln48_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 146 [1/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 146 'load' 'input_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 147 [1/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 147 'load' 'input_load_17' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln40_16 = add i11 %tmp10_1_0_mid2, %zext_ln40_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 148 'add' 'add_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln40_20 = zext i11 %add_ln40_16 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 149 'zext' 'zext_ln40_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_20" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 150 'getelementptr' 'input_addr_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 151 [2/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 151 'load' 'input_load_18' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 152 [1/1] (1.63ns)   --->   "%add_ln40_17 = add i11 %tmp10_1_0_mid2, %zext_ln40_17" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 152 'add' 'add_ln40_17' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln40_21 = zext i11 %add_ln40_17 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 153 'zext' 'zext_ln40_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_21" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 154 'getelementptr' 'input_addr_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 155 'load' 'input_load_19' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln24_10 = sext i16 %kernel_load_10 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 156 'sext' 'sext_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln24_11 = sext i16 %kernel_load_11 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 157 'sext' 'sext_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%kernel_load_13 = load i16* %kernel_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 158 'load' 'kernel_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 159 [1/2] (3.25ns)   --->   "%kernel_load_14 = load i16* %kernel_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 159 'load' 'kernel_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 160 [1/1] (1.82ns)   --->   "%add_ln24_15 = add i7 7, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 160 'add' 'add_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln24_16 = zext i7 %add_ln24_15 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 161 'zext' 'zext_ln24_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%kernel_addr_15 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_16" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 162 'getelementptr' 'kernel_addr_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 163 [2/2] (3.25ns)   --->   "%kernel_load_15 = load i16* %kernel_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 163 'load' 'kernel_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 164 [1/1] (1.82ns)   --->   "%add_ln24_16 = add i7 8, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 164 'add' 'add_ln24_16' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln24_17 = zext i7 %add_ln24_16 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 165 'zext' 'zext_ln24_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%kernel_addr_16 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_17" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 166 'getelementptr' 'kernel_addr_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 167 [2/2] (3.25ns)   --->   "%kernel_load_16 = load i16* %kernel_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 167 'load' 'kernel_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 168 [1/1] (1.02ns)   --->   "%select_ln24_9 = select i1 %icmp_ln32, i4 %out_d, i4 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 168 'select' 'select_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (1.02ns)   --->   "%select_ln32 = select i1 %select_ln24_14, i4 %out_h, i4 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 169 'select' 'select_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln40_10 = sext i16 %input_load_16 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 170 'sext' 'sext_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_11 = mul i29 %sext_ln40_10, %sext_ln24_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 171 'mul' 'mul_ln40_11' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln48_s = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_11, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 172 'partselect' 'trunc_ln48_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln40_11 = sext i16 %input_load_17 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 173 'sext' 'sext_ln40_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_12 = mul i29 %sext_ln40_11, %sext_ln24_11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 174 'mul' 'mul_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln48_8 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_12, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 175 'partselect' 'trunc_ln48_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 176 [1/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 176 'load' 'input_load_18' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 177 [1/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 177 'load' 'input_load_19' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 178 [1/1] (1.63ns)   --->   "%add_ln40_18 = add i11 %zext_ln40_13, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 178 'add' 'add_ln40_18' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln40_22 = zext i11 %add_ln40_18 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 179 'zext' 'zext_ln40_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_22" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 180 'getelementptr' 'input_addr_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 181 'load' 'input_load_20' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 182 [1/1] (1.63ns)   --->   "%add_ln40_19 = add i11 %tmp10_2_0_mid2, %zext_ln40_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 182 'add' 'add_ln40_19' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln40_23 = zext i11 %add_ln40_19 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'zext' 'zext_ln40_23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%input_addr_21 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_23" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 184 'getelementptr' 'input_addr_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 185 [2/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 185 'load' 'input_load_21' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 186 [1/1] (1.63ns)   --->   "%add_ln40_20 = add i11 %tmp10_2_0_mid2, %zext_ln40_17" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 186 'add' 'add_ln40_20' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (1.24ns)   --->   "%select_ln32_14 = select i1 %icmp_ln32, i8 1, i8 %add_ln32_2" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 187 'select' 'select_ln32_14' <Predicate = (!icmp_ln23)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln24_12 = sext i16 %kernel_load_12 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 188 'sext' 'sext_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln24_13 = sext i16 %kernel_load_13 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 189 'sext' 'sext_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 190 [1/2] (3.25ns)   --->   "%kernel_load_15 = load i16* %kernel_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 190 'load' 'kernel_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 191 [1/2] (3.25ns)   --->   "%kernel_load_16 = load i16* %kernel_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 191 'load' 'kernel_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln24_18 = zext i4 %select_ln24_9 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 192 'zext' 'zext_ln24_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln24_18" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 193 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 194 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 194 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln40_12 = sext i16 %input_load_18 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 195 'sext' 'sext_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_13 = mul i29 %sext_ln40_12, %sext_ln24_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 196 'mul' 'mul_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_13, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 197 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln40_13 = sext i16 %input_load_19 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 198 'sext' 'sext_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_14 = mul i29 %sext_ln40_13, %sext_ln24_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'mul' 'mul_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_14, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 200 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 201 [1/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 201 'load' 'input_load_20' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 202 [1/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 202 'load' 'input_load_21' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln40_24 = zext i11 %add_ln40_20 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 203 'zext' 'zext_ln40_24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 204 'getelementptr' 'input_addr_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 205 [2/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 205 'load' 'input_load_22' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 206 [1/1] (2.07ns)   --->   "%add_ln48_10 = add i16 %trunc_ln48_8, %trunc_ln48_s" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 206 'add' 'add_ln48_10' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.30>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln24_14 = sext i16 %kernel_load_14 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 207 'sext' 'sext_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln24_15 = sext i16 %kernel_load_15 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 208 'sext' 'sext_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 209 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 209 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln40_14 = sext i16 %input_load_20 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 210 'sext' 'sext_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_15 = mul i29 %sext_ln40_14, %sext_ln24_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 211 'mul' 'mul_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_15, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 212 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln40_15 = sext i16 %input_load_21 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 213 'sext' 'sext_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_16 = mul i29 %sext_ln40_15, %sext_ln24_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 214 'mul' 'mul_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_16, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 215 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 216 [1/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 216 'load' 'input_load_22' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 217 [1/1] (2.07ns)   --->   "%add_ln48_9 = add i16 %trunc_ln, %bias_load" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 217 'add' 'add_ln48_9' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_11 = add i16 %trunc_ln48_9, %add_ln48_10" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 218 'add' 'add_ln48_11' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 219 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_12 = add i16 %add_ln48_9, %add_ln48_11" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 219 'add' 'add_ln48_12' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 220 [1/1] (2.07ns)   --->   "%add_ln48_13 = add i16 %trunc_ln48_2, %trunc_ln48_1" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 220 'add' 'add_ln48_13' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln24_16 = sext i16 %kernel_load_16 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 221 'sext' 'sext_ln24_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%tmp12_mid2_v = zext i7 %tmp12_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 222 'zext' 'tmp12_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (3.36ns) (grouped into DSP with root node add_ln48)   --->   "%tmp12_mid2 = mul i11 %zext_ln48_1_cast, %tmp12_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 223 'mul' 'tmp12_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln40_16 = sext i16 %input_load_22 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 224 'sext' 'sext_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_17 = mul i29 %sext_ln40_16, %sext_ln24_16" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 225 'mul' 'mul_ln40_17' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_17, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 226 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln48 = add i11 %zext_ln40_13, %tmp12_mid2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 227 'add' 'add_ln48' <Predicate = (!icmp_ln23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.80>
ST_10 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_14 = add i16 %trunc_ln48_5, %trunc_ln48_4" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 228 'add' 'add_ln48_14' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 229 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_15 = add i16 %trunc_ln48_3, %add_ln48_14" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 229 'add' 'add_ln48_15' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_16 = add i16 %add_ln48_13, %add_ln48_15" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 230 'add' 'add_ln48_16' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 231 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_17 = add i16 %add_ln48_12, %add_ln48_16" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 231 'add' 'add_ln48_17' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 232 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 1568, i64 0)"   --->   Operation 233 'speclooptripcount' 'empty_59' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 234 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str432)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 235 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 236 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i11 %add_ln48 to i64" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 237 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 238 'getelementptr' 'output_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (3.25ns)   --->   "store i16 %add_ln48_17, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 239 'store' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str432, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:50]   --->   Operation 240 'specregionend' 'empty_61' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 241 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 242 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.34ns
The critical path consists of the following:
	wire read on port 'output_width' (../layers_c/depthwise_conv2d.cpp:4) [9]  (0 ns)
	'mul' operation ('mul_ln4', ../layers_c/depthwise_conv2d.cpp:4) [21]  (2.34 ns)

 <State 2>: 8.38ns
The critical path consists of the following:
	'phi' operation ('out_d_0', ../layers_c/depthwise_conv2d.cpp:24) with incoming values : ('select_ln24_9', ../layers_c/depthwise_conv2d.cpp:24) [27]  (0 ns)
	'add' operation ('out_d', ../layers_c/depthwise_conv2d.cpp:23) [46]  (1.74 ns)
	'mul' operation ('mul_ln40_18', ../layers_c/depthwise_conv2d.cpp:40) [107]  (3.78 ns)
	'select' operation ('select_ln24_10', ../layers_c/depthwise_conv2d.cpp:24) [108]  (0 ns)
	'add' operation ('tmp_0_0_mid1', ../layers_c/depthwise_conv2d.cpp:32) [119]  (1.87 ns)
	'select' operation ('tmp10_0_0_mid2_v_v', ../layers_c/depthwise_conv2d.cpp:24) [120]  (0.993 ns)

 <State 3>: 8.63ns
The critical path consists of the following:
	'mul' operation ('tmp10_0_0_mid2', ../layers_c/depthwise_conv2d.cpp:4) [122]  (3.74 ns)
	'add' operation ('add_ln40', ../layers_c/depthwise_conv2d.cpp:40) [137]  (1.64 ns)
	'getelementptr' operation ('input_addr', ../layers_c/depthwise_conv2d.cpp:40) [139]  (0 ns)
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' [140]  (3.25 ns)

 <State 4>: 6.63ns
The critical path consists of the following:
	'add' operation ('add_ln40_13', ../layers_c/depthwise_conv2d.cpp:40) [153]  (1.74 ns)
	'add' operation ('add_ln40_14', ../layers_c/depthwise_conv2d.cpp:40) [155]  (1.64 ns)
	'getelementptr' operation ('input_addr_16', ../layers_c/depthwise_conv2d.cpp:40) [157]  (0 ns)
	'load' operation ('input_load_16', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' [158]  (3.25 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[142] ('mul_ln40_9', ../layers_c/depthwise_conv2d.cpp:40) [142]  (6.38 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[160] ('mul_ln40_11', ../layers_c/depthwise_conv2d.cpp:40) [160]  (6.38 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[174] ('mul_ln40_13', ../layers_c/depthwise_conv2d.cpp:40) [174]  (6.38 ns)

 <State 8>: 8.3ns
The critical path consists of the following:
	'load' operation ('bias_load', ../layers_c/depthwise_conv2d.cpp:24) on array 'bias' [106]  (2.32 ns)
	'add' operation ('add_ln48_9', ../layers_c/depthwise_conv2d.cpp:48) [204]  (2.08 ns)
	'add' operation ('add_ln48_12', ../layers_c/depthwise_conv2d.cpp:48) [207]  (3.9 ns)

 <State 9>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[202] ('mul_ln40_17', ../layers_c/depthwise_conv2d.cpp:40) [202]  (6.38 ns)

 <State 10>: 7.81ns
The critical path consists of the following:
	'add' operation ('add_ln48_14', ../layers_c/depthwise_conv2d.cpp:48) [209]  (0 ns)
	'add' operation ('add_ln48_15', ../layers_c/depthwise_conv2d.cpp:48) [210]  (3.9 ns)
	'add' operation ('add_ln48_16', ../layers_c/depthwise_conv2d.cpp:48) [211]  (0 ns)
	'add' operation ('add_ln48_17', ../layers_c/depthwise_conv2d.cpp:48) [212]  (3.9 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', ../layers_c/depthwise_conv2d.cpp:48) [215]  (0 ns)
	'store' operation ('store_ln48', ../layers_c/depthwise_conv2d.cpp:48) of variable 'add_ln48_17', ../layers_c/depthwise_conv2d.cpp:48 on array 'output_r' [216]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
