# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do mottaker_sf_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:53 on Nov 13,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mottaker_sf
# -- Compiling architecture rtl of mottaker_sf
# End time: 15:13:54 on Nov 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Dev/school/ele111/lab8/del2/mottaker_sf/baudrate_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:54 on Nov 13,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/school/ele111/lab8/del2/mottaker_sf/baudrate_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_gen
# -- Compiling architecture RTL of baudrate_gen
# End time: 15:13:54 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
