/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the ARM target                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*154 cases */, 61|128,85/*10941*/,  TARGET_VAL(ISD::ADD),// ->10946
/*5*/       OPC_Scope, 83, /*->90*/ // 61 children in Scope
/*7*/         OPC_RecordChild0, // #0 = $acc
/*8*/         OPC_MoveChild, 1,
/*10*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/        OPC_MoveChild, 0,
/*15*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/        OPC_MoveChild, 0,
/*20*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/        OPC_RecordChild0, // #1 = $a
/*24*/        OPC_MoveChild, 1,
/*26*/        OPC_CheckInteger, 16, 
/*28*/        OPC_CheckType, MVT::i32,
/*30*/        OPC_MoveParent,
/*31*/        OPC_MoveParent,
/*32*/        OPC_MoveChild, 1,
/*34*/        OPC_CheckInteger, 16, 
/*36*/        OPC_CheckType, MVT::i32,
/*38*/        OPC_MoveParent,
/*39*/        OPC_MoveParent,
/*40*/        OPC_MoveChild, 1,
/*42*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*45*/        OPC_MoveChild, 0,
/*47*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/        OPC_RecordChild0, // #2 = $b
/*51*/        OPC_MoveChild, 1,
/*53*/        OPC_CheckInteger, 16, 
/*55*/        OPC_CheckType, MVT::i32,
/*57*/        OPC_MoveParent,
/*58*/        OPC_MoveParent,
/*59*/        OPC_MoveChild, 1,
/*61*/        OPC_CheckInteger, 16, 
/*63*/        OPC_CheckType, MVT::i32,
/*65*/        OPC_MoveParent,
/*66*/        OPC_MoveParent,
/*67*/        OPC_MoveParent,
/*68*/        OPC_CheckType, MVT::i32,
/*70*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*72*/        OPC_EmitInteger, MVT::i32, 14, 
/*75*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*90*/      /*Scope*/ 83, /*->174*/
/*91*/        OPC_MoveChild, 0,
/*93*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96*/        OPC_MoveChild, 0,
/*98*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*101*/       OPC_MoveChild, 0,
/*103*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*106*/       OPC_RecordChild0, // #0 = $a
/*107*/       OPC_MoveChild, 1,
/*109*/       OPC_CheckInteger, 16, 
/*111*/       OPC_CheckType, MVT::i32,
/*113*/       OPC_MoveParent,
/*114*/       OPC_MoveParent,
/*115*/       OPC_MoveChild, 1,
/*117*/       OPC_CheckInteger, 16, 
/*119*/       OPC_CheckType, MVT::i32,
/*121*/       OPC_MoveParent,
/*122*/       OPC_MoveParent,
/*123*/       OPC_MoveChild, 1,
/*125*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*128*/       OPC_MoveChild, 0,
/*130*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*133*/       OPC_RecordChild0, // #1 = $b
/*134*/       OPC_MoveChild, 1,
/*136*/       OPC_CheckInteger, 16, 
/*138*/       OPC_CheckType, MVT::i32,
/*140*/       OPC_MoveParent,
/*141*/       OPC_MoveParent,
/*142*/       OPC_MoveChild, 1,
/*144*/       OPC_CheckInteger, 16, 
/*146*/       OPC_CheckType, MVT::i32,
/*148*/       OPC_MoveParent,
/*149*/       OPC_MoveParent,
/*150*/       OPC_MoveParent,
/*151*/       OPC_RecordChild1, // #2 = $acc
/*152*/       OPC_CheckType, MVT::i32,
/*154*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*156*/       OPC_EmitInteger, MVT::i32, 14, 
/*159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*174*/     /*Scope*/ 79|128,1/*207*/, /*->383*/
/*176*/       OPC_RecordChild0, // #0 = $Rn
/*177*/       OPC_MoveChild, 1,
/*179*/       OPC_Scope, 49, /*->230*/ // 4 children in Scope
/*181*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*184*/         OPC_MoveChild, 0,
/*186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*189*/         OPC_RecordChild0, // #1 = $Rm
/*190*/         OPC_RecordChild1, // #2 = $rot
/*191*/         OPC_MoveChild, 1,
/*193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*196*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*198*/         OPC_CheckType, MVT::i32,
/*200*/         OPC_MoveParent,
/*201*/         OPC_MoveParent,
/*202*/         OPC_MoveParent,
/*203*/         OPC_CheckType, MVT::i32,
/*205*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*207*/         OPC_EmitConvertToTarget, 2,
/*209*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*212*/         OPC_EmitInteger, MVT::i32, 14, 
/*215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*230*/       /*Scope*/ 50, /*->281*/
/*231*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*235*/         OPC_MoveChild, 0,
/*237*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*240*/         OPC_RecordChild0, // #1 = $Rm
/*241*/         OPC_RecordChild1, // #2 = $rot
/*242*/         OPC_MoveChild, 1,
/*244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*247*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*249*/         OPC_CheckType, MVT::i32,
/*251*/         OPC_MoveParent,
/*252*/         OPC_MoveParent,
/*253*/         OPC_MoveParent,
/*254*/         OPC_CheckType, MVT::i32,
/*256*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*258*/         OPC_EmitConvertToTarget, 2,
/*260*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*263*/         OPC_EmitInteger, MVT::i32, 14, 
/*266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*281*/       /*Scope*/ 49, /*->331*/
/*282*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*285*/         OPC_MoveChild, 0,
/*287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*290*/         OPC_RecordChild0, // #1 = $Rm
/*291*/         OPC_RecordChild1, // #2 = $rot
/*292*/         OPC_MoveChild, 1,
/*294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*297*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*299*/         OPC_CheckType, MVT::i32,
/*301*/         OPC_MoveParent,
/*302*/         OPC_MoveParent,
/*303*/         OPC_MoveParent,
/*304*/         OPC_CheckType, MVT::i32,
/*306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*308*/         OPC_EmitConvertToTarget, 2,
/*310*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*313*/         OPC_EmitInteger, MVT::i32, 14, 
/*316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*331*/       /*Scope*/ 50, /*->382*/
/*332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*336*/         OPC_MoveChild, 0,
/*338*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*341*/         OPC_RecordChild0, // #1 = $Rm
/*342*/         OPC_RecordChild1, // #2 = $rot
/*343*/         OPC_MoveChild, 1,
/*345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*348*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*350*/         OPC_CheckType, MVT::i32,
/*352*/         OPC_MoveParent,
/*353*/         OPC_MoveParent,
/*354*/         OPC_MoveParent,
/*355*/         OPC_CheckType, MVT::i32,
/*357*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*359*/         OPC_EmitConvertToTarget, 2,
/*361*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*364*/         OPC_EmitInteger, MVT::i32, 14, 
/*367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*382*/       0, /*End of Scope*/
/*383*/     /*Scope*/ 82|128,1/*210*/, /*->595*/
/*385*/       OPC_MoveChild, 0,
/*387*/       OPC_Scope, 50, /*->439*/ // 4 children in Scope
/*389*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*392*/         OPC_MoveChild, 0,
/*394*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*397*/         OPC_RecordChild0, // #0 = $Rm
/*398*/         OPC_RecordChild1, // #1 = $rot
/*399*/         OPC_MoveChild, 1,
/*401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*404*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*406*/         OPC_CheckType, MVT::i32,
/*408*/         OPC_MoveParent,
/*409*/         OPC_MoveParent,
/*410*/         OPC_MoveParent,
/*411*/         OPC_RecordChild1, // #2 = $Rn
/*412*/         OPC_CheckType, MVT::i32,
/*414*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*416*/         OPC_EmitConvertToTarget, 1,
/*418*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*421*/         OPC_EmitInteger, MVT::i32, 14, 
/*424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*439*/       /*Scope*/ 51, /*->491*/
/*440*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*444*/         OPC_MoveChild, 0,
/*446*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*449*/         OPC_RecordChild0, // #0 = $Rm
/*450*/         OPC_RecordChild1, // #1 = $rot
/*451*/         OPC_MoveChild, 1,
/*453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*456*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*458*/         OPC_CheckType, MVT::i32,
/*460*/         OPC_MoveParent,
/*461*/         OPC_MoveParent,
/*462*/         OPC_MoveParent,
/*463*/         OPC_RecordChild1, // #2 = $Rn
/*464*/         OPC_CheckType, MVT::i32,
/*466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*468*/         OPC_EmitConvertToTarget, 1,
/*470*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*473*/         OPC_EmitInteger, MVT::i32, 14, 
/*476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*491*/       /*Scope*/ 50, /*->542*/
/*492*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*495*/         OPC_MoveChild, 0,
/*497*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*500*/         OPC_RecordChild0, // #0 = $Rm
/*501*/         OPC_RecordChild1, // #1 = $rot
/*502*/         OPC_MoveChild, 1,
/*504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*507*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*509*/         OPC_CheckType, MVT::i32,
/*511*/         OPC_MoveParent,
/*512*/         OPC_MoveParent,
/*513*/         OPC_MoveParent,
/*514*/         OPC_RecordChild1, // #2 = $Rn
/*515*/         OPC_CheckType, MVT::i32,
/*517*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*519*/         OPC_EmitConvertToTarget, 1,
/*521*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*524*/         OPC_EmitInteger, MVT::i32, 14, 
/*527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*542*/       /*Scope*/ 51, /*->594*/
/*543*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*547*/         OPC_MoveChild, 0,
/*549*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*552*/         OPC_RecordChild0, // #0 = $Rm
/*553*/         OPC_RecordChild1, // #1 = $rot
/*554*/         OPC_MoveChild, 1,
/*556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*559*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*561*/         OPC_CheckType, MVT::i32,
/*563*/         OPC_MoveParent,
/*564*/         OPC_MoveParent,
/*565*/         OPC_MoveParent,
/*566*/         OPC_RecordChild1, // #2 = $Rn
/*567*/         OPC_CheckType, MVT::i32,
/*569*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*571*/         OPC_EmitConvertToTarget, 1,
/*573*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*576*/         OPC_EmitInteger, MVT::i32, 14, 
/*579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*594*/       0, /*End of Scope*/
/*595*/     /*Scope*/ 74|128,1/*202*/, /*->799*/
/*597*/       OPC_RecordChild0, // #0 = $acc
/*598*/       OPC_MoveChild, 1,
/*600*/       OPC_SwitchOpcode /*2 cases */, 127,  TARGET_VAL(ISD::MUL),// ->731
/*604*/         OPC_MoveChild, 0,
/*606*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*609*/         OPC_Scope, 59, /*->670*/ // 2 children in Scope
/*611*/           OPC_MoveChild, 0,
/*613*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*616*/           OPC_RecordChild0, // #1 = $a
/*617*/           OPC_MoveChild, 1,
/*619*/           OPC_CheckInteger, 16, 
/*621*/           OPC_CheckType, MVT::i32,
/*623*/           OPC_MoveParent,
/*624*/           OPC_MoveParent,
/*625*/           OPC_MoveChild, 1,
/*627*/           OPC_CheckInteger, 16, 
/*629*/           OPC_CheckType, MVT::i32,
/*631*/           OPC_MoveParent,
/*632*/           OPC_MoveParent,
/*633*/           OPC_MoveChild, 1,
/*635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*638*/           OPC_RecordChild0, // #2 = $b
/*639*/           OPC_MoveChild, 1,
/*641*/           OPC_CheckInteger, 16, 
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_CheckType, MVT::i32,
/*650*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*652*/           OPC_EmitInteger, MVT::i32, 14, 
/*655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*670*/         /*Scope*/ 59, /*->730*/
/*671*/           OPC_RecordChild0, // #1 = $a
/*672*/           OPC_MoveChild, 1,
/*674*/           OPC_CheckInteger, 16, 
/*676*/           OPC_CheckType, MVT::i32,
/*678*/           OPC_MoveParent,
/*679*/           OPC_MoveParent,
/*680*/           OPC_MoveChild, 1,
/*682*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*685*/           OPC_MoveChild, 0,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*690*/           OPC_RecordChild0, // #2 = $b
/*691*/           OPC_MoveChild, 1,
/*693*/           OPC_CheckInteger, 16, 
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_MoveParent,
/*698*/           OPC_MoveParent,
/*699*/           OPC_MoveChild, 1,
/*701*/           OPC_CheckInteger, 16, 
/*703*/           OPC_CheckType, MVT::i32,
/*705*/           OPC_MoveParent,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveParent,
/*708*/           OPC_CheckType, MVT::i32,
/*710*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*712*/           OPC_EmitInteger, MVT::i32, 14, 
/*715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*730*/         0, /*End of Scope*/
/*731*/       /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->798
/*734*/         OPC_MoveChild, 0,
/*736*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*739*/         OPC_RecordChild0, // #1 = $a
/*740*/         OPC_MoveChild, 1,
/*742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*745*/         OPC_MoveChild, 0,
/*747*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*750*/         OPC_RecordChild0, // #2 = $b
/*751*/         OPC_MoveChild, 1,
/*753*/         OPC_CheckInteger, 16, 
/*755*/         OPC_CheckType, MVT::i32,
/*757*/         OPC_MoveParent,
/*758*/         OPC_MoveParent,
/*759*/         OPC_MoveChild, 1,
/*761*/         OPC_CheckInteger, 16, 
/*763*/         OPC_CheckType, MVT::i32,
/*765*/         OPC_MoveParent,
/*766*/         OPC_MoveParent,
/*767*/         OPC_MoveParent,
/*768*/         OPC_MoveChild, 1,
/*770*/         OPC_CheckInteger, 16, 
/*772*/         OPC_CheckType, MVT::i32,
/*774*/         OPC_MoveParent,
/*775*/         OPC_MoveParent,
/*776*/         OPC_CheckType, MVT::i32,
/*778*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*780*/         OPC_EmitInteger, MVT::i32, 14, 
/*783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*798*/       0, // EndSwitchOpcode
/*799*/     /*Scope*/ 6|128,1/*134*/, /*->935*/
/*801*/       OPC_MoveChild, 0,
/*803*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*806*/       OPC_MoveChild, 0,
/*808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*811*/       OPC_Scope, 60, /*->873*/ // 2 children in Scope
/*813*/         OPC_MoveChild, 0,
/*815*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*818*/         OPC_RecordChild0, // #0 = $a
/*819*/         OPC_MoveChild, 1,
/*821*/         OPC_CheckInteger, 16, 
/*823*/         OPC_CheckType, MVT::i32,
/*825*/         OPC_MoveParent,
/*826*/         OPC_MoveParent,
/*827*/         OPC_MoveChild, 1,
/*829*/         OPC_CheckInteger, 16, 
/*831*/         OPC_CheckType, MVT::i32,
/*833*/         OPC_MoveParent,
/*834*/         OPC_MoveParent,
/*835*/         OPC_MoveChild, 1,
/*837*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*840*/         OPC_RecordChild0, // #1 = $b
/*841*/         OPC_MoveChild, 1,
/*843*/         OPC_CheckInteger, 16, 
/*845*/         OPC_CheckType, MVT::i32,
/*847*/         OPC_MoveParent,
/*848*/         OPC_MoveParent,
/*849*/         OPC_MoveParent,
/*850*/         OPC_RecordChild1, // #2 = $acc
/*851*/         OPC_CheckType, MVT::i32,
/*853*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*855*/         OPC_EmitInteger, MVT::i32, 14, 
/*858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*873*/       /*Scope*/ 60, /*->934*/
/*874*/         OPC_RecordChild0, // #0 = $b
/*875*/         OPC_MoveChild, 1,
/*877*/         OPC_CheckInteger, 16, 
/*879*/         OPC_CheckType, MVT::i32,
/*881*/         OPC_MoveParent,
/*882*/         OPC_MoveParent,
/*883*/         OPC_MoveChild, 1,
/*885*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*888*/         OPC_MoveChild, 0,
/*890*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*893*/         OPC_RecordChild0, // #1 = $a
/*894*/         OPC_MoveChild, 1,
/*896*/         OPC_CheckInteger, 16, 
/*898*/         OPC_CheckType, MVT::i32,
/*900*/         OPC_MoveParent,
/*901*/         OPC_MoveParent,
/*902*/         OPC_MoveChild, 1,
/*904*/         OPC_CheckInteger, 16, 
/*906*/         OPC_CheckType, MVT::i32,
/*908*/         OPC_MoveParent,
/*909*/         OPC_MoveParent,
/*910*/         OPC_MoveParent,
/*911*/         OPC_RecordChild1, // #2 = $acc
/*912*/         OPC_CheckType, MVT::i32,
/*914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*916*/         OPC_EmitInteger, MVT::i32, 14, 
/*919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*934*/       0, /*End of Scope*/
/*935*/     /*Scope*/ 70, /*->1006*/
/*936*/       OPC_RecordChild0, // #0 = $acc
/*937*/       OPC_MoveChild, 1,
/*939*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*942*/       OPC_MoveChild, 0,
/*944*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*947*/       OPC_MoveChild, 0,
/*949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*952*/       OPC_MoveChild, 0,
/*954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*957*/       OPC_RecordChild0, // #1 = $b
/*958*/       OPC_MoveChild, 1,
/*960*/       OPC_CheckInteger, 16, 
/*962*/       OPC_CheckType, MVT::i32,
/*964*/       OPC_MoveParent,
/*965*/       OPC_MoveParent,
/*966*/       OPC_MoveChild, 1,
/*968*/       OPC_CheckInteger, 16, 
/*970*/       OPC_CheckType, MVT::i32,
/*972*/       OPC_MoveParent,
/*973*/       OPC_MoveParent,
/*974*/       OPC_RecordChild1, // #2 = $a
/*975*/       OPC_MoveParent,
/*976*/       OPC_MoveChild, 1,
/*978*/       OPC_CheckInteger, 16, 
/*980*/       OPC_CheckType, MVT::i32,
/*982*/       OPC_MoveParent,
/*983*/       OPC_MoveParent,
/*984*/       OPC_CheckType, MVT::i32,
/*986*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*988*/       OPC_EmitInteger, MVT::i32, 14, 
/*991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1006*/    /*Scope*/ 6|128,1/*134*/, /*->1142*/
/*1008*/      OPC_MoveChild, 0,
/*1010*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1013*/      OPC_MoveChild, 0,
/*1015*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1018*/      OPC_Scope, 60, /*->1080*/ // 2 children in Scope
/*1020*/        OPC_RecordChild0, // #0 = $a
/*1021*/        OPC_MoveChild, 1,
/*1023*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1026*/        OPC_MoveChild, 0,
/*1028*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1031*/        OPC_RecordChild0, // #1 = $b
/*1032*/        OPC_MoveChild, 1,
/*1034*/        OPC_CheckInteger, 16, 
/*1036*/        OPC_CheckType, MVT::i32,
/*1038*/        OPC_MoveParent,
/*1039*/        OPC_MoveParent,
/*1040*/        OPC_MoveChild, 1,
/*1042*/        OPC_CheckInteger, 16, 
/*1044*/        OPC_CheckType, MVT::i32,
/*1046*/        OPC_MoveParent,
/*1047*/        OPC_MoveParent,
/*1048*/        OPC_MoveParent,
/*1049*/        OPC_MoveChild, 1,
/*1051*/        OPC_CheckInteger, 16, 
/*1053*/        OPC_CheckType, MVT::i32,
/*1055*/        OPC_MoveParent,
/*1056*/        OPC_MoveParent,
/*1057*/        OPC_RecordChild1, // #2 = $acc
/*1058*/        OPC_CheckType, MVT::i32,
/*1060*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1062*/        OPC_EmitInteger, MVT::i32, 14, 
/*1065*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1068*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1080*/      /*Scope*/ 60, /*->1141*/
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #0 = $b
/*1092*/        OPC_MoveChild, 1,
/*1094*/        OPC_CheckInteger, 16, 
/*1096*/        OPC_CheckType, MVT::i32,
/*1098*/        OPC_MoveParent,
/*1099*/        OPC_MoveParent,
/*1100*/        OPC_MoveChild, 1,
/*1102*/        OPC_CheckInteger, 16, 
/*1104*/        OPC_CheckType, MVT::i32,
/*1106*/        OPC_MoveParent,
/*1107*/        OPC_MoveParent,
/*1108*/        OPC_RecordChild1, // #1 = $a
/*1109*/        OPC_MoveParent,
/*1110*/        OPC_MoveChild, 1,
/*1112*/        OPC_CheckInteger, 16, 
/*1114*/        OPC_CheckType, MVT::i32,
/*1116*/        OPC_MoveParent,
/*1117*/        OPC_MoveParent,
/*1118*/        OPC_RecordChild1, // #2 = $acc
/*1119*/        OPC_CheckType, MVT::i32,
/*1121*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1123*/        OPC_EmitInteger, MVT::i32, 14, 
/*1126*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1129*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1141*/      0, /*End of Scope*/
/*1142*/    /*Scope*/ 3|128,1/*131*/, /*->1275*/
/*1144*/      OPC_RecordChild0, // #0 = $Rn
/*1145*/      OPC_MoveChild, 1,
/*1147*/      OPC_Scope, 30, /*->1179*/ // 4 children in Scope
/*1149*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1152*/        OPC_RecordChild0, // #1 = $Rm
/*1153*/        OPC_MoveParent,
/*1154*/        OPC_CheckType, MVT::i32,
/*1156*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1158*/        OPC_EmitInteger, MVT::i32, 0, 
/*1161*/        OPC_EmitInteger, MVT::i32, 14, 
/*1164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1179*/      /*Scope*/ 31, /*->1211*/
/*1180*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1184*/        OPC_RecordChild0, // #1 = $Rm
/*1185*/        OPC_MoveParent,
/*1186*/        OPC_CheckType, MVT::i32,
/*1188*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/        OPC_EmitInteger, MVT::i32, 0, 
/*1193*/        OPC_EmitInteger, MVT::i32, 14, 
/*1196*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/      /*Scope*/ 30, /*->1242*/
/*1212*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/        OPC_RecordChild0, // #1 = $Rm
/*1216*/        OPC_MoveParent,
/*1217*/        OPC_CheckType, MVT::i32,
/*1219*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1221*/        OPC_EmitInteger, MVT::i32, 0, 
/*1224*/        OPC_EmitInteger, MVT::i32, 14, 
/*1227*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1230*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1242*/      /*Scope*/ 31, /*->1274*/
/*1243*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1247*/        OPC_RecordChild0, // #1 = $Rm
/*1248*/        OPC_MoveParent,
/*1249*/        OPC_CheckType, MVT::i32,
/*1251*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1253*/        OPC_EmitInteger, MVT::i32, 0, 
/*1256*/        OPC_EmitInteger, MVT::i32, 14, 
/*1259*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1262*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1274*/      0, /*End of Scope*/
/*1275*/    /*Scope*/ 6|128,1/*134*/, /*->1411*/
/*1277*/      OPC_MoveChild, 0,
/*1279*/      OPC_Scope, 31, /*->1312*/ // 4 children in Scope
/*1281*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1284*/        OPC_RecordChild0, // #0 = $Rm
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_RecordChild1, // #1 = $Rn
/*1287*/        OPC_CheckType, MVT::i32,
/*1289*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1291*/        OPC_EmitInteger, MVT::i32, 0, 
/*1294*/        OPC_EmitInteger, MVT::i32, 14, 
/*1297*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1312*/      /*Scope*/ 32, /*->1345*/
/*1313*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1317*/        OPC_RecordChild0, // #0 = $Rm
/*1318*/        OPC_MoveParent,
/*1319*/        OPC_RecordChild1, // #1 = $Rn
/*1320*/        OPC_CheckType, MVT::i32,
/*1322*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1324*/        OPC_EmitInteger, MVT::i32, 0, 
/*1327*/        OPC_EmitInteger, MVT::i32, 14, 
/*1330*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1333*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1345*/      /*Scope*/ 31, /*->1377*/
/*1346*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1349*/        OPC_RecordChild0, // #0 = $Rm
/*1350*/        OPC_MoveParent,
/*1351*/        OPC_RecordChild1, // #1 = $Rn
/*1352*/        OPC_CheckType, MVT::i32,
/*1354*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1356*/        OPC_EmitInteger, MVT::i32, 0, 
/*1359*/        OPC_EmitInteger, MVT::i32, 14, 
/*1362*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1365*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1377*/      /*Scope*/ 32, /*->1410*/
/*1378*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1382*/        OPC_RecordChild0, // #0 = $Rm
/*1383*/        OPC_MoveParent,
/*1384*/        OPC_RecordChild1, // #1 = $Rn
/*1385*/        OPC_CheckType, MVT::i32,
/*1387*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1389*/        OPC_EmitInteger, MVT::i32, 0, 
/*1392*/        OPC_EmitInteger, MVT::i32, 14, 
/*1395*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1398*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1410*/      0, /*End of Scope*/
/*1411*/    /*Scope*/ 33|128,1/*161*/, /*->1574*/
/*1413*/      OPC_RecordChild0, // #0 = $Ra
/*1414*/      OPC_MoveChild, 1,
/*1416*/      OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->1495
/*1420*/        OPC_MoveChild, 0,
/*1422*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1425*/        OPC_RecordChild0, // #1 = $Rn
/*1426*/        OPC_MoveChild, 1,
/*1428*/        OPC_CheckInteger, 16, 
/*1430*/        OPC_CheckType, MVT::i32,
/*1432*/        OPC_MoveParent,
/*1433*/        OPC_MoveParent,
/*1434*/        OPC_MoveChild, 1,
/*1436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1439*/        OPC_RecordChild0, // #2 = $Rm
/*1440*/        OPC_MoveChild, 1,
/*1442*/        OPC_CheckInteger, 16, 
/*1444*/        OPC_CheckType, MVT::i32,
/*1446*/        OPC_MoveParent,
/*1447*/        OPC_MoveParent,
/*1448*/        OPC_MoveParent,
/*1449*/        OPC_CheckType, MVT::i32,
/*1451*/        OPC_Scope, 20, /*->1473*/ // 2 children in Scope
/*1453*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1455*/          OPC_EmitInteger, MVT::i32, 14, 
/*1458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1473*/        /*Scope*/ 20, /*->1494*/
/*1474*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1476*/          OPC_EmitInteger, MVT::i32, 14, 
/*1479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1494*/        0, /*End of Scope*/
/*1495*/      /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->1573
/*1498*/        OPC_MoveChild, 0,
/*1500*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1503*/        OPC_RecordChild0, // #1 = $Rn
/*1504*/        OPC_MoveChild, 1,
/*1506*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1509*/        OPC_RecordChild0, // #2 = $Rm
/*1510*/        OPC_MoveChild, 1,
/*1512*/        OPC_CheckInteger, 16, 
/*1514*/        OPC_CheckType, MVT::i32,
/*1516*/        OPC_MoveParent,
/*1517*/        OPC_MoveParent,
/*1518*/        OPC_MoveParent,
/*1519*/        OPC_MoveChild, 1,
/*1521*/        OPC_CheckInteger, 16, 
/*1523*/        OPC_CheckType, MVT::i32,
/*1525*/        OPC_MoveParent,
/*1526*/        OPC_MoveParent,
/*1527*/        OPC_CheckType, MVT::i32,
/*1529*/        OPC_Scope, 20, /*->1551*/ // 2 children in Scope
/*1531*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1533*/          OPC_EmitInteger, MVT::i32, 14, 
/*1536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1551*/        /*Scope*/ 20, /*->1572*/
/*1552*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1554*/          OPC_EmitInteger, MVT::i32, 14, 
/*1557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1572*/        0, /*End of Scope*/
/*1573*/      0, // EndSwitchOpcode
/*1574*/    /*Scope*/ 57, /*->1632*/
/*1575*/      OPC_MoveChild, 0,
/*1577*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/      OPC_MoveChild, 0,
/*1582*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1585*/      OPC_RecordChild0, // #0 = $Rn
/*1586*/      OPC_MoveChild, 1,
/*1588*/      OPC_CheckInteger, 16, 
/*1590*/      OPC_CheckType, MVT::i32,
/*1592*/      OPC_MoveParent,
/*1593*/      OPC_MoveParent,
/*1594*/      OPC_MoveChild, 1,
/*1596*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1599*/      OPC_RecordChild0, // #1 = $Rm
/*1600*/      OPC_MoveChild, 1,
/*1602*/      OPC_CheckInteger, 16, 
/*1604*/      OPC_CheckType, MVT::i32,
/*1606*/      OPC_MoveParent,
/*1607*/      OPC_MoveParent,
/*1608*/      OPC_MoveParent,
/*1609*/      OPC_RecordChild1, // #2 = $Ra
/*1610*/      OPC_CheckType, MVT::i32,
/*1612*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1614*/      OPC_EmitInteger, MVT::i32, 14, 
/*1617*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1620*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
              // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1632*/    /*Scope*/ 57, /*->1690*/
/*1633*/      OPC_RecordChild0, // #0 = $Ra
/*1634*/      OPC_MoveChild, 1,
/*1636*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1639*/      OPC_MoveChild, 0,
/*1641*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1644*/      OPC_MoveChild, 0,
/*1646*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1649*/      OPC_RecordChild0, // #1 = $Rm
/*1650*/      OPC_MoveChild, 1,
/*1652*/      OPC_CheckInteger, 16, 
/*1654*/      OPC_CheckType, MVT::i32,
/*1656*/      OPC_MoveParent,
/*1657*/      OPC_MoveParent,
/*1658*/      OPC_RecordChild1, // #2 = $Rn
/*1659*/      OPC_MoveParent,
/*1660*/      OPC_MoveChild, 1,
/*1662*/      OPC_CheckInteger, 16, 
/*1664*/      OPC_CheckType, MVT::i32,
/*1666*/      OPC_MoveParent,
/*1667*/      OPC_MoveParent,
/*1668*/      OPC_CheckType, MVT::i32,
/*1670*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1672*/      OPC_EmitInteger, MVT::i32, 14, 
/*1675*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1678*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1690*/    /*Scope*/ 37|128,1/*165*/, /*->1857*/
/*1692*/      OPC_MoveChild, 0,
/*1694*/      OPC_SwitchOpcode /*2 cases */, 103,  TARGET_VAL(ISD::SRA),// ->1801
/*1698*/        OPC_MoveChild, 0,
/*1700*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1703*/        OPC_Scope, 47, /*->1752*/ // 2 children in Scope
/*1705*/          OPC_RecordChild0, // #0 = $Rn
/*1706*/          OPC_MoveChild, 1,
/*1708*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1711*/          OPC_RecordChild0, // #1 = $Rm
/*1712*/          OPC_MoveChild, 1,
/*1714*/          OPC_CheckInteger, 16, 
/*1716*/          OPC_CheckType, MVT::i32,
/*1718*/          OPC_MoveParent,
/*1719*/          OPC_MoveParent,
/*1720*/          OPC_MoveParent,
/*1721*/          OPC_MoveChild, 1,
/*1723*/          OPC_CheckInteger, 16, 
/*1725*/          OPC_CheckType, MVT::i32,
/*1727*/          OPC_MoveParent,
/*1728*/          OPC_MoveParent,
/*1729*/          OPC_RecordChild1, // #2 = $Ra
/*1730*/          OPC_CheckType, MVT::i32,
/*1732*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1734*/          OPC_EmitInteger, MVT::i32, 14, 
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1752*/        /*Scope*/ 47, /*->1800*/
/*1753*/          OPC_MoveChild, 0,
/*1755*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1758*/          OPC_RecordChild0, // #0 = $Rm
/*1759*/          OPC_MoveChild, 1,
/*1761*/          OPC_CheckInteger, 16, 
/*1763*/          OPC_CheckType, MVT::i32,
/*1765*/          OPC_MoveParent,
/*1766*/          OPC_MoveParent,
/*1767*/          OPC_RecordChild1, // #1 = $Rn
/*1768*/          OPC_MoveParent,
/*1769*/          OPC_MoveChild, 1,
/*1771*/          OPC_CheckInteger, 16, 
/*1773*/          OPC_CheckType, MVT::i32,
/*1775*/          OPC_MoveParent,
/*1776*/          OPC_MoveParent,
/*1777*/          OPC_RecordChild1, // #2 = $Ra
/*1778*/          OPC_CheckType, MVT::i32,
/*1780*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1782*/          OPC_EmitInteger, MVT::i32, 14, 
/*1785*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1788*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1800*/        0, /*End of Scope*/
/*1801*/      /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::MUL),// ->1856
/*1804*/        OPC_MoveChild, 0,
/*1806*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1809*/        OPC_RecordChild0, // #0 = $Rn
/*1810*/        OPC_MoveChild, 1,
/*1812*/        OPC_CheckInteger, 16, 
/*1814*/        OPC_CheckType, MVT::i32,
/*1816*/        OPC_MoveParent,
/*1817*/        OPC_MoveParent,
/*1818*/        OPC_MoveChild, 1,
/*1820*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1823*/        OPC_RecordChild0, // #1 = $Rm
/*1824*/        OPC_MoveChild, 1,
/*1826*/        OPC_CheckInteger, 16, 
/*1828*/        OPC_CheckType, MVT::i32,
/*1830*/        OPC_MoveParent,
/*1831*/        OPC_MoveParent,
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_RecordChild1, // #2 = $Ra
/*1834*/        OPC_CheckType, MVT::i32,
/*1836*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1838*/        OPC_EmitInteger, MVT::i32, 14, 
/*1841*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1844*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1856*/      0, // EndSwitchOpcode
/*1857*/    /*Scope*/ 57, /*->1915*/
/*1858*/      OPC_RecordChild0, // #0 = $Ra
/*1859*/      OPC_MoveChild, 1,
/*1861*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1864*/      OPC_MoveChild, 0,
/*1866*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1869*/      OPC_MoveChild, 0,
/*1871*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1874*/      OPC_RecordChild0, // #1 = $Rm
/*1875*/      OPC_MoveChild, 1,
/*1877*/      OPC_CheckInteger, 16, 
/*1879*/      OPC_CheckType, MVT::i32,
/*1881*/      OPC_MoveParent,
/*1882*/      OPC_MoveParent,
/*1883*/      OPC_RecordChild1, // #2 = $Rn
/*1884*/      OPC_MoveParent,
/*1885*/      OPC_MoveChild, 1,
/*1887*/      OPC_CheckInteger, 16, 
/*1889*/      OPC_CheckType, MVT::i32,
/*1891*/      OPC_MoveParent,
/*1892*/      OPC_MoveParent,
/*1893*/      OPC_CheckType, MVT::i32,
/*1895*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1897*/      OPC_EmitInteger, MVT::i32, 14, 
/*1900*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1903*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1915*/    /*Scope*/ 108, /*->2024*/
/*1916*/      OPC_MoveChild, 0,
/*1918*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1921*/      OPC_MoveChild, 0,
/*1923*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1926*/      OPC_Scope, 47, /*->1975*/ // 2 children in Scope
/*1928*/        OPC_RecordChild0, // #0 = $Rn
/*1929*/        OPC_MoveChild, 1,
/*1931*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1934*/        OPC_RecordChild0, // #1 = $Rm
/*1935*/        OPC_MoveChild, 1,
/*1937*/        OPC_CheckInteger, 16, 
/*1939*/        OPC_CheckType, MVT::i32,
/*1941*/        OPC_MoveParent,
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_MoveChild, 1,
/*1946*/        OPC_CheckInteger, 16, 
/*1948*/        OPC_CheckType, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_MoveParent,
/*1952*/        OPC_RecordChild1, // #2 = $Ra
/*1953*/        OPC_CheckType, MVT::i32,
/*1955*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1957*/        OPC_EmitInteger, MVT::i32, 14, 
/*1960*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1975*/      /*Scope*/ 47, /*->2023*/
/*1976*/        OPC_MoveChild, 0,
/*1978*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1981*/        OPC_RecordChild0, // #0 = $Rm
/*1982*/        OPC_MoveChild, 1,
/*1984*/        OPC_CheckInteger, 16, 
/*1986*/        OPC_CheckType, MVT::i32,
/*1988*/        OPC_MoveParent,
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_RecordChild1, // #1 = $Rn
/*1991*/        OPC_MoveParent,
/*1992*/        OPC_MoveChild, 1,
/*1994*/        OPC_CheckInteger, 16, 
/*1996*/        OPC_CheckType, MVT::i32,
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_MoveParent,
/*2000*/        OPC_RecordChild1, // #2 = $Ra
/*2001*/        OPC_CheckType, MVT::i32,
/*2003*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2005*/        OPC_EmitInteger, MVT::i32, 14, 
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2023*/      0, /*End of Scope*/
/*2024*/    /*Scope*/ 97|128,1/*225*/, /*->2251*/
/*2026*/      OPC_RecordChild0, // #0 = $Ra
/*2027*/      OPC_MoveChild, 1,
/*2029*/      OPC_SwitchOpcode /*2 cases */, 14|128,1/*142*/,  TARGET_VAL(ISD::MUL),// ->2176
/*2034*/        OPC_MoveChild, 0,
/*2036*/        OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2106
/*2040*/          OPC_RecordChild0, // #1 = $Rn
/*2041*/          OPC_MoveChild, 1,
/*2043*/          OPC_CheckValueType, MVT::i16,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_MoveParent,
/*2047*/          OPC_MoveChild, 1,
/*2049*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2052*/          OPC_RecordChild0, // #2 = $Rm
/*2053*/          OPC_MoveChild, 1,
/*2055*/          OPC_CheckInteger, 16, 
/*2057*/          OPC_CheckType, MVT::i32,
/*2059*/          OPC_MoveParent,
/*2060*/          OPC_MoveParent,
/*2061*/          OPC_MoveParent,
/*2062*/          OPC_Scope, 20, /*->2084*/ // 2 children in Scope
/*2064*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2066*/            OPC_EmitInteger, MVT::i32, 14, 
/*2069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2084*/          /*Scope*/ 20, /*->2105*/
/*2085*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2087*/            OPC_EmitInteger, MVT::i32, 14, 
/*2090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2105*/          0, /*End of Scope*/
/*2106*/        /*SwitchOpcode*/ 66,  TARGET_VAL(ISD::SRA),// ->2175
/*2109*/          OPC_RecordChild0, // #1 = $Rn
/*2110*/          OPC_MoveChild, 1,
/*2112*/          OPC_CheckInteger, 16, 
/*2114*/          OPC_CheckType, MVT::i32,
/*2116*/          OPC_MoveParent,
/*2117*/          OPC_MoveParent,
/*2118*/          OPC_MoveChild, 1,
/*2120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2123*/          OPC_RecordChild0, // #2 = $Rm
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckValueType, MVT::i16,
/*2128*/          OPC_MoveParent,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_Scope, 20, /*->2153*/ // 2 children in Scope
/*2133*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2135*/            OPC_EmitInteger, MVT::i32, 14, 
/*2138*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2141*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2153*/          /*Scope*/ 20, /*->2174*/
/*2154*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2156*/            OPC_EmitInteger, MVT::i32, 14, 
/*2159*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2162*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2174*/          0, /*End of Scope*/
/*2175*/        0, // EndSwitchOpcode
/*2176*/      /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->2250
/*2179*/        OPC_MoveChild, 0,
/*2181*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2184*/        OPC_RecordChild0, // #1 = $Rn
/*2185*/        OPC_MoveChild, 1,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2190*/        OPC_RecordChild0, // #2 = $Rm
/*2191*/        OPC_MoveChild, 1,
/*2193*/        OPC_CheckValueType, MVT::i16,
/*2195*/        OPC_MoveParent,
/*2196*/        OPC_MoveParent,
/*2197*/        OPC_MoveParent,
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckInteger, 16, 
/*2202*/        OPC_CheckType, MVT::i32,
/*2204*/        OPC_MoveParent,
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_Scope, 20, /*->2228*/ // 2 children in Scope
/*2208*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2210*/          OPC_EmitInteger, MVT::i32, 14, 
/*2213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2228*/        /*Scope*/ 20, /*->2249*/
/*2229*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2231*/          OPC_EmitInteger, MVT::i32, 14, 
/*2234*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2237*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2249*/        0, /*End of Scope*/
/*2250*/      0, // EndSwitchOpcode
/*2251*/    /*Scope*/ 101, /*->2353*/
/*2252*/      OPC_MoveChild, 0,
/*2254*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2257*/      OPC_MoveChild, 0,
/*2259*/      OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2306
/*2263*/        OPC_RecordChild0, // #0 = $Rn
/*2264*/        OPC_MoveChild, 1,
/*2266*/        OPC_CheckValueType, MVT::i16,
/*2268*/        OPC_MoveParent,
/*2269*/        OPC_MoveParent,
/*2270*/        OPC_MoveChild, 1,
/*2272*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2275*/        OPC_RecordChild0, // #1 = $Rm
/*2276*/        OPC_MoveChild, 1,
/*2278*/        OPC_CheckInteger, 16, 
/*2280*/        OPC_CheckType, MVT::i32,
/*2282*/        OPC_MoveParent,
/*2283*/        OPC_MoveParent,
/*2284*/        OPC_MoveParent,
/*2285*/        OPC_RecordChild1, // #2 = $Ra
/*2286*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2288*/        OPC_EmitInteger, MVT::i32, 14, 
/*2291*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2294*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2306*/      /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2352
/*2309*/        OPC_RecordChild0, // #0 = $Rm
/*2310*/        OPC_MoveChild, 1,
/*2312*/        OPC_CheckInteger, 16, 
/*2314*/        OPC_CheckType, MVT::i32,
/*2316*/        OPC_MoveParent,
/*2317*/        OPC_MoveParent,
/*2318*/        OPC_MoveChild, 1,
/*2320*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2323*/        OPC_RecordChild0, // #1 = $Rn
/*2324*/        OPC_MoveChild, 1,
/*2326*/        OPC_CheckValueType, MVT::i16,
/*2328*/        OPC_MoveParent,
/*2329*/        OPC_MoveParent,
/*2330*/        OPC_MoveParent,
/*2331*/        OPC_RecordChild1, // #2 = $Ra
/*2332*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2334*/        OPC_EmitInteger, MVT::i32, 14, 
/*2337*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2340*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2352*/      0, // EndSwitchOpcode
/*2353*/    /*Scope*/ 53, /*->2407*/
/*2354*/      OPC_RecordChild0, // #0 = $Ra
/*2355*/      OPC_MoveChild, 1,
/*2357*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2360*/      OPC_MoveChild, 0,
/*2362*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2365*/      OPC_MoveChild, 0,
/*2367*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2370*/      OPC_RecordChild0, // #1 = $Rm
/*2371*/      OPC_MoveChild, 1,
/*2373*/      OPC_CheckValueType, MVT::i16,
/*2375*/      OPC_MoveParent,
/*2376*/      OPC_MoveParent,
/*2377*/      OPC_RecordChild1, // #2 = $Rn
/*2378*/      OPC_MoveParent,
/*2379*/      OPC_MoveChild, 1,
/*2381*/      OPC_CheckInteger, 16, 
/*2383*/      OPC_CheckType, MVT::i32,
/*2385*/      OPC_MoveParent,
/*2386*/      OPC_MoveParent,
/*2387*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2389*/      OPC_EmitInteger, MVT::i32, 14, 
/*2392*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2407*/    /*Scope*/ 73|128,1/*201*/, /*->2610*/
/*2409*/      OPC_MoveChild, 0,
/*2411*/      OPC_SwitchOpcode /*2 cases */, 95,  TARGET_VAL(ISD::SRA),// ->2510
/*2415*/        OPC_MoveChild, 0,
/*2417*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2420*/        OPC_Scope, 43, /*->2465*/ // 2 children in Scope
/*2422*/          OPC_RecordChild0, // #0 = $Rn
/*2423*/          OPC_MoveChild, 1,
/*2425*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2428*/          OPC_RecordChild0, // #1 = $Rm
/*2429*/          OPC_MoveChild, 1,
/*2431*/          OPC_CheckValueType, MVT::i16,
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveParent,
/*2435*/          OPC_MoveParent,
/*2436*/          OPC_MoveChild, 1,
/*2438*/          OPC_CheckInteger, 16, 
/*2440*/          OPC_CheckType, MVT::i32,
/*2442*/          OPC_MoveParent,
/*2443*/          OPC_MoveParent,
/*2444*/          OPC_RecordChild1, // #2 = $Ra
/*2445*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2447*/          OPC_EmitInteger, MVT::i32, 14, 
/*2450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2465*/        /*Scope*/ 43, /*->2509*/
/*2466*/          OPC_MoveChild, 0,
/*2468*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2471*/          OPC_RecordChild0, // #0 = $Rm
/*2472*/          OPC_MoveChild, 1,
/*2474*/          OPC_CheckValueType, MVT::i16,
/*2476*/          OPC_MoveParent,
/*2477*/          OPC_MoveParent,
/*2478*/          OPC_RecordChild1, // #1 = $Rn
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_MoveChild, 1,
/*2482*/          OPC_CheckInteger, 16, 
/*2484*/          OPC_CheckType, MVT::i32,
/*2486*/          OPC_MoveParent,
/*2487*/          OPC_MoveParent,
/*2488*/          OPC_RecordChild1, // #2 = $Ra
/*2489*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2491*/          OPC_EmitInteger, MVT::i32, 14, 
/*2494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2509*/        0, /*End of Scope*/
/*2510*/      /*SwitchOpcode*/ 96,  TARGET_VAL(ISD::MUL),// ->2609
/*2513*/        OPC_MoveChild, 0,
/*2515*/        OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2562
/*2519*/          OPC_RecordChild0, // #0 = $Rn
/*2520*/          OPC_MoveChild, 1,
/*2522*/          OPC_CheckValueType, MVT::i16,
/*2524*/          OPC_MoveParent,
/*2525*/          OPC_MoveParent,
/*2526*/          OPC_MoveChild, 1,
/*2528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2531*/          OPC_RecordChild0, // #1 = $Rm
/*2532*/          OPC_MoveChild, 1,
/*2534*/          OPC_CheckInteger, 16, 
/*2536*/          OPC_CheckType, MVT::i32,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_MoveParent,
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_RecordChild1, // #2 = $Ra
/*2542*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2544*/          OPC_EmitInteger, MVT::i32, 14, 
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2562*/        /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2608
/*2565*/          OPC_RecordChild0, // #0 = $Rm
/*2566*/          OPC_MoveChild, 1,
/*2568*/          OPC_CheckInteger, 16, 
/*2570*/          OPC_CheckType, MVT::i32,
/*2572*/          OPC_MoveParent,
/*2573*/          OPC_MoveParent,
/*2574*/          OPC_MoveChild, 1,
/*2576*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2579*/          OPC_RecordChild0, // #1 = $Rn
/*2580*/          OPC_MoveChild, 1,
/*2582*/          OPC_CheckValueType, MVT::i16,
/*2584*/          OPC_MoveParent,
/*2585*/          OPC_MoveParent,
/*2586*/          OPC_MoveParent,
/*2587*/          OPC_RecordChild1, // #2 = $Ra
/*2588*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2590*/          OPC_EmitInteger, MVT::i32, 14, 
/*2593*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2608*/        0, // EndSwitchOpcode
/*2609*/      0, // EndSwitchOpcode
/*2610*/    /*Scope*/ 53, /*->2664*/
/*2611*/      OPC_RecordChild0, // #0 = $Ra
/*2612*/      OPC_MoveChild, 1,
/*2614*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2617*/      OPC_MoveChild, 0,
/*2619*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2622*/      OPC_MoveChild, 0,
/*2624*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2627*/      OPC_RecordChild0, // #1 = $Rm
/*2628*/      OPC_MoveChild, 1,
/*2630*/      OPC_CheckValueType, MVT::i16,
/*2632*/      OPC_MoveParent,
/*2633*/      OPC_MoveParent,
/*2634*/      OPC_RecordChild1, // #2 = $Rn
/*2635*/      OPC_MoveParent,
/*2636*/      OPC_MoveChild, 1,
/*2638*/      OPC_CheckInteger, 16, 
/*2640*/      OPC_CheckType, MVT::i32,
/*2642*/      OPC_MoveParent,
/*2643*/      OPC_MoveParent,
/*2644*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2646*/      OPC_EmitInteger, MVT::i32, 14, 
/*2649*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2652*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2664*/    /*Scope*/ 100, /*->2765*/
/*2665*/      OPC_MoveChild, 0,
/*2667*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2670*/      OPC_MoveChild, 0,
/*2672*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2675*/      OPC_Scope, 43, /*->2720*/ // 2 children in Scope
/*2677*/        OPC_RecordChild0, // #0 = $Rn
/*2678*/        OPC_MoveChild, 1,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2683*/        OPC_RecordChild0, // #1 = $Rm
/*2684*/        OPC_MoveChild, 1,
/*2686*/        OPC_CheckValueType, MVT::i16,
/*2688*/        OPC_MoveParent,
/*2689*/        OPC_MoveParent,
/*2690*/        OPC_MoveParent,
/*2691*/        OPC_MoveChild, 1,
/*2693*/        OPC_CheckInteger, 16, 
/*2695*/        OPC_CheckType, MVT::i32,
/*2697*/        OPC_MoveParent,
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_RecordChild1, // #2 = $Ra
/*2700*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2702*/        OPC_EmitInteger, MVT::i32, 14, 
/*2705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2720*/      /*Scope*/ 43, /*->2764*/
/*2721*/        OPC_MoveChild, 0,
/*2723*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2726*/        OPC_RecordChild0, // #0 = $Rm
/*2727*/        OPC_MoveChild, 1,
/*2729*/        OPC_CheckValueType, MVT::i16,
/*2731*/        OPC_MoveParent,
/*2732*/        OPC_MoveParent,
/*2733*/        OPC_RecordChild1, // #1 = $Rn
/*2734*/        OPC_MoveParent,
/*2735*/        OPC_MoveChild, 1,
/*2737*/        OPC_CheckInteger, 16, 
/*2739*/        OPC_CheckType, MVT::i32,
/*2741*/        OPC_MoveParent,
/*2742*/        OPC_MoveParent,
/*2743*/        OPC_RecordChild1, // #2 = $Ra
/*2744*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2746*/        OPC_EmitInteger, MVT::i32, 14, 
/*2749*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2752*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2764*/      0, /*End of Scope*/
/*2765*/    /*Scope*/ 84|128,1/*212*/, /*->2979*/
/*2767*/      OPC_RecordChild0, // #0 = $Rn
/*2768*/      OPC_Scope, 31, /*->2801*/ // 3 children in Scope
/*2770*/        OPC_RecordChild1, // #1 = $shift
/*2771*/        OPC_CheckType, MVT::i32,
/*2773*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2775*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2778*/        OPC_EmitInteger, MVT::i32, 14, 
/*2781*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2784*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2787*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2801*/      /*Scope*/ 15|128,1/*143*/, /*->2946*/
/*2803*/        OPC_MoveChild, 1,
/*2805*/        OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->2899
/*2809*/          OPC_Scope, 43, /*->2854*/ // 2 children in Scope
/*2811*/            OPC_RecordChild0, // #1 = $a
/*2812*/            OPC_MoveChild, 0,
/*2814*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2816*/            OPC_MoveParent,
/*2817*/            OPC_MoveChild, 1,
/*2819*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2822*/            OPC_RecordChild0, // #2 = $b
/*2823*/            OPC_MoveChild, 1,
/*2825*/            OPC_CheckInteger, 16, 
/*2827*/            OPC_CheckType, MVT::i32,
/*2829*/            OPC_MoveParent,
/*2830*/            OPC_MoveParent,
/*2831*/            OPC_MoveParent,
/*2832*/            OPC_CheckType, MVT::i32,
/*2834*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2836*/            OPC_EmitInteger, MVT::i32, 14, 
/*2839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2842*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2854*/          /*Scope*/ 43, /*->2898*/
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2860*/            OPC_RecordChild0, // #1 = $a
/*2861*/            OPC_MoveChild, 1,
/*2863*/            OPC_CheckInteger, 16, 
/*2865*/            OPC_CheckType, MVT::i32,
/*2867*/            OPC_MoveParent,
/*2868*/            OPC_MoveParent,
/*2869*/            OPC_RecordChild1, // #2 = $b
/*2870*/            OPC_MoveChild, 1,
/*2872*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_MoveParent,
/*2876*/            OPC_CheckType, MVT::i32,
/*2878*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2880*/            OPC_EmitInteger, MVT::i32, 14, 
/*2883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2898*/          0, /*End of Scope*/
/*2899*/        /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2945
/*2902*/          OPC_MoveChild, 0,
/*2904*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2907*/          OPC_RecordChild0, // #1 = $a
/*2908*/          OPC_RecordChild1, // #2 = $b
/*2909*/          OPC_MoveChild, 1,
/*2911*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2913*/          OPC_MoveParent,
/*2914*/          OPC_MoveParent,
/*2915*/          OPC_MoveChild, 1,
/*2917*/          OPC_CheckInteger, 16, 
/*2919*/          OPC_CheckType, MVT::i32,
/*2921*/          OPC_MoveParent,
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2927*/          OPC_EmitInteger, MVT::i32, 14, 
/*2930*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2933*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2945*/        0, // EndSwitchOpcode
/*2946*/      /*Scope*/ 31, /*->2978*/
/*2947*/        OPC_RecordChild1, // #1 = $Rn
/*2948*/        OPC_CheckType, MVT::i32,
/*2950*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2952*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2955*/        OPC_EmitInteger, MVT::i32, 14, 
/*2958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2961*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2964*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2978*/      0, /*End of Scope*/
/*2979*/    /*Scope*/ 97, /*->3077*/
/*2980*/      OPC_MoveChild, 0,
/*2982*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2985*/      OPC_Scope, 44, /*->3031*/ // 2 children in Scope
/*2987*/        OPC_RecordChild0, // #0 = $a
/*2988*/        OPC_MoveChild, 0,
/*2990*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2992*/        OPC_MoveParent,
/*2993*/        OPC_MoveChild, 1,
/*2995*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2998*/        OPC_RecordChild0, // #1 = $b
/*2999*/        OPC_MoveChild, 1,
/*3001*/        OPC_CheckInteger, 16, 
/*3003*/        OPC_CheckType, MVT::i32,
/*3005*/        OPC_MoveParent,
/*3006*/        OPC_MoveParent,
/*3007*/        OPC_MoveParent,
/*3008*/        OPC_RecordChild1, // #2 = $acc
/*3009*/        OPC_CheckType, MVT::i32,
/*3011*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3013*/        OPC_EmitInteger, MVT::i32, 14, 
/*3016*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3019*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3031*/      /*Scope*/ 44, /*->3076*/
/*3032*/        OPC_MoveChild, 0,
/*3034*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3037*/        OPC_RecordChild0, // #0 = $b
/*3038*/        OPC_MoveChild, 1,
/*3040*/        OPC_CheckInteger, 16, 
/*3042*/        OPC_CheckType, MVT::i32,
/*3044*/        OPC_MoveParent,
/*3045*/        OPC_MoveParent,
/*3046*/        OPC_RecordChild1, // #1 = $a
/*3047*/        OPC_MoveChild, 1,
/*3049*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3051*/        OPC_MoveParent,
/*3052*/        OPC_MoveParent,
/*3053*/        OPC_RecordChild1, // #2 = $acc
/*3054*/        OPC_CheckType, MVT::i32,
/*3056*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3058*/        OPC_EmitInteger, MVT::i32, 14, 
/*3061*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3064*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3076*/      0, /*End of Scope*/
/*3077*/    /*Scope*/ 49, /*->3127*/
/*3078*/      OPC_RecordChild0, // #0 = $acc
/*3079*/      OPC_MoveChild, 1,
/*3081*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3084*/      OPC_MoveChild, 0,
/*3086*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3089*/      OPC_RecordChild0, // #1 = $b
/*3090*/      OPC_MoveChild, 0,
/*3092*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3094*/      OPC_MoveParent,
/*3095*/      OPC_RecordChild1, // #2 = $a
/*3096*/      OPC_MoveParent,
/*3097*/      OPC_MoveChild, 1,
/*3099*/      OPC_CheckInteger, 16, 
/*3101*/      OPC_CheckType, MVT::i32,
/*3103*/      OPC_MoveParent,
/*3104*/      OPC_MoveParent,
/*3105*/      OPC_CheckType, MVT::i32,
/*3107*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3109*/      OPC_EmitInteger, MVT::i32, 14, 
/*3112*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3115*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3127*/    /*Scope*/ 91, /*->3219*/
/*3128*/      OPC_MoveChild, 0,
/*3130*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3133*/      OPC_MoveChild, 0,
/*3135*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3138*/      OPC_RecordChild0, // #0 = $a
/*3139*/      OPC_Scope, 38, /*->3179*/ // 2 children in Scope
/*3141*/        OPC_RecordChild1, // #1 = $b
/*3142*/        OPC_MoveChild, 1,
/*3144*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3146*/        OPC_MoveParent,
/*3147*/        OPC_MoveParent,
/*3148*/        OPC_MoveChild, 1,
/*3150*/        OPC_CheckInteger, 16, 
/*3152*/        OPC_CheckType, MVT::i32,
/*3154*/        OPC_MoveParent,
/*3155*/        OPC_MoveParent,
/*3156*/        OPC_RecordChild1, // #2 = $acc
/*3157*/        OPC_CheckType, MVT::i32,
/*3159*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3161*/        OPC_EmitInteger, MVT::i32, 14, 
/*3164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3179*/      /*Scope*/ 38, /*->3218*/
/*3180*/        OPC_MoveChild, 0,
/*3182*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3184*/        OPC_MoveParent,
/*3185*/        OPC_RecordChild1, // #1 = $a
/*3186*/        OPC_MoveParent,
/*3187*/        OPC_MoveChild, 1,
/*3189*/        OPC_CheckInteger, 16, 
/*3191*/        OPC_CheckType, MVT::i32,
/*3193*/        OPC_MoveParent,
/*3194*/        OPC_MoveParent,
/*3195*/        OPC_RecordChild1, // #2 = $acc
/*3196*/        OPC_CheckType, MVT::i32,
/*3198*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3200*/        OPC_EmitInteger, MVT::i32, 14, 
/*3203*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3206*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3218*/      0, /*End of Scope*/
/*3219*/    /*Scope*/ 18|128,1/*146*/, /*->3367*/
/*3221*/      OPC_RecordChild0, // #0 = $Rn
/*3222*/      OPC_MoveChild, 1,
/*3224*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3227*/      OPC_MoveChild, 0,
/*3229*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3232*/      OPC_RecordChild0, // #1 = $Rm
/*3233*/      OPC_RecordChild1, // #2 = $rot
/*3234*/      OPC_MoveChild, 1,
/*3236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3239*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3241*/      OPC_CheckType, MVT::i32,
/*3243*/      OPC_MoveParent,
/*3244*/      OPC_MoveParent,
/*3245*/      OPC_MoveChild, 1,
/*3247*/      OPC_Scope, 58, /*->3307*/ // 2 children in Scope
/*3249*/        OPC_CheckValueType, MVT::i8,
/*3251*/        OPC_MoveParent,
/*3252*/        OPC_MoveParent,
/*3253*/        OPC_Scope, 25, /*->3280*/ // 2 children in Scope
/*3255*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3257*/          OPC_EmitConvertToTarget, 2,
/*3259*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3262*/          OPC_EmitInteger, MVT::i32, 14, 
/*3265*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3268*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3280*/        /*Scope*/ 25, /*->3306*/
/*3281*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3283*/          OPC_EmitConvertToTarget, 2,
/*3285*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3288*/          OPC_EmitInteger, MVT::i32, 14, 
/*3291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3306*/        0, /*End of Scope*/
/*3307*/      /*Scope*/ 58, /*->3366*/
/*3308*/        OPC_CheckValueType, MVT::i16,
/*3310*/        OPC_MoveParent,
/*3311*/        OPC_MoveParent,
/*3312*/        OPC_Scope, 25, /*->3339*/ // 2 children in Scope
/*3314*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3316*/          OPC_EmitConvertToTarget, 2,
/*3318*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3321*/          OPC_EmitInteger, MVT::i32, 14, 
/*3324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3327*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3339*/        /*Scope*/ 25, /*->3365*/
/*3340*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3342*/          OPC_EmitConvertToTarget, 2,
/*3344*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3347*/          OPC_EmitInteger, MVT::i32, 14, 
/*3350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3365*/        0, /*End of Scope*/
/*3366*/      0, /*End of Scope*/
/*3367*/    /*Scope*/ 19|128,1/*147*/, /*->3516*/
/*3369*/      OPC_MoveChild, 0,
/*3371*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3374*/      OPC_MoveChild, 0,
/*3376*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3379*/      OPC_RecordChild0, // #0 = $Rm
/*3380*/      OPC_RecordChild1, // #1 = $rot
/*3381*/      OPC_MoveChild, 1,
/*3383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3386*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3388*/      OPC_CheckType, MVT::i32,
/*3390*/      OPC_MoveParent,
/*3391*/      OPC_MoveParent,
/*3392*/      OPC_MoveChild, 1,
/*3394*/      OPC_Scope, 59, /*->3455*/ // 2 children in Scope
/*3396*/        OPC_CheckValueType, MVT::i8,
/*3398*/        OPC_MoveParent,
/*3399*/        OPC_MoveParent,
/*3400*/        OPC_RecordChild1, // #2 = $Rn
/*3401*/        OPC_Scope, 25, /*->3428*/ // 2 children in Scope
/*3403*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3405*/          OPC_EmitConvertToTarget, 1,
/*3407*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3410*/          OPC_EmitInteger, MVT::i32, 14, 
/*3413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3428*/        /*Scope*/ 25, /*->3454*/
/*3429*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3431*/          OPC_EmitConvertToTarget, 1,
/*3433*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3436*/          OPC_EmitInteger, MVT::i32, 14, 
/*3439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3442*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3454*/        0, /*End of Scope*/
/*3455*/      /*Scope*/ 59, /*->3515*/
/*3456*/        OPC_CheckValueType, MVT::i16,
/*3458*/        OPC_MoveParent,
/*3459*/        OPC_MoveParent,
/*3460*/        OPC_RecordChild1, // #2 = $Rn
/*3461*/        OPC_Scope, 25, /*->3488*/ // 2 children in Scope
/*3463*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3465*/          OPC_EmitConvertToTarget, 1,
/*3467*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3470*/          OPC_EmitInteger, MVT::i32, 14, 
/*3473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3488*/        /*Scope*/ 25, /*->3514*/
/*3489*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3491*/          OPC_EmitConvertToTarget, 1,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3496*/          OPC_EmitInteger, MVT::i32, 14, 
/*3499*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3502*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3514*/        0, /*End of Scope*/
/*3515*/      0, /*End of Scope*/
/*3516*/    /*Scope*/ 70|128,1/*198*/, /*->3716*/
/*3518*/      OPC_RecordChild0, // #0 = $Rn
/*3519*/      OPC_Scope, 30, /*->3551*/ // 5 children in Scope
/*3521*/        OPC_RecordChild1, // #1 = $shift
/*3522*/        OPC_CheckType, MVT::i32,
/*3524*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3526*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3538*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3551*/      /*Scope*/ 50, /*->3602*/
/*3552*/        OPC_MoveChild, 1,
/*3554*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3557*/        OPC_MoveChild, 0,
/*3559*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3562*/        OPC_RecordChild0, // #1 = $Rn
/*3563*/        OPC_MoveChild, 1,
/*3565*/        OPC_CheckValueType, MVT::i16,
/*3567*/        OPC_MoveParent,
/*3568*/        OPC_MoveParent,
/*3569*/        OPC_MoveChild, 1,
/*3571*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3574*/        OPC_RecordChild0, // #2 = $Rm
/*3575*/        OPC_MoveChild, 1,
/*3577*/        OPC_CheckValueType, MVT::i16,
/*3579*/        OPC_MoveParent,
/*3580*/        OPC_MoveParent,
/*3581*/        OPC_MoveParent,
/*3582*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3584*/        OPC_EmitInteger, MVT::i32, 14, 
/*3587*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3602*/      /*Scope*/ 30, /*->3633*/
/*3603*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*3604*/        OPC_CheckType, MVT::i32,
/*3606*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3608*/        OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3611*/        OPC_EmitInteger, MVT::i32, 14, 
/*3614*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3617*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3620*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3633*/      /*Scope*/ 50, /*->3684*/
/*3634*/        OPC_MoveChild, 1,
/*3636*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3639*/        OPC_MoveChild, 0,
/*3641*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3644*/        OPC_RecordChild0, // #1 = $Rn
/*3645*/        OPC_MoveChild, 1,
/*3647*/        OPC_CheckValueType, MVT::i16,
/*3649*/        OPC_MoveParent,
/*3650*/        OPC_MoveParent,
/*3651*/        OPC_MoveChild, 1,
/*3653*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3656*/        OPC_RecordChild0, // #2 = $Rm
/*3657*/        OPC_MoveChild, 1,
/*3659*/        OPC_CheckValueType, MVT::i16,
/*3661*/        OPC_MoveParent,
/*3662*/        OPC_MoveParent,
/*3663*/        OPC_MoveParent,
/*3664*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3666*/        OPC_EmitInteger, MVT::i32, 14, 
/*3669*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3672*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3684*/      /*Scope*/ 30, /*->3715*/
/*3685*/        OPC_RecordChild1, // #1 = $Rn
/*3686*/        OPC_CheckType, MVT::i32,
/*3688*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3690*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3693*/        OPC_EmitInteger, MVT::i32, 14, 
/*3696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3702*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3715*/      0, /*End of Scope*/
/*3716*/    /*Scope*/ 51, /*->3768*/
/*3717*/      OPC_MoveChild, 0,
/*3719*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/      OPC_MoveChild, 0,
/*3724*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3727*/      OPC_RecordChild0, // #0 = $Rn
/*3728*/      OPC_MoveChild, 1,
/*3730*/      OPC_CheckValueType, MVT::i16,
/*3732*/      OPC_MoveParent,
/*3733*/      OPC_MoveParent,
/*3734*/      OPC_MoveChild, 1,
/*3736*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3739*/      OPC_RecordChild0, // #1 = $Rm
/*3740*/      OPC_MoveChild, 1,
/*3742*/      OPC_CheckValueType, MVT::i16,
/*3744*/      OPC_MoveParent,
/*3745*/      OPC_MoveParent,
/*3746*/      OPC_MoveParent,
/*3747*/      OPC_RecordChild1, // #2 = $Ra
/*3748*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3750*/      OPC_EmitInteger, MVT::i32, 14, 
/*3753*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3756*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3768*/    /*Scope*/ 31, /*->3800*/
/*3769*/      OPC_RecordChild0, // #0 = $ShiftedRm
/*3770*/      OPC_RecordChild1, // #1 = $Rn
/*3771*/      OPC_CheckType, MVT::i32,
/*3773*/      OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3775*/      OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3778*/      OPC_EmitInteger, MVT::i32, 14, 
/*3781*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3800*/    /*Scope*/ 51, /*->3852*/
/*3801*/      OPC_MoveChild, 0,
/*3803*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3806*/      OPC_MoveChild, 0,
/*3808*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3811*/      OPC_RecordChild0, // #0 = $Rn
/*3812*/      OPC_MoveChild, 1,
/*3814*/      OPC_CheckValueType, MVT::i16,
/*3816*/      OPC_MoveParent,
/*3817*/      OPC_MoveParent,
/*3818*/      OPC_MoveChild, 1,
/*3820*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3823*/      OPC_RecordChild0, // #1 = $Rm
/*3824*/      OPC_MoveChild, 1,
/*3826*/      OPC_CheckValueType, MVT::i16,
/*3828*/      OPC_MoveParent,
/*3829*/      OPC_MoveParent,
/*3830*/      OPC_MoveParent,
/*3831*/      OPC_RecordChild1, // #2 = $Ra
/*3832*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3834*/      OPC_EmitInteger, MVT::i32, 14, 
/*3837*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3840*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3852*/    /*Scope*/ 84, /*->3937*/
/*3853*/      OPC_RecordChild0, // #0 = $acc
/*3854*/      OPC_Scope, 40, /*->3896*/ // 2 children in Scope
/*3856*/        OPC_MoveChild, 1,
/*3858*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3861*/        OPC_RecordChild0, // #1 = $a
/*3862*/        OPC_MoveChild, 0,
/*3864*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3866*/        OPC_MoveParent,
/*3867*/        OPC_RecordChild1, // #2 = $b
/*3868*/        OPC_MoveChild, 1,
/*3870*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3872*/        OPC_MoveParent,
/*3873*/        OPC_MoveParent,
/*3874*/        OPC_CheckType, MVT::i32,
/*3876*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3878*/        OPC_EmitInteger, MVT::i32, 14, 
/*3881*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3884*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3896*/      /*Scope*/ 39, /*->3936*/
/*3897*/        OPC_RecordChild1, // #1 = $imm
/*3898*/        OPC_MoveChild, 1,
/*3900*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3903*/        OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*3905*/        OPC_MoveParent,
/*3906*/        OPC_CheckType, MVT::i32,
/*3908*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3910*/        OPC_EmitConvertToTarget, 1,
/*3912*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3915*/        OPC_EmitInteger, MVT::i32, 14, 
/*3918*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3921*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3924*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*3936*/      0, /*End of Scope*/
/*3937*/    /*Scope*/ 41, /*->3979*/
/*3938*/      OPC_MoveChild, 0,
/*3940*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3943*/      OPC_RecordChild0, // #0 = $a
/*3944*/      OPC_MoveChild, 0,
/*3946*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3948*/      OPC_MoveParent,
/*3949*/      OPC_RecordChild1, // #1 = $b
/*3950*/      OPC_MoveChild, 1,
/*3952*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3954*/      OPC_MoveParent,
/*3955*/      OPC_MoveParent,
/*3956*/      OPC_RecordChild1, // #2 = $acc
/*3957*/      OPC_CheckType, MVT::i32,
/*3959*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3961*/      OPC_EmitInteger, MVT::i32, 14, 
/*3964*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3967*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3979*/    /*Scope*/ 40|128,3/*424*/, /*->4405*/
/*3981*/      OPC_RecordChild0, // #0 = $Rn
/*3982*/      OPC_RecordChild1, // #1 = $imm
/*3983*/      OPC_MoveChild, 1,
/*3985*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3988*/      OPC_Scope, 30, /*->4020*/ // 11 children in Scope
/*3990*/        OPC_CheckPredicate, 3, // Predicate_so_imm
/*3992*/        OPC_MoveParent,
/*3993*/        OPC_CheckType, MVT::i32,
/*3995*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3997*/        OPC_EmitConvertToTarget, 1,
/*3999*/        OPC_EmitInteger, MVT::i32, 14, 
/*4002*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4008*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4020*/      /*Scope*/ 33, /*->4054*/
/*4021*/        OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*4023*/        OPC_MoveParent,
/*4024*/        OPC_CheckType, MVT::i32,
/*4026*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4028*/        OPC_EmitConvertToTarget, 1,
/*4030*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4033*/        OPC_EmitInteger, MVT::i32, 14, 
/*4036*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4039*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*4054*/      /*Scope*/ 30, /*->4085*/
/*4055*/        OPC_CheckPredicate, 5, // Predicate_imm0_7
/*4057*/        OPC_MoveParent,
/*4058*/        OPC_CheckType, MVT::i32,
/*4060*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4062*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4065*/        OPC_EmitConvertToTarget, 1,
/*4067*/        OPC_EmitInteger, MVT::i32, 14, 
/*4070*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4073*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*4085*/      /*Scope*/ 30, /*->4116*/
/*4086*/        OPC_CheckPredicate, 6, // Predicate_imm8_255
/*4088*/        OPC_MoveParent,
/*4089*/        OPC_CheckType, MVT::i32,
/*4091*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4093*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4096*/        OPC_EmitConvertToTarget, 1,
/*4098*/        OPC_EmitInteger, MVT::i32, 14, 
/*4101*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4104*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*4116*/      /*Scope*/ 33, /*->4150*/
/*4117*/        OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*4119*/        OPC_MoveParent,
/*4120*/        OPC_CheckType, MVT::i32,
/*4122*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4124*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4127*/        OPC_EmitConvertToTarget, 1,
/*4129*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4132*/        OPC_EmitInteger, MVT::i32, 14, 
/*4135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4138*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*4150*/      /*Scope*/ 33, /*->4184*/
/*4151*/        OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*4153*/        OPC_MoveParent,
/*4154*/        OPC_CheckType, MVT::i32,
/*4156*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4158*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4161*/        OPC_EmitConvertToTarget, 1,
/*4163*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4166*/        OPC_EmitInteger, MVT::i32, 14, 
/*4169*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4172*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*4184*/      /*Scope*/ 30, /*->4215*/
/*4185*/        OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*4187*/        OPC_MoveParent,
/*4188*/        OPC_CheckType, MVT::i32,
/*4190*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4192*/        OPC_EmitConvertToTarget, 1,
/*4194*/        OPC_EmitInteger, MVT::i32, 14, 
/*4197*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4200*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4203*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*4215*/      /*Scope*/ 26, /*->4242*/
/*4216*/        OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*4218*/        OPC_MoveParent,
/*4219*/        OPC_CheckType, MVT::i32,
/*4221*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4223*/        OPC_EmitConvertToTarget, 1,
/*4225*/        OPC_EmitInteger, MVT::i32, 14, 
/*4228*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4231*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4242*/      /*Scope*/ 33, /*->4276*/
/*4243*/        OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*4245*/        OPC_MoveParent,
/*4246*/        OPC_CheckType, MVT::i32,
/*4248*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4250*/        OPC_EmitConvertToTarget, 1,
/*4252*/        OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*4255*/        OPC_EmitInteger, MVT::i32, 14, 
/*4258*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4261*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4264*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*4276*/      /*Scope*/ 29, /*->4306*/
/*4277*/        OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*4279*/        OPC_MoveParent,
/*4280*/        OPC_CheckType, MVT::i32,
/*4282*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4284*/        OPC_EmitConvertToTarget, 1,
/*4286*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4289*/        OPC_EmitInteger, MVT::i32, 14, 
/*4292*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4295*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*4306*/      /*Scope*/ 97, /*->4404*/
/*4307*/        OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*4309*/        OPC_MoveParent,
/*4310*/        OPC_CheckType, MVT::i32,
/*4312*/        OPC_Scope, 44, /*->4358*/ // 2 children in Scope
/*4314*/          OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*4316*/          OPC_EmitConvertToTarget, 1,
/*4318*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4321*/          OPC_EmitInteger, MVT::i32, 14, 
/*4324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4327*/          OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4337*/          OPC_EmitInteger, MVT::i32, 14, 
/*4340*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4343*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4346*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4358*/        /*Scope*/ 44, /*->4403*/
/*4359*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4361*/          OPC_EmitConvertToTarget, 1,
/*4363*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4366*/          OPC_EmitInteger, MVT::i32, 14, 
/*4369*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4372*/          OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4382*/          OPC_EmitInteger, MVT::i32, 14, 
/*4385*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4388*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4391*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4403*/        0, /*End of Scope*/
/*4404*/      0, /*End of Scope*/
/*4405*/    /*Scope*/ 94, /*->4500*/
/*4406*/      OPC_MoveChild, 0,
/*4408*/      OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->4470
/*4412*/        OPC_RecordChild0, // #0 = $Rn
/*4413*/        OPC_RecordChild1, // #1 = $Rm
/*4414*/        OPC_MoveParent,
/*4415*/        OPC_RecordChild1, // #2 = $Ra
/*4416*/        OPC_CheckType, MVT::i32,
/*4418*/        OPC_Scope, 24, /*->4444*/ // 2 children in Scope
/*4420*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4422*/          OPC_EmitInteger, MVT::i32, 14, 
/*4425*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4428*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4431*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4444*/        /*Scope*/ 24, /*->4469*/
/*4445*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4447*/          OPC_EmitInteger, MVT::i32, 14, 
/*4450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4453*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4456*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4469*/        0, /*End of Scope*/
/*4470*/      /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4499
/*4473*/        OPC_RecordChild0, // #0 = $Rn
/*4474*/        OPC_RecordChild1, // #1 = $Rm
/*4475*/        OPC_MoveParent,
/*4476*/        OPC_RecordChild1, // #2 = $Ra
/*4477*/        OPC_CheckType, MVT::i32,
/*4479*/        OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4481*/        OPC_EmitInteger, MVT::i32, 14, 
/*4484*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4487*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4499*/      0, // EndSwitchOpcode
/*4500*/    /*Scope*/ 67, /*->4568*/
/*4501*/      OPC_RecordChild0, // #0 = $Rn
/*4502*/      OPC_MoveChild, 1,
/*4504*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4507*/      OPC_RecordChild0, // #1 = $Rm
/*4508*/      OPC_MoveChild, 1,
/*4510*/      OPC_Scope, 27, /*->4539*/ // 2 children in Scope
/*4512*/        OPC_CheckValueType, MVT::i8,
/*4514*/        OPC_MoveParent,
/*4515*/        OPC_MoveParent,
/*4516*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4518*/        OPC_EmitInteger, MVT::i32, 0, 
/*4521*/        OPC_EmitInteger, MVT::i32, 14, 
/*4524*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4527*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4539*/      /*Scope*/ 27, /*->4567*/
/*4540*/        OPC_CheckValueType, MVT::i16,
/*4542*/        OPC_MoveParent,
/*4543*/        OPC_MoveParent,
/*4544*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4546*/        OPC_EmitInteger, MVT::i32, 0, 
/*4549*/        OPC_EmitInteger, MVT::i32, 14, 
/*4552*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4555*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4567*/      0, /*End of Scope*/
/*4568*/    /*Scope*/ 62, /*->4631*/
/*4569*/      OPC_MoveChild, 0,
/*4571*/      OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::MUL),// ->4601
/*4575*/        OPC_RecordChild0, // #0 = $Rn
/*4576*/        OPC_RecordChild1, // #1 = $Rm
/*4577*/        OPC_MoveParent,
/*4578*/        OPC_RecordChild1, // #2 = $Ra
/*4579*/        OPC_CheckType, MVT::i32,
/*4581*/        OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4583*/        OPC_EmitInteger, MVT::i32, 14, 
/*4586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4601*/      /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4630
/*4604*/        OPC_RecordChild0, // #0 = $Rm
/*4605*/        OPC_RecordChild1, // #1 = $Rn
/*4606*/        OPC_MoveParent,
/*4607*/        OPC_RecordChild1, // #2 = $Ra
/*4608*/        OPC_CheckType, MVT::i32,
/*4610*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4612*/        OPC_EmitInteger, MVT::i32, 14, 
/*4615*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4618*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4630*/      0, // EndSwitchOpcode
/*4631*/    /*Scope*/ 74|128,1/*202*/, /*->4835*/
/*4633*/      OPC_RecordChild0, // #0 = $Rn
/*4634*/      OPC_MoveChild, 1,
/*4636*/      OPC_SwitchOpcode /*3 cases */, 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->4701
/*4640*/        OPC_RecordChild0, // #1 = $Rm
/*4641*/        OPC_MoveChild, 1,
/*4643*/        OPC_Scope, 27, /*->4672*/ // 2 children in Scope
/*4645*/          OPC_CheckValueType, MVT::i8,
/*4647*/          OPC_MoveParent,
/*4648*/          OPC_MoveParent,
/*4649*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4651*/          OPC_EmitInteger, MVT::i32, 0, 
/*4654*/          OPC_EmitInteger, MVT::i32, 14, 
/*4657*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4660*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4672*/        /*Scope*/ 27, /*->4700*/
/*4673*/          OPC_CheckValueType, MVT::i16,
/*4675*/          OPC_MoveParent,
/*4676*/          OPC_MoveParent,
/*4677*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4679*/          OPC_EmitInteger, MVT::i32, 0, 
/*4682*/          OPC_EmitInteger, MVT::i32, 14, 
/*4685*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4688*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4700*/        0, /*End of Scope*/
/*4701*/      /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::MUL),// ->4782
/*4704*/        OPC_RecordChild0, // #1 = $Rn
/*4705*/        OPC_RecordChild1, // #2 = $Rm
/*4706*/        OPC_MoveParent,
/*4707*/        OPC_CheckType, MVT::i32,
/*4709*/        OPC_Scope, 24, /*->4735*/ // 3 children in Scope
/*4711*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4713*/          OPC_EmitInteger, MVT::i32, 14, 
/*4716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4719*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4722*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4735*/        /*Scope*/ 24, /*->4760*/
/*4736*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4738*/          OPC_EmitInteger, MVT::i32, 14, 
/*4741*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4744*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4747*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4760*/        /*Scope*/ 20, /*->4781*/
/*4761*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4763*/          OPC_EmitInteger, MVT::i32, 14, 
/*4766*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4769*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4781*/        0, /*End of Scope*/
/*4782*/      /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->4834
/*4785*/        OPC_RecordChild0, // #1 = $Rn
/*4786*/        OPC_RecordChild1, // #2 = $Rm
/*4787*/        OPC_MoveParent,
/*4788*/        OPC_CheckType, MVT::i32,
/*4790*/        OPC_Scope, 20, /*->4812*/ // 2 children in Scope
/*4792*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4794*/          OPC_EmitInteger, MVT::i32, 14, 
/*4797*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4800*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4812*/        /*Scope*/ 20, /*->4833*/
/*4813*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4815*/          OPC_EmitInteger, MVT::i32, 14, 
/*4818*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4821*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4833*/        0, /*End of Scope*/
/*4834*/      0, // EndSwitchOpcode
/*4835*/    /*Scope*/ 122, /*->4958*/
/*4836*/      OPC_MoveChild, 0,
/*4838*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4841*/      OPC_RecordChild0, // #0 = $Rm
/*4842*/      OPC_MoveChild, 1,
/*4844*/      OPC_Scope, 55, /*->4901*/ // 2 children in Scope
/*4846*/        OPC_CheckValueType, MVT::i8,
/*4848*/        OPC_MoveParent,
/*4849*/        OPC_MoveParent,
/*4850*/        OPC_RecordChild1, // #1 = $Rn
/*4851*/        OPC_Scope, 23, /*->4876*/ // 2 children in Scope
/*4853*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4855*/          OPC_EmitInteger, MVT::i32, 0, 
/*4858*/          OPC_EmitInteger, MVT::i32, 14, 
/*4861*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4864*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4876*/        /*Scope*/ 23, /*->4900*/
/*4877*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4879*/          OPC_EmitInteger, MVT::i32, 0, 
/*4882*/          OPC_EmitInteger, MVT::i32, 14, 
/*4885*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4888*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4900*/        0, /*End of Scope*/
/*4901*/      /*Scope*/ 55, /*->4957*/
/*4902*/        OPC_CheckValueType, MVT::i16,
/*4904*/        OPC_MoveParent,
/*4905*/        OPC_MoveParent,
/*4906*/        OPC_RecordChild1, // #1 = $Rn
/*4907*/        OPC_Scope, 23, /*->4932*/ // 2 children in Scope
/*4909*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4911*/          OPC_EmitInteger, MVT::i32, 0, 
/*4914*/          OPC_EmitInteger, MVT::i32, 14, 
/*4917*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4920*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4932*/        /*Scope*/ 23, /*->4956*/
/*4933*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4935*/          OPC_EmitInteger, MVT::i32, 0, 
/*4938*/          OPC_EmitInteger, MVT::i32, 14, 
/*4941*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4944*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4956*/        0, /*End of Scope*/
/*4957*/      0, /*End of Scope*/
/*4958*/    /*Scope*/ 59|128,2/*315*/, /*->5275*/
/*4960*/      OPC_RecordChild0, // #0 = $Rn
/*4961*/      OPC_Scope, 93, /*->5056*/ // 2 children in Scope
/*4963*/        OPC_RecordChild1, // #1 = $Rm
/*4964*/        OPC_CheckType, MVT::i32,
/*4966*/        OPC_Scope, 23, /*->4991*/ // 3 children in Scope
/*4968*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4970*/          OPC_EmitInteger, MVT::i32, 14, 
/*4973*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4976*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4979*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*4991*/        /*Scope*/ 23, /*->5015*/
/*4992*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4994*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4997*/          OPC_EmitInteger, MVT::i32, 14, 
/*5000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*5015*/        /*Scope*/ 39, /*->5055*/
/*5016*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*5018*/          OPC_EmitInteger, MVT::i32, 14, 
/*5021*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5024*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5027*/          OPC_Scope, 12, /*->5041*/ // 2 children in Scope
/*5029*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5041*/          /*Scope*/ 12, /*->5054*/
/*5042*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5054*/          0, /*End of Scope*/
/*5055*/        0, /*End of Scope*/
/*5056*/      /*Scope*/ 88|128,1/*216*/, /*->5274*/
/*5058*/        OPC_MoveChild, 1,
/*5060*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5063*/        OPC_MoveChild, 0,
/*5065*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5068*/        OPC_MoveChild, 0,
/*5070*/        OPC_Scope, 100, /*->5172*/ // 2 children in Scope
/*5072*/          OPC_CheckInteger, 36|128,1/*164*/, 
/*5075*/          OPC_MoveParent,
/*5076*/          OPC_RecordChild1, // #1 = $Vn
/*5077*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5109
/*5080*/            OPC_CheckChild1Type, MVT::v8i8,
/*5082*/            OPC_RecordChild2, // #2 = $Vm
/*5083*/            OPC_CheckChild2Type, MVT::v8i8,
/*5085*/            OPC_MoveParent,
/*5086*/            OPC_MoveParent,
/*5087*/            OPC_CheckType, MVT::v8i16,
/*5089*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5091*/            OPC_EmitInteger, MVT::i32, 14, 
/*5094*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5097*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 164:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5109*/          /*SwitchType*/ 29,  MVT::v4i16,// ->5140
/*5111*/            OPC_CheckChild1Type, MVT::v4i16,
/*5113*/            OPC_RecordChild2, // #2 = $Vm
/*5114*/            OPC_CheckChild2Type, MVT::v4i16,
/*5116*/            OPC_MoveParent,
/*5117*/            OPC_MoveParent,
/*5118*/            OPC_CheckType, MVT::v4i32,
/*5120*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5122*/            OPC_EmitInteger, MVT::i32, 14, 
/*5125*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5128*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 164:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5140*/          /*SwitchType*/ 29,  MVT::v2i32,// ->5171
/*5142*/            OPC_CheckChild1Type, MVT::v2i32,
/*5144*/            OPC_RecordChild2, // #2 = $Vm
/*5145*/            OPC_CheckChild2Type, MVT::v2i32,
/*5147*/            OPC_MoveParent,
/*5148*/            OPC_MoveParent,
/*5149*/            OPC_CheckType, MVT::v2i64,
/*5151*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5153*/            OPC_EmitInteger, MVT::i32, 14, 
/*5156*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5159*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 164:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5171*/          0, // EndSwitchType
/*5172*/        /*Scope*/ 100, /*->5273*/
/*5173*/          OPC_CheckInteger, 37|128,1/*165*/, 
/*5176*/          OPC_MoveParent,
/*5177*/          OPC_RecordChild1, // #1 = $Vn
/*5178*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5210
/*5181*/            OPC_CheckChild1Type, MVT::v8i8,
/*5183*/            OPC_RecordChild2, // #2 = $Vm
/*5184*/            OPC_CheckChild2Type, MVT::v8i8,
/*5186*/            OPC_MoveParent,
/*5187*/            OPC_MoveParent,
/*5188*/            OPC_CheckType, MVT::v8i16,
/*5190*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5192*/            OPC_EmitInteger, MVT::i32, 14, 
/*5195*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5198*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 165:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5210*/          /*SwitchType*/ 29,  MVT::v4i16,// ->5241
/*5212*/            OPC_CheckChild1Type, MVT::v4i16,
/*5214*/            OPC_RecordChild2, // #2 = $Vm
/*5215*/            OPC_CheckChild2Type, MVT::v4i16,
/*5217*/            OPC_MoveParent,
/*5218*/            OPC_MoveParent,
/*5219*/            OPC_CheckType, MVT::v4i32,
/*5221*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5223*/            OPC_EmitInteger, MVT::i32, 14, 
/*5226*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5229*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 165:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5241*/          /*SwitchType*/ 29,  MVT::v2i32,// ->5272
/*5243*/            OPC_CheckChild1Type, MVT::v2i32,
/*5245*/            OPC_RecordChild2, // #2 = $Vm
/*5246*/            OPC_CheckChild2Type, MVT::v2i32,
/*5248*/            OPC_MoveParent,
/*5249*/            OPC_MoveParent,
/*5250*/            OPC_CheckType, MVT::v2i64,
/*5252*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5254*/            OPC_EmitInteger, MVT::i32, 14, 
/*5257*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5260*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 165:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5272*/          0, // EndSwitchType
/*5273*/        0, /*End of Scope*/
/*5274*/      0, /*End of Scope*/
/*5275*/    /*Scope*/ 94|128,1/*222*/, /*->5499*/
/*5277*/      OPC_MoveChild, 0,
/*5279*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5282*/      OPC_MoveChild, 0,
/*5284*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5287*/      OPC_MoveChild, 0,
/*5289*/      OPC_Scope, 103, /*->5394*/ // 2 children in Scope
/*5291*/        OPC_CheckInteger, 36|128,1/*164*/, 
/*5294*/        OPC_MoveParent,
/*5295*/        OPC_RecordChild1, // #0 = $Vn
/*5296*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5329
/*5299*/          OPC_CheckChild1Type, MVT::v8i8,
/*5301*/          OPC_RecordChild2, // #1 = $Vm
/*5302*/          OPC_CheckChild2Type, MVT::v8i8,
/*5304*/          OPC_MoveParent,
/*5305*/          OPC_MoveParent,
/*5306*/          OPC_RecordChild1, // #2 = $src1
/*5307*/          OPC_CheckType, MVT::v8i16,
/*5309*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5311*/          OPC_EmitInteger, MVT::i32, 14, 
/*5314*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5317*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 164:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5329*/        /*SwitchType*/ 30,  MVT::v4i16,// ->5361
/*5331*/          OPC_CheckChild1Type, MVT::v4i16,
/*5333*/          OPC_RecordChild2, // #1 = $Vm
/*5334*/          OPC_CheckChild2Type, MVT::v4i16,
/*5336*/          OPC_MoveParent,
/*5337*/          OPC_MoveParent,
/*5338*/          OPC_RecordChild1, // #2 = $src1
/*5339*/          OPC_CheckType, MVT::v4i32,
/*5341*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5343*/          OPC_EmitInteger, MVT::i32, 14, 
/*5346*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5349*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 164:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5361*/        /*SwitchType*/ 30,  MVT::v2i32,// ->5393
/*5363*/          OPC_CheckChild1Type, MVT::v2i32,
/*5365*/          OPC_RecordChild2, // #1 = $Vm
/*5366*/          OPC_CheckChild2Type, MVT::v2i32,
/*5368*/          OPC_MoveParent,
/*5369*/          OPC_MoveParent,
/*5370*/          OPC_RecordChild1, // #2 = $src1
/*5371*/          OPC_CheckType, MVT::v2i64,
/*5373*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5375*/          OPC_EmitInteger, MVT::i32, 14, 
/*5378*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5381*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 164:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5393*/        0, // EndSwitchType
/*5394*/      /*Scope*/ 103, /*->5498*/
/*5395*/        OPC_CheckInteger, 37|128,1/*165*/, 
/*5398*/        OPC_MoveParent,
/*5399*/        OPC_RecordChild1, // #0 = $Vn
/*5400*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5433
/*5403*/          OPC_CheckChild1Type, MVT::v8i8,
/*5405*/          OPC_RecordChild2, // #1 = $Vm
/*5406*/          OPC_CheckChild2Type, MVT::v8i8,
/*5408*/          OPC_MoveParent,
/*5409*/          OPC_MoveParent,
/*5410*/          OPC_RecordChild1, // #2 = $src1
/*5411*/          OPC_CheckType, MVT::v8i16,
/*5413*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5415*/          OPC_EmitInteger, MVT::i32, 14, 
/*5418*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5421*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 165:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5433*/        /*SwitchType*/ 30,  MVT::v4i16,// ->5465
/*5435*/          OPC_CheckChild1Type, MVT::v4i16,
/*5437*/          OPC_RecordChild2, // #1 = $Vm
/*5438*/          OPC_CheckChild2Type, MVT::v4i16,
/*5440*/          OPC_MoveParent,
/*5441*/          OPC_MoveParent,
/*5442*/          OPC_RecordChild1, // #2 = $src1
/*5443*/          OPC_CheckType, MVT::v4i32,
/*5445*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5447*/          OPC_EmitInteger, MVT::i32, 14, 
/*5450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 165:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5465*/        /*SwitchType*/ 30,  MVT::v2i32,// ->5497
/*5467*/          OPC_CheckChild1Type, MVT::v2i32,
/*5469*/          OPC_RecordChild2, // #1 = $Vm
/*5470*/          OPC_CheckChild2Type, MVT::v2i32,
/*5472*/          OPC_MoveParent,
/*5473*/          OPC_MoveParent,
/*5474*/          OPC_RecordChild1, // #2 = $src1
/*5475*/          OPC_CheckType, MVT::v2i64,
/*5477*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5479*/          OPC_EmitInteger, MVT::i32, 14, 
/*5482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 165:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5497*/        0, // EndSwitchType
/*5498*/      0, /*End of Scope*/
/*5499*/    /*Scope*/ 2|128,3/*386*/, /*->5887*/
/*5501*/      OPC_RecordChild0, // #0 = $src1
/*5502*/      OPC_MoveChild, 1,
/*5504*/      OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->5694
/*5509*/        OPC_Scope, 9|128,1/*137*/, /*->5649*/ // 2 children in Scope
/*5512*/          OPC_RecordChild0, // #1 = $Vn
/*5513*/          OPC_MoveChild, 1,
/*5515*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5518*/          OPC_RecordChild0, // #2 = $Vm
/*5519*/          OPC_Scope, 63, /*->5584*/ // 2 children in Scope
/*5521*/            OPC_CheckChild0Type, MVT::v4i16,
/*5523*/            OPC_RecordChild1, // #3 = $lane
/*5524*/            OPC_MoveChild, 1,
/*5526*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5529*/            OPC_MoveParent,
/*5530*/            OPC_MoveParent,
/*5531*/            OPC_MoveParent,
/*5532*/            OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->5558
/*5535*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5537*/              OPC_EmitConvertToTarget, 3,
/*5539*/              OPC_EmitInteger, MVT::i32, 14, 
/*5542*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5545*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5558*/            /*SwitchType*/ 23,  MVT::v8i16,// ->5583
/*5560*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5562*/              OPC_EmitConvertToTarget, 3,
/*5564*/              OPC_EmitInteger, MVT::i32, 14, 
/*5567*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5570*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5583*/            0, // EndSwitchType
/*5584*/          /*Scope*/ 63, /*->5648*/
/*5585*/            OPC_CheckChild0Type, MVT::v2i32,
/*5587*/            OPC_RecordChild1, // #3 = $lane
/*5588*/            OPC_MoveChild, 1,
/*5590*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5593*/            OPC_MoveParent,
/*5594*/            OPC_MoveParent,
/*5595*/            OPC_MoveParent,
/*5596*/            OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->5622
/*5599*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5601*/              OPC_EmitConvertToTarget, 3,
/*5603*/              OPC_EmitInteger, MVT::i32, 14, 
/*5606*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5609*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5622*/            /*SwitchType*/ 23,  MVT::v4i32,// ->5647
/*5624*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5626*/              OPC_EmitConvertToTarget, 3,
/*5628*/              OPC_EmitInteger, MVT::i32, 14, 
/*5631*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5634*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5647*/            0, // EndSwitchType
/*5648*/          0, /*End of Scope*/
/*5649*/        /*Scope*/ 43, /*->5693*/
/*5650*/          OPC_MoveChild, 0,
/*5652*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5655*/          OPC_RecordChild0, // #1 = $Vm
/*5656*/          OPC_CheckChild0Type, MVT::v4i16,
/*5658*/          OPC_RecordChild1, // #2 = $lane
/*5659*/          OPC_MoveChild, 1,
/*5661*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5664*/          OPC_MoveParent,
/*5665*/          OPC_MoveParent,
/*5666*/          OPC_RecordChild1, // #3 = $Vn
/*5667*/          OPC_MoveParent,
/*5668*/          OPC_CheckType, MVT::v4i16,
/*5670*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5672*/          OPC_EmitConvertToTarget, 2,
/*5674*/          OPC_EmitInteger, MVT::i32, 14, 
/*5677*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5680*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5693*/        0, /*End of Scope*/
/*5694*/      /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->5790
/*5697*/        OPC_RecordChild0, // #1 = $Vn
/*5698*/        OPC_Scope, 44, /*->5744*/ // 2 children in Scope
/*5700*/          OPC_CheckChild0Type, MVT::v4i16,
/*5702*/          OPC_MoveChild, 1,
/*5704*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5707*/          OPC_RecordChild0, // #2 = $Vm
/*5708*/          OPC_CheckChild0Type, MVT::v4i16,
/*5710*/          OPC_RecordChild1, // #3 = $lane
/*5711*/          OPC_MoveChild, 1,
/*5713*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5716*/          OPC_MoveParent,
/*5717*/          OPC_MoveParent,
/*5718*/          OPC_MoveParent,
/*5719*/          OPC_CheckType, MVT::v4i32,
/*5721*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5723*/          OPC_EmitConvertToTarget, 3,
/*5725*/          OPC_EmitInteger, MVT::i32, 14, 
/*5728*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5731*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5744*/        /*Scope*/ 44, /*->5789*/
/*5745*/          OPC_CheckChild0Type, MVT::v2i32,
/*5747*/          OPC_MoveChild, 1,
/*5749*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5752*/          OPC_RecordChild0, // #2 = $Vm
/*5753*/          OPC_CheckChild0Type, MVT::v2i32,
/*5755*/          OPC_RecordChild1, // #3 = $lane
/*5756*/          OPC_MoveChild, 1,
/*5758*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5761*/          OPC_MoveParent,
/*5762*/          OPC_MoveParent,
/*5763*/          OPC_MoveParent,
/*5764*/          OPC_CheckType, MVT::v2i64,
/*5766*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5768*/          OPC_EmitConvertToTarget, 3,
/*5770*/          OPC_EmitInteger, MVT::i32, 14, 
/*5773*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5776*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5789*/        0, /*End of Scope*/
/*5790*/      /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->5886
/*5793*/        OPC_RecordChild0, // #1 = $Vn
/*5794*/        OPC_Scope, 44, /*->5840*/ // 2 children in Scope
/*5796*/          OPC_CheckChild0Type, MVT::v4i16,
/*5798*/          OPC_MoveChild, 1,
/*5800*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5803*/          OPC_RecordChild0, // #2 = $Vm
/*5804*/          OPC_CheckChild0Type, MVT::v4i16,
/*5806*/          OPC_RecordChild1, // #3 = $lane
/*5807*/          OPC_MoveChild, 1,
/*5809*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5812*/          OPC_MoveParent,
/*5813*/          OPC_MoveParent,
/*5814*/          OPC_MoveParent,
/*5815*/          OPC_CheckType, MVT::v4i32,
/*5817*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5819*/          OPC_EmitConvertToTarget, 3,
/*5821*/          OPC_EmitInteger, MVT::i32, 14, 
/*5824*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5827*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5840*/        /*Scope*/ 44, /*->5885*/
/*5841*/          OPC_CheckChild0Type, MVT::v2i32,
/*5843*/          OPC_MoveChild, 1,
/*5845*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5848*/          OPC_RecordChild0, // #2 = $Vm
/*5849*/          OPC_CheckChild0Type, MVT::v2i32,
/*5851*/          OPC_RecordChild1, // #3 = $lane
/*5852*/          OPC_MoveChild, 1,
/*5854*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5857*/          OPC_MoveParent,
/*5858*/          OPC_MoveParent,
/*5859*/          OPC_MoveParent,
/*5860*/          OPC_CheckType, MVT::v2i64,
/*5862*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5864*/          OPC_EmitConvertToTarget, 3,
/*5866*/          OPC_EmitInteger, MVT::i32, 14, 
/*5869*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5872*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5885*/        0, /*End of Scope*/
/*5886*/      0, // EndSwitchOpcode
/*5887*/    /*Scope*/ 97, /*->5985*/
/*5888*/      OPC_MoveChild, 0,
/*5890*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5893*/      OPC_Scope, 44, /*->5939*/ // 2 children in Scope
/*5895*/        OPC_RecordChild0, // #0 = $Vn
/*5896*/        OPC_MoveChild, 1,
/*5898*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5901*/        OPC_RecordChild0, // #1 = $Vm
/*5902*/        OPC_CheckChild0Type, MVT::v4i16,
/*5904*/        OPC_RecordChild1, // #2 = $lane
/*5905*/        OPC_MoveChild, 1,
/*5907*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5910*/        OPC_MoveParent,
/*5911*/        OPC_MoveParent,
/*5912*/        OPC_MoveParent,
/*5913*/        OPC_RecordChild1, // #3 = $src1
/*5914*/        OPC_CheckType, MVT::v4i16,
/*5916*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5918*/        OPC_EmitConvertToTarget, 2,
/*5920*/        OPC_EmitInteger, MVT::i32, 14, 
/*5923*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5926*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5939*/      /*Scope*/ 44, /*->5984*/
/*5940*/        OPC_MoveChild, 0,
/*5942*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5945*/        OPC_RecordChild0, // #0 = $Vm
/*5946*/        OPC_CheckChild0Type, MVT::v4i16,
/*5948*/        OPC_RecordChild1, // #1 = $lane
/*5949*/        OPC_MoveChild, 1,
/*5951*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5954*/        OPC_MoveParent,
/*5955*/        OPC_MoveParent,
/*5956*/        OPC_RecordChild1, // #2 = $Vn
/*5957*/        OPC_MoveParent,
/*5958*/        OPC_RecordChild1, // #3 = $src1
/*5959*/        OPC_CheckType, MVT::v4i16,
/*5961*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5963*/        OPC_EmitConvertToTarget, 1,
/*5965*/        OPC_EmitInteger, MVT::i32, 14, 
/*5968*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5971*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5984*/      0, /*End of Scope*/
/*5985*/    /*Scope*/ 49, /*->6035*/
/*5986*/      OPC_RecordChild0, // #0 = $src1
/*5987*/      OPC_MoveChild, 1,
/*5989*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5992*/      OPC_MoveChild, 0,
/*5994*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5997*/      OPC_RecordChild0, // #1 = $Vm
/*5998*/      OPC_CheckChild0Type, MVT::v2i32,
/*6000*/      OPC_RecordChild1, // #2 = $lane
/*6001*/      OPC_MoveChild, 1,
/*6003*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6006*/      OPC_MoveParent,
/*6007*/      OPC_MoveParent,
/*6008*/      OPC_RecordChild1, // #3 = $Vn
/*6009*/      OPC_MoveParent,
/*6010*/      OPC_CheckType, MVT::v2i32,
/*6012*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6014*/      OPC_EmitConvertToTarget, 2,
/*6016*/      OPC_EmitInteger, MVT::i32, 14, 
/*6019*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6022*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6035*/    /*Scope*/ 97, /*->6133*/
/*6036*/      OPC_MoveChild, 0,
/*6038*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6041*/      OPC_Scope, 44, /*->6087*/ // 2 children in Scope
/*6043*/        OPC_RecordChild0, // #0 = $Vn
/*6044*/        OPC_MoveChild, 1,
/*6046*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6049*/        OPC_RecordChild0, // #1 = $Vm
/*6050*/        OPC_CheckChild0Type, MVT::v2i32,
/*6052*/        OPC_RecordChild1, // #2 = $lane
/*6053*/        OPC_MoveChild, 1,
/*6055*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6058*/        OPC_MoveParent,
/*6059*/        OPC_MoveParent,
/*6060*/        OPC_MoveParent,
/*6061*/        OPC_RecordChild1, // #3 = $src1
/*6062*/        OPC_CheckType, MVT::v2i32,
/*6064*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6066*/        OPC_EmitConvertToTarget, 2,
/*6068*/        OPC_EmitInteger, MVT::i32, 14, 
/*6071*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6074*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6087*/      /*Scope*/ 44, /*->6132*/
/*6088*/        OPC_MoveChild, 0,
/*6090*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6093*/        OPC_RecordChild0, // #0 = $Vm
/*6094*/        OPC_CheckChild0Type, MVT::v2i32,
/*6096*/        OPC_RecordChild1, // #1 = $lane
/*6097*/        OPC_MoveChild, 1,
/*6099*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6102*/        OPC_MoveParent,
/*6103*/        OPC_MoveParent,
/*6104*/        OPC_RecordChild1, // #2 = $Vn
/*6105*/        OPC_MoveParent,
/*6106*/        OPC_RecordChild1, // #3 = $src1
/*6107*/        OPC_CheckType, MVT::v2i32,
/*6109*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6111*/        OPC_EmitConvertToTarget, 1,
/*6113*/        OPC_EmitInteger, MVT::i32, 14, 
/*6116*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6119*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6132*/      0, /*End of Scope*/
/*6133*/    /*Scope*/ 49, /*->6183*/
/*6134*/      OPC_RecordChild0, // #0 = $src1
/*6135*/      OPC_MoveChild, 1,
/*6137*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6140*/      OPC_MoveChild, 0,
/*6142*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6145*/      OPC_RecordChild0, // #1 = $Vm
/*6146*/      OPC_CheckChild0Type, MVT::v4i16,
/*6148*/      OPC_RecordChild1, // #2 = $lane
/*6149*/      OPC_MoveChild, 1,
/*6151*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6154*/      OPC_MoveParent,
/*6155*/      OPC_MoveParent,
/*6156*/      OPC_RecordChild1, // #3 = $Vn
/*6157*/      OPC_MoveParent,
/*6158*/      OPC_CheckType, MVT::v8i16,
/*6160*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6162*/      OPC_EmitConvertToTarget, 2,
/*6164*/      OPC_EmitInteger, MVT::i32, 14, 
/*6167*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6170*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6183*/    /*Scope*/ 97, /*->6281*/
/*6184*/      OPC_MoveChild, 0,
/*6186*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6189*/      OPC_Scope, 44, /*->6235*/ // 2 children in Scope
/*6191*/        OPC_RecordChild0, // #0 = $Vn
/*6192*/        OPC_MoveChild, 1,
/*6194*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6197*/        OPC_RecordChild0, // #1 = $Vm
/*6198*/        OPC_CheckChild0Type, MVT::v4i16,
/*6200*/        OPC_RecordChild1, // #2 = $lane
/*6201*/        OPC_MoveChild, 1,
/*6203*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6206*/        OPC_MoveParent,
/*6207*/        OPC_MoveParent,
/*6208*/        OPC_MoveParent,
/*6209*/        OPC_RecordChild1, // #3 = $src1
/*6210*/        OPC_CheckType, MVT::v8i16,
/*6212*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6214*/        OPC_EmitConvertToTarget, 2,
/*6216*/        OPC_EmitInteger, MVT::i32, 14, 
/*6219*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6222*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6235*/      /*Scope*/ 44, /*->6280*/
/*6236*/        OPC_MoveChild, 0,
/*6238*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6241*/        OPC_RecordChild0, // #0 = $Vm
/*6242*/        OPC_CheckChild0Type, MVT::v4i16,
/*6244*/        OPC_RecordChild1, // #1 = $lane
/*6245*/        OPC_MoveChild, 1,
/*6247*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6250*/        OPC_MoveParent,
/*6251*/        OPC_MoveParent,
/*6252*/        OPC_RecordChild1, // #2 = $Vn
/*6253*/        OPC_MoveParent,
/*6254*/        OPC_RecordChild1, // #3 = $src1
/*6255*/        OPC_CheckType, MVT::v8i16,
/*6257*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6259*/        OPC_EmitConvertToTarget, 1,
/*6261*/        OPC_EmitInteger, MVT::i32, 14, 
/*6264*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6267*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6280*/      0, /*End of Scope*/
/*6281*/    /*Scope*/ 49, /*->6331*/
/*6282*/      OPC_RecordChild0, // #0 = $src1
/*6283*/      OPC_MoveChild, 1,
/*6285*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6288*/      OPC_MoveChild, 0,
/*6290*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6293*/      OPC_RecordChild0, // #1 = $Vm
/*6294*/      OPC_CheckChild0Type, MVT::v2i32,
/*6296*/      OPC_RecordChild1, // #2 = $lane
/*6297*/      OPC_MoveChild, 1,
/*6299*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6302*/      OPC_MoveParent,
/*6303*/      OPC_MoveParent,
/*6304*/      OPC_RecordChild1, // #3 = $Vn
/*6305*/      OPC_MoveParent,
/*6306*/      OPC_CheckType, MVT::v4i32,
/*6308*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6310*/      OPC_EmitConvertToTarget, 2,
/*6312*/      OPC_EmitInteger, MVT::i32, 14, 
/*6315*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6318*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6331*/    /*Scope*/ 39|128,2/*295*/, /*->6628*/
/*6333*/      OPC_MoveChild, 0,
/*6335*/      OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->6431
/*6339*/        OPC_Scope, 44, /*->6385*/ // 2 children in Scope
/*6341*/          OPC_RecordChild0, // #0 = $Vn
/*6342*/          OPC_MoveChild, 1,
/*6344*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6347*/          OPC_RecordChild0, // #1 = $Vm
/*6348*/          OPC_CheckChild0Type, MVT::v2i32,
/*6350*/          OPC_RecordChild1, // #2 = $lane
/*6351*/          OPC_MoveChild, 1,
/*6353*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6356*/          OPC_MoveParent,
/*6357*/          OPC_MoveParent,
/*6358*/          OPC_MoveParent,
/*6359*/          OPC_RecordChild1, // #3 = $src1
/*6360*/          OPC_CheckType, MVT::v4i32,
/*6362*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6364*/          OPC_EmitConvertToTarget, 2,
/*6366*/          OPC_EmitInteger, MVT::i32, 14, 
/*6369*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6372*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6385*/        /*Scope*/ 44, /*->6430*/
/*6386*/          OPC_MoveChild, 0,
/*6388*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6391*/          OPC_RecordChild0, // #0 = $Vm
/*6392*/          OPC_CheckChild0Type, MVT::v2i32,
/*6394*/          OPC_RecordChild1, // #1 = $lane
/*6395*/          OPC_MoveChild, 1,
/*6397*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6400*/          OPC_MoveParent,
/*6401*/          OPC_MoveParent,
/*6402*/          OPC_RecordChild1, // #2 = $Vn
/*6403*/          OPC_MoveParent,
/*6404*/          OPC_RecordChild1, // #3 = $src1
/*6405*/          OPC_CheckType, MVT::v4i32,
/*6407*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6409*/          OPC_EmitConvertToTarget, 1,
/*6411*/          OPC_EmitInteger, MVT::i32, 14, 
/*6414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6430*/        0, /*End of Scope*/
/*6431*/      /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->6529
/*6434*/        OPC_RecordChild0, // #0 = $Vn
/*6435*/        OPC_Scope, 45, /*->6482*/ // 2 children in Scope
/*6437*/          OPC_CheckChild0Type, MVT::v4i16,
/*6439*/          OPC_MoveChild, 1,
/*6441*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6444*/          OPC_RecordChild0, // #1 = $Vm
/*6445*/          OPC_CheckChild0Type, MVT::v4i16,
/*6447*/          OPC_RecordChild1, // #2 = $lane
/*6448*/          OPC_MoveChild, 1,
/*6450*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6453*/          OPC_MoveParent,
/*6454*/          OPC_MoveParent,
/*6455*/          OPC_MoveParent,
/*6456*/          OPC_RecordChild1, // #3 = $src1
/*6457*/          OPC_CheckType, MVT::v4i32,
/*6459*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6461*/          OPC_EmitConvertToTarget, 2,
/*6463*/          OPC_EmitInteger, MVT::i32, 14, 
/*6466*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6469*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6482*/        /*Scope*/ 45, /*->6528*/
/*6483*/          OPC_CheckChild0Type, MVT::v2i32,
/*6485*/          OPC_MoveChild, 1,
/*6487*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6490*/          OPC_RecordChild0, // #1 = $Vm
/*6491*/          OPC_CheckChild0Type, MVT::v2i32,
/*6493*/          OPC_RecordChild1, // #2 = $lane
/*6494*/          OPC_MoveChild, 1,
/*6496*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6499*/          OPC_MoveParent,
/*6500*/          OPC_MoveParent,
/*6501*/          OPC_MoveParent,
/*6502*/          OPC_RecordChild1, // #3 = $src1
/*6503*/          OPC_CheckType, MVT::v2i64,
/*6505*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6507*/          OPC_EmitConvertToTarget, 2,
/*6509*/          OPC_EmitInteger, MVT::i32, 14, 
/*6512*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6515*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6528*/        0, /*End of Scope*/
/*6529*/      /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->6627
/*6532*/        OPC_RecordChild0, // #0 = $Vn
/*6533*/        OPC_Scope, 45, /*->6580*/ // 2 children in Scope
/*6535*/          OPC_CheckChild0Type, MVT::v4i16,
/*6537*/          OPC_MoveChild, 1,
/*6539*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6542*/          OPC_RecordChild0, // #1 = $Vm
/*6543*/          OPC_CheckChild0Type, MVT::v4i16,
/*6545*/          OPC_RecordChild1, // #2 = $lane
/*6546*/          OPC_MoveChild, 1,
/*6548*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6551*/          OPC_MoveParent,
/*6552*/          OPC_MoveParent,
/*6553*/          OPC_MoveParent,
/*6554*/          OPC_RecordChild1, // #3 = $src1
/*6555*/          OPC_CheckType, MVT::v4i32,
/*6557*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6559*/          OPC_EmitConvertToTarget, 2,
/*6561*/          OPC_EmitInteger, MVT::i32, 14, 
/*6564*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6567*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6580*/        /*Scope*/ 45, /*->6626*/
/*6581*/          OPC_CheckChild0Type, MVT::v2i32,
/*6583*/          OPC_MoveChild, 1,
/*6585*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6588*/          OPC_RecordChild0, // #1 = $Vm
/*6589*/          OPC_CheckChild0Type, MVT::v2i32,
/*6591*/          OPC_RecordChild1, // #2 = $lane
/*6592*/          OPC_MoveChild, 1,
/*6594*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6597*/          OPC_MoveParent,
/*6598*/          OPC_MoveParent,
/*6599*/          OPC_MoveParent,
/*6600*/          OPC_RecordChild1, // #3 = $src1
/*6601*/          OPC_CheckType, MVT::v2i64,
/*6603*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6605*/          OPC_EmitConvertToTarget, 2,
/*6607*/          OPC_EmitInteger, MVT::i32, 14, 
/*6610*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6613*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6626*/        0, /*End of Scope*/
/*6627*/      0, // EndSwitchOpcode
/*6628*/    /*Scope*/ 53|128,1/*181*/, /*->6811*/
/*6630*/      OPC_RecordChild0, // #0 = $src1
/*6631*/      OPC_MoveChild, 1,
/*6633*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6636*/      OPC_Scope, 113, /*->6751*/ // 2 children in Scope
/*6638*/        OPC_RecordChild0, // #1 = $src2
/*6639*/        OPC_MoveChild, 1,
/*6641*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6644*/        OPC_RecordChild0, // #2 = $src3
/*6645*/        OPC_Scope, 51, /*->6698*/ // 2 children in Scope
/*6647*/          OPC_CheckChild0Type, MVT::v8i16,
/*6649*/          OPC_RecordChild1, // #3 = $lane
/*6650*/          OPC_MoveChild, 1,
/*6652*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6655*/          OPC_MoveParent,
/*6656*/          OPC_MoveParent,
/*6657*/          OPC_MoveParent,
/*6658*/          OPC_CheckType, MVT::v8i16,
/*6660*/          OPC_EmitConvertToTarget, 3,
/*6662*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6665*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*6674*/          OPC_EmitConvertToTarget, 3,
/*6676*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6679*/          OPC_EmitInteger, MVT::i32, 14, 
/*6682*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6685*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6698*/        /*Scope*/ 51, /*->6750*/
/*6699*/          OPC_CheckChild0Type, MVT::v4i32,
/*6701*/          OPC_RecordChild1, // #3 = $lane
/*6702*/          OPC_MoveChild, 1,
/*6704*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6707*/          OPC_MoveParent,
/*6708*/          OPC_MoveParent,
/*6709*/          OPC_MoveParent,
/*6710*/          OPC_CheckType, MVT::v4i32,
/*6712*/          OPC_EmitConvertToTarget, 3,
/*6714*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6717*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*6726*/          OPC_EmitConvertToTarget, 3,
/*6728*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6731*/          OPC_EmitInteger, MVT::i32, 14, 
/*6734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6737*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6750*/        0, /*End of Scope*/
/*6751*/      /*Scope*/ 58, /*->6810*/
/*6752*/        OPC_MoveChild, 0,
/*6754*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6757*/        OPC_RecordChild0, // #1 = $src3
/*6758*/        OPC_CheckChild0Type, MVT::v8i16,
/*6760*/        OPC_RecordChild1, // #2 = $lane
/*6761*/        OPC_MoveChild, 1,
/*6763*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6766*/        OPC_MoveParent,
/*6767*/        OPC_MoveParent,
/*6768*/        OPC_RecordChild1, // #3 = $src2
/*6769*/        OPC_MoveParent,
/*6770*/        OPC_CheckType, MVT::v8i16,
/*6772*/        OPC_EmitConvertToTarget, 2,
/*6774*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6777*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6786*/        OPC_EmitConvertToTarget, 2,
/*6788*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6791*/        OPC_EmitInteger, MVT::i32, 14, 
/*6794*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6797*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6810*/      0, /*End of Scope*/
/*6811*/    /*Scope*/ 127, /*->6939*/
/*6812*/      OPC_MoveChild, 0,
/*6814*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6817*/      OPC_Scope, 59, /*->6878*/ // 2 children in Scope
/*6819*/        OPC_RecordChild0, // #0 = $src2
/*6820*/        OPC_MoveChild, 1,
/*6822*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6825*/        OPC_RecordChild0, // #1 = $src3
/*6826*/        OPC_CheckChild0Type, MVT::v8i16,
/*6828*/        OPC_RecordChild1, // #2 = $lane
/*6829*/        OPC_MoveChild, 1,
/*6831*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6834*/        OPC_MoveParent,
/*6835*/        OPC_MoveParent,
/*6836*/        OPC_MoveParent,
/*6837*/        OPC_RecordChild1, // #3 = $src1
/*6838*/        OPC_CheckType, MVT::v8i16,
/*6840*/        OPC_EmitConvertToTarget, 2,
/*6842*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6845*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6854*/        OPC_EmitConvertToTarget, 2,
/*6856*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6859*/        OPC_EmitInteger, MVT::i32, 14, 
/*6862*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6865*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6878*/      /*Scope*/ 59, /*->6938*/
/*6879*/        OPC_MoveChild, 0,
/*6881*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6884*/        OPC_RecordChild0, // #0 = $src3
/*6885*/        OPC_CheckChild0Type, MVT::v8i16,
/*6887*/        OPC_RecordChild1, // #1 = $lane
/*6888*/        OPC_MoveChild, 1,
/*6890*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6893*/        OPC_MoveParent,
/*6894*/        OPC_MoveParent,
/*6895*/        OPC_RecordChild1, // #2 = $src2
/*6896*/        OPC_MoveParent,
/*6897*/        OPC_RecordChild1, // #3 = $src1
/*6898*/        OPC_CheckType, MVT::v8i16,
/*6900*/        OPC_EmitConvertToTarget, 1,
/*6902*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6905*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*6914*/        OPC_EmitConvertToTarget, 1,
/*6916*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6919*/        OPC_EmitInteger, MVT::i32, 14, 
/*6922*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6925*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6938*/      0, /*End of Scope*/
/*6939*/    /*Scope*/ 64, /*->7004*/
/*6940*/      OPC_RecordChild0, // #0 = $src1
/*6941*/      OPC_MoveChild, 1,
/*6943*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6946*/      OPC_MoveChild, 0,
/*6948*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6951*/      OPC_RecordChild0, // #1 = $src3
/*6952*/      OPC_CheckChild0Type, MVT::v4i32,
/*6954*/      OPC_RecordChild1, // #2 = $lane
/*6955*/      OPC_MoveChild, 1,
/*6957*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6960*/      OPC_MoveParent,
/*6961*/      OPC_MoveParent,
/*6962*/      OPC_RecordChild1, // #3 = $src2
/*6963*/      OPC_MoveParent,
/*6964*/      OPC_CheckType, MVT::v4i32,
/*6966*/      OPC_EmitConvertToTarget, 2,
/*6968*/      OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6971*/      OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*6980*/      OPC_EmitConvertToTarget, 2,
/*6982*/      OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6985*/      OPC_EmitInteger, MVT::i32, 14, 
/*6988*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6991*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7004*/    /*Scope*/ 127, /*->7132*/
/*7005*/      OPC_MoveChild, 0,
/*7007*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7010*/      OPC_Scope, 59, /*->7071*/ // 2 children in Scope
/*7012*/        OPC_RecordChild0, // #0 = $src2
/*7013*/        OPC_MoveChild, 1,
/*7015*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7018*/        OPC_RecordChild0, // #1 = $src3
/*7019*/        OPC_CheckChild0Type, MVT::v4i32,
/*7021*/        OPC_RecordChild1, // #2 = $lane
/*7022*/        OPC_MoveChild, 1,
/*7024*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7027*/        OPC_MoveParent,
/*7028*/        OPC_MoveParent,
/*7029*/        OPC_MoveParent,
/*7030*/        OPC_RecordChild1, // #3 = $src1
/*7031*/        OPC_CheckType, MVT::v4i32,
/*7033*/        OPC_EmitConvertToTarget, 2,
/*7035*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7038*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*7047*/        OPC_EmitConvertToTarget, 2,
/*7049*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7052*/        OPC_EmitInteger, MVT::i32, 14, 
/*7055*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7058*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7071*/      /*Scope*/ 59, /*->7131*/
/*7072*/        OPC_MoveChild, 0,
/*7074*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7077*/        OPC_RecordChild0, // #0 = $src3
/*7078*/        OPC_CheckChild0Type, MVT::v4i32,
/*7080*/        OPC_RecordChild1, // #1 = $lane
/*7081*/        OPC_MoveChild, 1,
/*7083*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7086*/        OPC_MoveParent,
/*7087*/        OPC_MoveParent,
/*7088*/        OPC_RecordChild1, // #2 = $src2
/*7089*/        OPC_MoveParent,
/*7090*/        OPC_RecordChild1, // #3 = $src1
/*7091*/        OPC_CheckType, MVT::v4i32,
/*7093*/        OPC_EmitConvertToTarget, 1,
/*7095*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7098*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*7107*/        OPC_EmitConvertToTarget, 1,
/*7109*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7112*/        OPC_EmitInteger, MVT::i32, 14, 
/*7115*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7118*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7131*/      0, /*End of Scope*/
/*7132*/    /*Scope*/ 120|128,2/*376*/, /*->7510*/
/*7134*/      OPC_RecordChild0, // #0 = $src1
/*7135*/      OPC_MoveChild, 1,
/*7137*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*7140*/      OPC_MoveChild, 0,
/*7142*/      OPC_Scope, 53|128,1/*181*/, /*->7326*/ // 2 children in Scope
/*7145*/        OPC_CheckInteger, 36|128,1/*164*/, 
/*7148*/        OPC_MoveParent,
/*7149*/        OPC_RecordChild1, // #1 = $Vn
/*7150*/        OPC_Scope, 28, /*->7180*/ // 6 children in Scope
/*7152*/          OPC_CheckChild1Type, MVT::v8i8,
/*7154*/          OPC_RecordChild2, // #2 = $Vm
/*7155*/          OPC_CheckChild2Type, MVT::v8i8,
/*7157*/          OPC_MoveParent,
/*7158*/          OPC_CheckType, MVT::v8i8,
/*7160*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7162*/          OPC_EmitInteger, MVT::i32, 14, 
/*7165*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7168*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 164:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7180*/        /*Scope*/ 28, /*->7209*/
/*7181*/          OPC_CheckChild1Type, MVT::v4i16,
/*7183*/          OPC_RecordChild2, // #2 = $Vm
/*7184*/          OPC_CheckChild2Type, MVT::v4i16,
/*7186*/          OPC_MoveParent,
/*7187*/          OPC_CheckType, MVT::v4i16,
/*7189*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7191*/          OPC_EmitInteger, MVT::i32, 14, 
/*7194*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7197*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 164:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7209*/        /*Scope*/ 28, /*->7238*/
/*7210*/          OPC_CheckChild1Type, MVT::v2i32,
/*7212*/          OPC_RecordChild2, // #2 = $Vm
/*7213*/          OPC_CheckChild2Type, MVT::v2i32,
/*7215*/          OPC_MoveParent,
/*7216*/          OPC_CheckType, MVT::v2i32,
/*7218*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7220*/          OPC_EmitInteger, MVT::i32, 14, 
/*7223*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7226*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 164:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7238*/        /*Scope*/ 28, /*->7267*/
/*7239*/          OPC_CheckChild1Type, MVT::v16i8,
/*7241*/          OPC_RecordChild2, // #2 = $Vm
/*7242*/          OPC_CheckChild2Type, MVT::v16i8,
/*7244*/          OPC_MoveParent,
/*7245*/          OPC_CheckType, MVT::v16i8,
/*7247*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7249*/          OPC_EmitInteger, MVT::i32, 14, 
/*7252*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7255*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 164:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7267*/        /*Scope*/ 28, /*->7296*/
/*7268*/          OPC_CheckChild1Type, MVT::v8i16,
/*7270*/          OPC_RecordChild2, // #2 = $Vm
/*7271*/          OPC_CheckChild2Type, MVT::v8i16,
/*7273*/          OPC_MoveParent,
/*7274*/          OPC_CheckType, MVT::v8i16,
/*7276*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7278*/          OPC_EmitInteger, MVT::i32, 14, 
/*7281*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7284*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 164:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7296*/        /*Scope*/ 28, /*->7325*/
/*7297*/          OPC_CheckChild1Type, MVT::v4i32,
/*7299*/          OPC_RecordChild2, // #2 = $Vm
/*7300*/          OPC_CheckChild2Type, MVT::v4i32,
/*7302*/          OPC_MoveParent,
/*7303*/          OPC_CheckType, MVT::v4i32,
/*7305*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7307*/          OPC_EmitInteger, MVT::i32, 14, 
/*7310*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7313*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 164:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7325*/        0, /*End of Scope*/
/*7326*/      /*Scope*/ 53|128,1/*181*/, /*->7509*/
/*7328*/        OPC_CheckInteger, 37|128,1/*165*/, 
/*7331*/        OPC_MoveParent,
/*7332*/        OPC_RecordChild1, // #1 = $Vn
/*7333*/        OPC_Scope, 28, /*->7363*/ // 6 children in Scope
/*7335*/          OPC_CheckChild1Type, MVT::v8i8,
/*7337*/          OPC_RecordChild2, // #2 = $Vm
/*7338*/          OPC_CheckChild2Type, MVT::v8i8,
/*7340*/          OPC_MoveParent,
/*7341*/          OPC_CheckType, MVT::v8i8,
/*7343*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7345*/          OPC_EmitInteger, MVT::i32, 14, 
/*7348*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7351*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 165:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7363*/        /*Scope*/ 28, /*->7392*/
/*7364*/          OPC_CheckChild1Type, MVT::v4i16,
/*7366*/          OPC_RecordChild2, // #2 = $Vm
/*7367*/          OPC_CheckChild2Type, MVT::v4i16,
/*7369*/          OPC_MoveParent,
/*7370*/          OPC_CheckType, MVT::v4i16,
/*7372*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7374*/          OPC_EmitInteger, MVT::i32, 14, 
/*7377*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7380*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 165:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7392*/        /*Scope*/ 28, /*->7421*/
/*7393*/          OPC_CheckChild1Type, MVT::v2i32,
/*7395*/          OPC_RecordChild2, // #2 = $Vm
/*7396*/          OPC_CheckChild2Type, MVT::v2i32,
/*7398*/          OPC_MoveParent,
/*7399*/          OPC_CheckType, MVT::v2i32,
/*7401*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7403*/          OPC_EmitInteger, MVT::i32, 14, 
/*7406*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7409*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 165:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7421*/        /*Scope*/ 28, /*->7450*/
/*7422*/          OPC_CheckChild1Type, MVT::v16i8,
/*7424*/          OPC_RecordChild2, // #2 = $Vm
/*7425*/          OPC_CheckChild2Type, MVT::v16i8,
/*7427*/          OPC_MoveParent,
/*7428*/          OPC_CheckType, MVT::v16i8,
/*7430*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7432*/          OPC_EmitInteger, MVT::i32, 14, 
/*7435*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7438*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 165:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7450*/        /*Scope*/ 28, /*->7479*/
/*7451*/          OPC_CheckChild1Type, MVT::v8i16,
/*7453*/          OPC_RecordChild2, // #2 = $Vm
/*7454*/          OPC_CheckChild2Type, MVT::v8i16,
/*7456*/          OPC_MoveParent,
/*7457*/          OPC_CheckType, MVT::v8i16,
/*7459*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7461*/          OPC_EmitInteger, MVT::i32, 14, 
/*7464*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7467*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 165:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7479*/        /*Scope*/ 28, /*->7508*/
/*7480*/          OPC_CheckChild1Type, MVT::v4i32,
/*7482*/          OPC_RecordChild2, // #2 = $Vm
/*7483*/          OPC_CheckChild2Type, MVT::v4i32,
/*7485*/          OPC_MoveParent,
/*7486*/          OPC_CheckType, MVT::v4i32,
/*7488*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7490*/          OPC_EmitInteger, MVT::i32, 14, 
/*7493*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7496*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 165:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7508*/        0, /*End of Scope*/
/*7509*/      0, /*End of Scope*/
/*7510*/    /*Scope*/ 94|128,4/*606*/, /*->8118*/
/*7512*/      OPC_MoveChild, 0,
/*7514*/      OPC_SwitchOpcode /*3 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->7901
/*7519*/        OPC_MoveChild, 0,
/*7521*/        OPC_Scope, 59|128,1/*187*/, /*->7711*/ // 2 children in Scope
/*7524*/          OPC_CheckInteger, 36|128,1/*164*/, 
/*7527*/          OPC_MoveParent,
/*7528*/          OPC_RecordChild1, // #0 = $Vn
/*7529*/          OPC_Scope, 29, /*->7560*/ // 6 children in Scope
/*7531*/            OPC_CheckChild1Type, MVT::v8i8,
/*7533*/            OPC_RecordChild2, // #1 = $Vm
/*7534*/            OPC_CheckChild2Type, MVT::v8i8,
/*7536*/            OPC_MoveParent,
/*7537*/            OPC_RecordChild1, // #2 = $src1
/*7538*/            OPC_CheckType, MVT::v8i8,
/*7540*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7542*/            OPC_EmitInteger, MVT::i32, 14, 
/*7545*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7548*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 164:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7560*/          /*Scope*/ 29, /*->7590*/
/*7561*/            OPC_CheckChild1Type, MVT::v4i16,
/*7563*/            OPC_RecordChild2, // #1 = $Vm
/*7564*/            OPC_CheckChild2Type, MVT::v4i16,
/*7566*/            OPC_MoveParent,
/*7567*/            OPC_RecordChild1, // #2 = $src1
/*7568*/            OPC_CheckType, MVT::v4i16,
/*7570*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7572*/            OPC_EmitInteger, MVT::i32, 14, 
/*7575*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7578*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 164:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7590*/          /*Scope*/ 29, /*->7620*/
/*7591*/            OPC_CheckChild1Type, MVT::v2i32,
/*7593*/            OPC_RecordChild2, // #1 = $Vm
/*7594*/            OPC_CheckChild2Type, MVT::v2i32,
/*7596*/            OPC_MoveParent,
/*7597*/            OPC_RecordChild1, // #2 = $src1
/*7598*/            OPC_CheckType, MVT::v2i32,
/*7600*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7602*/            OPC_EmitInteger, MVT::i32, 14, 
/*7605*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7608*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 164:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7620*/          /*Scope*/ 29, /*->7650*/
/*7621*/            OPC_CheckChild1Type, MVT::v16i8,
/*7623*/            OPC_RecordChild2, // #1 = $Vm
/*7624*/            OPC_CheckChild2Type, MVT::v16i8,
/*7626*/            OPC_MoveParent,
/*7627*/            OPC_RecordChild1, // #2 = $src1
/*7628*/            OPC_CheckType, MVT::v16i8,
/*7630*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7632*/            OPC_EmitInteger, MVT::i32, 14, 
/*7635*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7638*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 164:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7650*/          /*Scope*/ 29, /*->7680*/
/*7651*/            OPC_CheckChild1Type, MVT::v8i16,
/*7653*/            OPC_RecordChild2, // #1 = $Vm
/*7654*/            OPC_CheckChild2Type, MVT::v8i16,
/*7656*/            OPC_MoveParent,
/*7657*/            OPC_RecordChild1, // #2 = $src1
/*7658*/            OPC_CheckType, MVT::v8i16,
/*7660*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7662*/            OPC_EmitInteger, MVT::i32, 14, 
/*7665*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7668*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 164:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7680*/          /*Scope*/ 29, /*->7710*/
/*7681*/            OPC_CheckChild1Type, MVT::v4i32,
/*7683*/            OPC_RecordChild2, // #1 = $Vm
/*7684*/            OPC_CheckChild2Type, MVT::v4i32,
/*7686*/            OPC_MoveParent,
/*7687*/            OPC_RecordChild1, // #2 = $src1
/*7688*/            OPC_CheckType, MVT::v4i32,
/*7690*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7692*/            OPC_EmitInteger, MVT::i32, 14, 
/*7695*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7698*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 164:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7710*/          0, /*End of Scope*/
/*7711*/        /*Scope*/ 59|128,1/*187*/, /*->7900*/
/*7713*/          OPC_CheckInteger, 37|128,1/*165*/, 
/*7716*/          OPC_MoveParent,
/*7717*/          OPC_RecordChild1, // #0 = $Vn
/*7718*/          OPC_Scope, 29, /*->7749*/ // 6 children in Scope
/*7720*/            OPC_CheckChild1Type, MVT::v8i8,
/*7722*/            OPC_RecordChild2, // #1 = $Vm
/*7723*/            OPC_CheckChild2Type, MVT::v8i8,
/*7725*/            OPC_MoveParent,
/*7726*/            OPC_RecordChild1, // #2 = $src1
/*7727*/            OPC_CheckType, MVT::v8i8,
/*7729*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7731*/            OPC_EmitInteger, MVT::i32, 14, 
/*7734*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7737*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 165:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7749*/          /*Scope*/ 29, /*->7779*/
/*7750*/            OPC_CheckChild1Type, MVT::v4i16,
/*7752*/            OPC_RecordChild2, // #1 = $Vm
/*7753*/            OPC_CheckChild2Type, MVT::v4i16,
/*7755*/            OPC_MoveParent,
/*7756*/            OPC_RecordChild1, // #2 = $src1
/*7757*/            OPC_CheckType, MVT::v4i16,
/*7759*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7761*/            OPC_EmitInteger, MVT::i32, 14, 
/*7764*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7767*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 165:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7779*/          /*Scope*/ 29, /*->7809*/
/*7780*/            OPC_CheckChild1Type, MVT::v2i32,
/*7782*/            OPC_RecordChild2, // #1 = $Vm
/*7783*/            OPC_CheckChild2Type, MVT::v2i32,
/*7785*/            OPC_MoveParent,
/*7786*/            OPC_RecordChild1, // #2 = $src1
/*7787*/            OPC_CheckType, MVT::v2i32,
/*7789*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7791*/            OPC_EmitInteger, MVT::i32, 14, 
/*7794*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7797*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 165:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7809*/          /*Scope*/ 29, /*->7839*/
/*7810*/            OPC_CheckChild1Type, MVT::v16i8,
/*7812*/            OPC_RecordChild2, // #1 = $Vm
/*7813*/            OPC_CheckChild2Type, MVT::v16i8,
/*7815*/            OPC_MoveParent,
/*7816*/            OPC_RecordChild1, // #2 = $src1
/*7817*/            OPC_CheckType, MVT::v16i8,
/*7819*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7821*/            OPC_EmitInteger, MVT::i32, 14, 
/*7824*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7827*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 165:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7839*/          /*Scope*/ 29, /*->7869*/
/*7840*/            OPC_CheckChild1Type, MVT::v8i16,
/*7842*/            OPC_RecordChild2, // #1 = $Vm
/*7843*/            OPC_CheckChild2Type, MVT::v8i16,
/*7845*/            OPC_MoveParent,
/*7846*/            OPC_RecordChild1, // #2 = $src1
/*7847*/            OPC_CheckType, MVT::v8i16,
/*7849*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7851*/            OPC_EmitInteger, MVT::i32, 14, 
/*7854*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7857*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 165:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7869*/          /*Scope*/ 29, /*->7899*/
/*7870*/            OPC_CheckChild1Type, MVT::v4i32,
/*7872*/            OPC_RecordChild2, // #1 = $Vm
/*7873*/            OPC_CheckChild2Type, MVT::v4i32,
/*7875*/            OPC_MoveParent,
/*7876*/            OPC_RecordChild1, // #2 = $src1
/*7877*/            OPC_CheckType, MVT::v4i32,
/*7879*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7881*/            OPC_EmitInteger, MVT::i32, 14, 
/*7884*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7887*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 165:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7899*/          0, /*End of Scope*/
/*7900*/        0, /*End of Scope*/
/*7901*/      /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->8009
/*7904*/        OPC_RecordChild0, // #0 = $Vn
/*7905*/        OPC_Scope, 33, /*->7940*/ // 3 children in Scope
/*7907*/          OPC_CheckChild0Type, MVT::v8i8,
/*7909*/          OPC_MoveParent,
/*7910*/          OPC_MoveChild, 1,
/*7912*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7915*/          OPC_RecordChild0, // #1 = $Vm
/*7916*/          OPC_CheckChild0Type, MVT::v8i8,
/*7918*/          OPC_MoveParent,
/*7919*/          OPC_CheckType, MVT::v8i16,
/*7921*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7923*/          OPC_EmitInteger, MVT::i32, 14, 
/*7926*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7929*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7940*/        /*Scope*/ 33, /*->7974*/
/*7941*/          OPC_CheckChild0Type, MVT::v4i16,
/*7943*/          OPC_MoveParent,
/*7944*/          OPC_MoveChild, 1,
/*7946*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7949*/          OPC_RecordChild0, // #1 = $Vm
/*7950*/          OPC_CheckChild0Type, MVT::v4i16,
/*7952*/          OPC_MoveParent,
/*7953*/          OPC_CheckType, MVT::v4i32,
/*7955*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7957*/          OPC_EmitInteger, MVT::i32, 14, 
/*7960*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7963*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7974*/        /*Scope*/ 33, /*->8008*/
/*7975*/          OPC_CheckChild0Type, MVT::v2i32,
/*7977*/          OPC_MoveParent,
/*7978*/          OPC_MoveChild, 1,
/*7980*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7983*/          OPC_RecordChild0, // #1 = $Vm
/*7984*/          OPC_CheckChild0Type, MVT::v2i32,
/*7986*/          OPC_MoveParent,
/*7987*/          OPC_CheckType, MVT::v2i64,
/*7989*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7991*/          OPC_EmitInteger, MVT::i32, 14, 
/*7994*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7997*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8008*/        0, /*End of Scope*/
/*8009*/      /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->8117
/*8012*/        OPC_RecordChild0, // #0 = $Vn
/*8013*/        OPC_Scope, 33, /*->8048*/ // 3 children in Scope
/*8015*/          OPC_CheckChild0Type, MVT::v8i8,
/*8017*/          OPC_MoveParent,
/*8018*/          OPC_MoveChild, 1,
/*8020*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8023*/          OPC_RecordChild0, // #1 = $Vm
/*8024*/          OPC_CheckChild0Type, MVT::v8i8,
/*8026*/          OPC_MoveParent,
/*8027*/          OPC_CheckType, MVT::v8i16,
/*8029*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8031*/          OPC_EmitInteger, MVT::i32, 14, 
/*8034*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8037*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8048*/        /*Scope*/ 33, /*->8082*/
/*8049*/          OPC_CheckChild0Type, MVT::v4i16,
/*8051*/          OPC_MoveParent,
/*8052*/          OPC_MoveChild, 1,
/*8054*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8057*/          OPC_RecordChild0, // #1 = $Vm
/*8058*/          OPC_CheckChild0Type, MVT::v4i16,
/*8060*/          OPC_MoveParent,
/*8061*/          OPC_CheckType, MVT::v4i32,
/*8063*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8065*/          OPC_EmitInteger, MVT::i32, 14, 
/*8068*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8071*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8082*/        /*Scope*/ 33, /*->8116*/
/*8083*/          OPC_CheckChild0Type, MVT::v2i32,
/*8085*/          OPC_MoveParent,
/*8086*/          OPC_MoveChild, 1,
/*8088*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8091*/          OPC_RecordChild0, // #1 = $Vm
/*8092*/          OPC_CheckChild0Type, MVT::v2i32,
/*8094*/          OPC_MoveParent,
/*8095*/          OPC_CheckType, MVT::v2i64,
/*8097*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8099*/          OPC_EmitInteger, MVT::i32, 14, 
/*8102*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8105*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8116*/        0, /*End of Scope*/
/*8117*/      0, // EndSwitchOpcode
/*8118*/    /*Scope*/ 65|128,6/*833*/, /*->8953*/
/*8120*/      OPC_RecordChild0, // #0 = $src1
/*8121*/      OPC_MoveChild, 1,
/*8123*/      OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->8331
/*8128*/        OPC_RecordChild0, // #1 = $Vm
/*8129*/        OPC_RecordChild1, // #2 = $SIMM
/*8130*/        OPC_MoveChild, 1,
/*8132*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8135*/        OPC_MoveParent,
/*8136*/        OPC_MoveParent,
/*8137*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8162
/*8140*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8142*/          OPC_EmitConvertToTarget, 2,
/*8144*/          OPC_EmitInteger, MVT::i32, 14, 
/*8147*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8150*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8162*/        /*SwitchType*/ 22,  MVT::v4i16,// ->8186
/*8164*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8166*/          OPC_EmitConvertToTarget, 2,
/*8168*/          OPC_EmitInteger, MVT::i32, 14, 
/*8171*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8174*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8186*/        /*SwitchType*/ 22,  MVT::v2i32,// ->8210
/*8188*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8190*/          OPC_EmitConvertToTarget, 2,
/*8192*/          OPC_EmitInteger, MVT::i32, 14, 
/*8195*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8198*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8210*/        /*SwitchType*/ 22,  MVT::v1i64,// ->8234
/*8212*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8214*/          OPC_EmitConvertToTarget, 2,
/*8216*/          OPC_EmitInteger, MVT::i32, 14, 
/*8219*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8222*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8234*/        /*SwitchType*/ 22,  MVT::v16i8,// ->8258
/*8236*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8238*/          OPC_EmitConvertToTarget, 2,
/*8240*/          OPC_EmitInteger, MVT::i32, 14, 
/*8243*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8246*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8258*/        /*SwitchType*/ 22,  MVT::v8i16,// ->8282
/*8260*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8262*/          OPC_EmitConvertToTarget, 2,
/*8264*/          OPC_EmitInteger, MVT::i32, 14, 
/*8267*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8270*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8282*/        /*SwitchType*/ 22,  MVT::v4i32,// ->8306
/*8284*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8286*/          OPC_EmitConvertToTarget, 2,
/*8288*/          OPC_EmitInteger, MVT::i32, 14, 
/*8291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8306*/        /*SwitchType*/ 22,  MVT::v2i64,// ->8330
/*8308*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8310*/          OPC_EmitConvertToTarget, 2,
/*8312*/          OPC_EmitInteger, MVT::i32, 14, 
/*8315*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8318*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8330*/        0, // EndSwitchType
/*8331*/      /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->8538
/*8335*/        OPC_RecordChild0, // #1 = $Vm
/*8336*/        OPC_RecordChild1, // #2 = $SIMM
/*8337*/        OPC_MoveChild, 1,
/*8339*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8342*/        OPC_MoveParent,
/*8343*/        OPC_MoveParent,
/*8344*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8369
/*8347*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8349*/          OPC_EmitConvertToTarget, 2,
/*8351*/          OPC_EmitInteger, MVT::i32, 14, 
/*8354*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8357*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8369*/        /*SwitchType*/ 22,  MVT::v4i16,// ->8393
/*8371*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8373*/          OPC_EmitConvertToTarget, 2,
/*8375*/          OPC_EmitInteger, MVT::i32, 14, 
/*8378*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8381*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8393*/        /*SwitchType*/ 22,  MVT::v2i32,// ->8417
/*8395*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8397*/          OPC_EmitConvertToTarget, 2,
/*8399*/          OPC_EmitInteger, MVT::i32, 14, 
/*8402*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8405*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8417*/        /*SwitchType*/ 22,  MVT::v1i64,// ->8441
/*8419*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8421*/          OPC_EmitConvertToTarget, 2,
/*8423*/          OPC_EmitInteger, MVT::i32, 14, 
/*8426*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8429*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8441*/        /*SwitchType*/ 22,  MVT::v16i8,// ->8465
/*8443*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8445*/          OPC_EmitConvertToTarget, 2,
/*8447*/          OPC_EmitInteger, MVT::i32, 14, 
/*8450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8465*/        /*SwitchType*/ 22,  MVT::v8i16,// ->8489
/*8467*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8469*/          OPC_EmitConvertToTarget, 2,
/*8471*/          OPC_EmitInteger, MVT::i32, 14, 
/*8474*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8477*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8489*/        /*SwitchType*/ 22,  MVT::v4i32,// ->8513
/*8491*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8493*/          OPC_EmitConvertToTarget, 2,
/*8495*/          OPC_EmitInteger, MVT::i32, 14, 
/*8498*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8501*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8513*/        /*SwitchType*/ 22,  MVT::v2i64,// ->8537
/*8515*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8517*/          OPC_EmitConvertToTarget, 2,
/*8519*/          OPC_EmitInteger, MVT::i32, 14, 
/*8522*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8525*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8537*/        0, // EndSwitchType
/*8538*/      /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8745
/*8542*/        OPC_RecordChild0, // #1 = $Vm
/*8543*/        OPC_RecordChild1, // #2 = $SIMM
/*8544*/        OPC_MoveChild, 1,
/*8546*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8549*/        OPC_MoveParent,
/*8550*/        OPC_MoveParent,
/*8551*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8576
/*8554*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8556*/          OPC_EmitConvertToTarget, 2,
/*8558*/          OPC_EmitInteger, MVT::i32, 14, 
/*8561*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8564*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8576*/        /*SwitchType*/ 22,  MVT::v4i16,// ->8600
/*8578*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8580*/          OPC_EmitConvertToTarget, 2,
/*8582*/          OPC_EmitInteger, MVT::i32, 14, 
/*8585*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8588*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8600*/        /*SwitchType*/ 22,  MVT::v2i32,// ->8624
/*8602*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8604*/          OPC_EmitConvertToTarget, 2,
/*8606*/          OPC_EmitInteger, MVT::i32, 14, 
/*8609*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8612*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8624*/        /*SwitchType*/ 22,  MVT::v1i64,// ->8648
/*8626*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8628*/          OPC_EmitConvertToTarget, 2,
/*8630*/          OPC_EmitInteger, MVT::i32, 14, 
/*8633*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8636*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8648*/        /*SwitchType*/ 22,  MVT::v16i8,// ->8672
/*8650*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8652*/          OPC_EmitConvertToTarget, 2,
/*8654*/          OPC_EmitInteger, MVT::i32, 14, 
/*8657*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8660*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8672*/        /*SwitchType*/ 22,  MVT::v8i16,// ->8696
/*8674*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8676*/          OPC_EmitConvertToTarget, 2,
/*8678*/          OPC_EmitInteger, MVT::i32, 14, 
/*8681*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8684*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8696*/        /*SwitchType*/ 22,  MVT::v4i32,// ->8720
/*8698*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8700*/          OPC_EmitConvertToTarget, 2,
/*8702*/          OPC_EmitInteger, MVT::i32, 14, 
/*8705*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8708*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8720*/        /*SwitchType*/ 22,  MVT::v2i64,// ->8744
/*8722*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8724*/          OPC_EmitConvertToTarget, 2,
/*8726*/          OPC_EmitInteger, MVT::i32, 14, 
/*8729*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8732*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8744*/        0, // EndSwitchType
/*8745*/      /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->8952
/*8749*/        OPC_RecordChild0, // #1 = $Vm
/*8750*/        OPC_RecordChild1, // #2 = $SIMM
/*8751*/        OPC_MoveChild, 1,
/*8753*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8756*/        OPC_MoveParent,
/*8757*/        OPC_MoveParent,
/*8758*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8783
/*8761*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8763*/          OPC_EmitConvertToTarget, 2,
/*8765*/          OPC_EmitInteger, MVT::i32, 14, 
/*8768*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8771*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8783*/        /*SwitchType*/ 22,  MVT::v4i16,// ->8807
/*8785*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8787*/          OPC_EmitConvertToTarget, 2,
/*8789*/          OPC_EmitInteger, MVT::i32, 14, 
/*8792*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8795*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8807*/        /*SwitchType*/ 22,  MVT::v2i32,// ->8831
/*8809*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8811*/          OPC_EmitConvertToTarget, 2,
/*8813*/          OPC_EmitInteger, MVT::i32, 14, 
/*8816*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8819*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8831*/        /*SwitchType*/ 22,  MVT::v1i64,// ->8855
/*8833*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8835*/          OPC_EmitConvertToTarget, 2,
/*8837*/          OPC_EmitInteger, MVT::i32, 14, 
/*8840*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8843*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8855*/        /*SwitchType*/ 22,  MVT::v16i8,// ->8879
/*8857*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8859*/          OPC_EmitConvertToTarget, 2,
/*8861*/          OPC_EmitInteger, MVT::i32, 14, 
/*8864*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8867*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8879*/        /*SwitchType*/ 22,  MVT::v8i16,// ->8903
/*8881*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8883*/          OPC_EmitConvertToTarget, 2,
/*8885*/          OPC_EmitInteger, MVT::i32, 14, 
/*8888*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8891*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8903*/        /*SwitchType*/ 22,  MVT::v4i32,// ->8927
/*8905*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8907*/          OPC_EmitConvertToTarget, 2,
/*8909*/          OPC_EmitInteger, MVT::i32, 14, 
/*8912*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8915*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8927*/        /*SwitchType*/ 22,  MVT::v2i64,// ->8951
/*8929*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8931*/          OPC_EmitConvertToTarget, 2,
/*8933*/          OPC_EmitInteger, MVT::i32, 14, 
/*8936*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8939*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8951*/        0, // EndSwitchType
/*8952*/      0, // EndSwitchOpcode
/*8953*/    /*Scope*/ 68|128,6/*836*/, /*->9791*/
/*8955*/      OPC_MoveChild, 0,
/*8957*/      OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->9166
/*8962*/        OPC_RecordChild0, // #0 = $Vm
/*8963*/        OPC_RecordChild1, // #1 = $SIMM
/*8964*/        OPC_MoveChild, 1,
/*8966*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8969*/        OPC_MoveParent,
/*8970*/        OPC_MoveParent,
/*8971*/        OPC_RecordChild1, // #2 = $src1
/*8972*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8997
/*8975*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8977*/          OPC_EmitConvertToTarget, 1,
/*8979*/          OPC_EmitInteger, MVT::i32, 14, 
/*8982*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8985*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8997*/        /*SwitchType*/ 22,  MVT::v4i16,// ->9021
/*8999*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9001*/          OPC_EmitConvertToTarget, 1,
/*9003*/          OPC_EmitInteger, MVT::i32, 14, 
/*9006*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9009*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*9021*/        /*SwitchType*/ 22,  MVT::v2i32,// ->9045
/*9023*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9025*/          OPC_EmitConvertToTarget, 1,
/*9027*/          OPC_EmitInteger, MVT::i32, 14, 
/*9030*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9033*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*9045*/        /*SwitchType*/ 22,  MVT::v1i64,// ->9069
/*9047*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9049*/          OPC_EmitConvertToTarget, 1,
/*9051*/          OPC_EmitInteger, MVT::i32, 14, 
/*9054*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9057*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9069*/        /*SwitchType*/ 22,  MVT::v16i8,// ->9093
/*9071*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9073*/          OPC_EmitConvertToTarget, 1,
/*9075*/          OPC_EmitInteger, MVT::i32, 14, 
/*9078*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9081*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9093*/        /*SwitchType*/ 22,  MVT::v8i16,// ->9117
/*9095*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9097*/          OPC_EmitConvertToTarget, 1,
/*9099*/          OPC_EmitInteger, MVT::i32, 14, 
/*9102*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9105*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9117*/        /*SwitchType*/ 22,  MVT::v4i32,// ->9141
/*9119*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9121*/          OPC_EmitConvertToTarget, 1,
/*9123*/          OPC_EmitInteger, MVT::i32, 14, 
/*9126*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9129*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9141*/        /*SwitchType*/ 22,  MVT::v2i64,// ->9165
/*9143*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9145*/          OPC_EmitConvertToTarget, 1,
/*9147*/          OPC_EmitInteger, MVT::i32, 14, 
/*9150*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9153*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9165*/        0, // EndSwitchType
/*9166*/      /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->9374
/*9170*/        OPC_RecordChild0, // #0 = $Vm
/*9171*/        OPC_RecordChild1, // #1 = $SIMM
/*9172*/        OPC_MoveChild, 1,
/*9174*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9177*/        OPC_MoveParent,
/*9178*/        OPC_MoveParent,
/*9179*/        OPC_RecordChild1, // #2 = $src1
/*9180*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9205
/*9183*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9185*/          OPC_EmitConvertToTarget, 1,
/*9187*/          OPC_EmitInteger, MVT::i32, 14, 
/*9190*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9193*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*9205*/        /*SwitchType*/ 22,  MVT::v4i16,// ->9229
/*9207*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9209*/          OPC_EmitConvertToTarget, 1,
/*9211*/          OPC_EmitInteger, MVT::i32, 14, 
/*9214*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9217*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*9229*/        /*SwitchType*/ 22,  MVT::v2i32,// ->9253
/*9231*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9233*/          OPC_EmitConvertToTarget, 1,
/*9235*/          OPC_EmitInteger, MVT::i32, 14, 
/*9238*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9241*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*9253*/        /*SwitchType*/ 22,  MVT::v1i64,// ->9277
/*9255*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9257*/          OPC_EmitConvertToTarget, 1,
/*9259*/          OPC_EmitInteger, MVT::i32, 14, 
/*9262*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9265*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9277*/        /*SwitchType*/ 22,  MVT::v16i8,// ->9301
/*9279*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9281*/          OPC_EmitConvertToTarget, 1,
/*9283*/          OPC_EmitInteger, MVT::i32, 14, 
/*9286*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9289*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9301*/        /*SwitchType*/ 22,  MVT::v8i16,// ->9325
/*9303*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9305*/          OPC_EmitConvertToTarget, 1,
/*9307*/          OPC_EmitInteger, MVT::i32, 14, 
/*9310*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9313*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9325*/        /*SwitchType*/ 22,  MVT::v4i32,// ->9349
/*9327*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9329*/          OPC_EmitConvertToTarget, 1,
/*9331*/          OPC_EmitInteger, MVT::i32, 14, 
/*9334*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9337*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9349*/        /*SwitchType*/ 22,  MVT::v2i64,// ->9373
/*9351*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9353*/          OPC_EmitConvertToTarget, 1,
/*9355*/          OPC_EmitInteger, MVT::i32, 14, 
/*9358*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9361*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9373*/        0, // EndSwitchType
/*9374*/      /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->9582
/*9378*/        OPC_RecordChild0, // #0 = $Vm
/*9379*/        OPC_RecordChild1, // #1 = $SIMM
/*9380*/        OPC_MoveChild, 1,
/*9382*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9385*/        OPC_MoveParent,
/*9386*/        OPC_MoveParent,
/*9387*/        OPC_RecordChild1, // #2 = $src1
/*9388*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9413
/*9391*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9393*/          OPC_EmitConvertToTarget, 1,
/*9395*/          OPC_EmitInteger, MVT::i32, 14, 
/*9398*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9401*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*9413*/        /*SwitchType*/ 22,  MVT::v4i16,// ->9437
/*9415*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9417*/          OPC_EmitConvertToTarget, 1,
/*9419*/          OPC_EmitInteger, MVT::i32, 14, 
/*9422*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9425*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*9437*/        /*SwitchType*/ 22,  MVT::v2i32,// ->9461
/*9439*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9441*/          OPC_EmitConvertToTarget, 1,
/*9443*/          OPC_EmitInteger, MVT::i32, 14, 
/*9446*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9449*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*9461*/        /*SwitchType*/ 22,  MVT::v1i64,// ->9485
/*9463*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9465*/          OPC_EmitConvertToTarget, 1,
/*9467*/          OPC_EmitInteger, MVT::i32, 14, 
/*9470*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9473*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9485*/        /*SwitchType*/ 22,  MVT::v16i8,// ->9509
/*9487*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9489*/          OPC_EmitConvertToTarget, 1,
/*9491*/          OPC_EmitInteger, MVT::i32, 14, 
/*9494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9509*/        /*SwitchType*/ 22,  MVT::v8i16,// ->9533
/*9511*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9513*/          OPC_EmitConvertToTarget, 1,
/*9515*/          OPC_EmitInteger, MVT::i32, 14, 
/*9518*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9521*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9533*/        /*SwitchType*/ 22,  MVT::v4i32,// ->9557
/*9535*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9537*/          OPC_EmitConvertToTarget, 1,
/*9539*/          OPC_EmitInteger, MVT::i32, 14, 
/*9542*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9545*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9557*/        /*SwitchType*/ 22,  MVT::v2i64,// ->9581
/*9559*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9561*/          OPC_EmitConvertToTarget, 1,
/*9563*/          OPC_EmitInteger, MVT::i32, 14, 
/*9566*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9569*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9581*/        0, // EndSwitchType
/*9582*/      /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->9790
/*9586*/        OPC_RecordChild0, // #0 = $Vm
/*9587*/        OPC_RecordChild1, // #1 = $SIMM
/*9588*/        OPC_MoveChild, 1,
/*9590*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9593*/        OPC_MoveParent,
/*9594*/        OPC_MoveParent,
/*9595*/        OPC_RecordChild1, // #2 = $src1
/*9596*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9621
/*9599*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9601*/          OPC_EmitConvertToTarget, 1,
/*9603*/          OPC_EmitInteger, MVT::i32, 14, 
/*9606*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9609*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*9621*/        /*SwitchType*/ 22,  MVT::v4i16,// ->9645
/*9623*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9625*/          OPC_EmitConvertToTarget, 1,
/*9627*/          OPC_EmitInteger, MVT::i32, 14, 
/*9630*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9633*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*9645*/        /*SwitchType*/ 22,  MVT::v2i32,// ->9669
/*9647*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9649*/          OPC_EmitConvertToTarget, 1,
/*9651*/          OPC_EmitInteger, MVT::i32, 14, 
/*9654*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9657*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*9669*/        /*SwitchType*/ 22,  MVT::v1i64,// ->9693
/*9671*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9673*/          OPC_EmitConvertToTarget, 1,
/*9675*/          OPC_EmitInteger, MVT::i32, 14, 
/*9678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9681*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9693*/        /*SwitchType*/ 22,  MVT::v16i8,// ->9717
/*9695*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9697*/          OPC_EmitConvertToTarget, 1,
/*9699*/          OPC_EmitInteger, MVT::i32, 14, 
/*9702*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9705*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9717*/        /*SwitchType*/ 22,  MVT::v8i16,// ->9741
/*9719*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9721*/          OPC_EmitConvertToTarget, 1,
/*9723*/          OPC_EmitInteger, MVT::i32, 14, 
/*9726*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9729*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9741*/        /*SwitchType*/ 22,  MVT::v4i32,// ->9765
/*9743*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9745*/          OPC_EmitConvertToTarget, 1,
/*9747*/          OPC_EmitInteger, MVT::i32, 14, 
/*9750*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9753*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9765*/        /*SwitchType*/ 22,  MVT::v2i64,// ->9789
/*9767*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9769*/          OPC_EmitConvertToTarget, 1,
/*9771*/          OPC_EmitInteger, MVT::i32, 14, 
/*9774*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9777*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9789*/        0, // EndSwitchType
/*9790*/      0, // EndSwitchOpcode
/*9791*/    /*Scope*/ 98|128,3/*482*/, /*->10275*/
/*9793*/      OPC_RecordChild0, // #0 = $Vn
/*9794*/      OPC_MoveChild, 1,
/*9796*/      OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->9878
/*9800*/        OPC_RecordChild0, // #1 = $Vm
/*9801*/        OPC_Scope, 24, /*->9827*/ // 3 children in Scope
/*9803*/          OPC_CheckChild0Type, MVT::v8i8,
/*9805*/          OPC_MoveParent,
/*9806*/          OPC_CheckType, MVT::v8i16,
/*9808*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9810*/          OPC_EmitInteger, MVT::i32, 14, 
/*9813*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9816*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9827*/        /*Scope*/ 24, /*->9852*/
/*9828*/          OPC_CheckChild0Type, MVT::v4i16,
/*9830*/          OPC_MoveParent,
/*9831*/          OPC_CheckType, MVT::v4i32,
/*9833*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9835*/          OPC_EmitInteger, MVT::i32, 14, 
/*9838*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9841*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9852*/        /*Scope*/ 24, /*->9877*/
/*9853*/          OPC_CheckChild0Type, MVT::v2i32,
/*9855*/          OPC_MoveParent,
/*9856*/          OPC_CheckType, MVT::v2i64,
/*9858*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9860*/          OPC_EmitInteger, MVT::i32, 14, 
/*9863*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9866*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9877*/        0, /*End of Scope*/
/*9878*/      /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->9959
/*9881*/        OPC_RecordChild0, // #1 = $Vm
/*9882*/        OPC_Scope, 24, /*->9908*/ // 3 children in Scope
/*9884*/          OPC_CheckChild0Type, MVT::v8i8,
/*9886*/          OPC_MoveParent,
/*9887*/          OPC_CheckType, MVT::v8i16,
/*9889*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9891*/          OPC_EmitInteger, MVT::i32, 14, 
/*9894*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9897*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9908*/        /*Scope*/ 24, /*->9933*/
/*9909*/          OPC_CheckChild0Type, MVT::v4i16,
/*9911*/          OPC_MoveParent,
/*9912*/          OPC_CheckType, MVT::v4i32,
/*9914*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9916*/          OPC_EmitInteger, MVT::i32, 14, 
/*9919*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9922*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9933*/        /*Scope*/ 24, /*->9958*/
/*9934*/          OPC_CheckChild0Type, MVT::v2i32,
/*9936*/          OPC_MoveParent,
/*9937*/          OPC_CheckType, MVT::v2i64,
/*9939*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9941*/          OPC_EmitInteger, MVT::i32, 14, 
/*9944*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9947*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9958*/        0, /*End of Scope*/
/*9959*/      /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->10100
/*9963*/        OPC_RecordChild0, // #1 = $Vn
/*9964*/        OPC_RecordChild1, // #2 = $Vm
/*9965*/        OPC_MoveParent,
/*9966*/        OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->9989
/*9969*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9971*/          OPC_EmitInteger, MVT::i32, 14, 
/*9974*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9977*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9989*/        /*SwitchType*/ 20,  MVT::v4i16,// ->10011
/*9991*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9993*/          OPC_EmitInteger, MVT::i32, 14, 
/*9996*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9999*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10011*/       /*SwitchType*/ 20,  MVT::v2i32,// ->10033
/*10013*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10015*/         OPC_EmitInteger, MVT::i32, 14, 
/*10018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10033*/       /*SwitchType*/ 20,  MVT::v16i8,// ->10055
/*10035*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10037*/         OPC_EmitInteger, MVT::i32, 14, 
/*10040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*10055*/       /*SwitchType*/ 20,  MVT::v8i16,// ->10077
/*10057*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10059*/         OPC_EmitInteger, MVT::i32, 14, 
/*10062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*10077*/       /*SwitchType*/ 20,  MVT::v4i32,// ->10099
/*10079*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10081*/         OPC_EmitInteger, MVT::i32, 14, 
/*10084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10087*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10099*/       0, // EndSwitchType
/*10100*/     /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->10187
/*10103*/       OPC_RecordChild0, // #1 = $Vn
/*10104*/       OPC_Scope, 26, /*->10132*/ // 3 children in Scope
/*10106*/         OPC_CheckChild0Type, MVT::v8i8,
/*10108*/         OPC_RecordChild1, // #2 = $Vm
/*10109*/         OPC_MoveParent,
/*10110*/         OPC_CheckType, MVT::v8i16,
/*10112*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10114*/         OPC_EmitInteger, MVT::i32, 14, 
/*10117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10120*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10132*/       /*Scope*/ 26, /*->10159*/
/*10133*/         OPC_CheckChild0Type, MVT::v4i16,
/*10135*/         OPC_RecordChild1, // #2 = $Vm
/*10136*/         OPC_MoveParent,
/*10137*/         OPC_CheckType, MVT::v4i32,
/*10139*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10141*/         OPC_EmitInteger, MVT::i32, 14, 
/*10144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10159*/       /*Scope*/ 26, /*->10186*/
/*10160*/         OPC_CheckChild0Type, MVT::v2i32,
/*10162*/         OPC_RecordChild1, // #2 = $Vm
/*10163*/         OPC_MoveParent,
/*10164*/         OPC_CheckType, MVT::v2i64,
/*10166*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10168*/         OPC_EmitInteger, MVT::i32, 14, 
/*10171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10186*/       0, /*End of Scope*/
/*10187*/     /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->10274
/*10190*/       OPC_RecordChild0, // #1 = $Vn
/*10191*/       OPC_Scope, 26, /*->10219*/ // 3 children in Scope
/*10193*/         OPC_CheckChild0Type, MVT::v8i8,
/*10195*/         OPC_RecordChild1, // #2 = $Vm
/*10196*/         OPC_MoveParent,
/*10197*/         OPC_CheckType, MVT::v8i16,
/*10199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10201*/         OPC_EmitInteger, MVT::i32, 14, 
/*10204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10219*/       /*Scope*/ 26, /*->10246*/
/*10220*/         OPC_CheckChild0Type, MVT::v4i16,
/*10222*/         OPC_RecordChild1, // #2 = $Vm
/*10223*/         OPC_MoveParent,
/*10224*/         OPC_CheckType, MVT::v4i32,
/*10226*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10228*/         OPC_EmitInteger, MVT::i32, 14, 
/*10231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10246*/       /*Scope*/ 26, /*->10273*/
/*10247*/         OPC_CheckChild0Type, MVT::v2i32,
/*10249*/         OPC_RecordChild1, // #2 = $Vm
/*10250*/         OPC_MoveParent,
/*10251*/         OPC_CheckType, MVT::v2i64,
/*10253*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10255*/         OPC_EmitInteger, MVT::i32, 14, 
/*10258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10273*/       0, /*End of Scope*/
/*10274*/     0, // EndSwitchOpcode
/*10275*/   /*Scope*/ 110|128,3/*494*/, /*->10771*/
/*10277*/     OPC_MoveChild, 0,
/*10279*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->10364
/*10283*/       OPC_RecordChild0, // #0 = $Vm
/*10284*/       OPC_Scope, 25, /*->10311*/ // 3 children in Scope
/*10286*/         OPC_CheckChild0Type, MVT::v8i8,
/*10288*/         OPC_MoveParent,
/*10289*/         OPC_RecordChild1, // #1 = $Vn
/*10290*/         OPC_CheckType, MVT::v8i16,
/*10292*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10294*/         OPC_EmitInteger, MVT::i32, 14, 
/*10297*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10300*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10311*/       /*Scope*/ 25, /*->10337*/
/*10312*/         OPC_CheckChild0Type, MVT::v4i16,
/*10314*/         OPC_MoveParent,
/*10315*/         OPC_RecordChild1, // #1 = $Vn
/*10316*/         OPC_CheckType, MVT::v4i32,
/*10318*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10320*/         OPC_EmitInteger, MVT::i32, 14, 
/*10323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10337*/       /*Scope*/ 25, /*->10363*/
/*10338*/         OPC_CheckChild0Type, MVT::v2i32,
/*10340*/         OPC_MoveParent,
/*10341*/         OPC_RecordChild1, // #1 = $Vn
/*10342*/         OPC_CheckType, MVT::v2i64,
/*10344*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10346*/         OPC_EmitInteger, MVT::i32, 14, 
/*10349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10363*/       0, /*End of Scope*/
/*10364*/     /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->10448
/*10367*/       OPC_RecordChild0, // #0 = $Vm
/*10368*/       OPC_Scope, 25, /*->10395*/ // 3 children in Scope
/*10370*/         OPC_CheckChild0Type, MVT::v8i8,
/*10372*/         OPC_MoveParent,
/*10373*/         OPC_RecordChild1, // #1 = $Vn
/*10374*/         OPC_CheckType, MVT::v8i16,
/*10376*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10378*/         OPC_EmitInteger, MVT::i32, 14, 
/*10381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10395*/       /*Scope*/ 25, /*->10421*/
/*10396*/         OPC_CheckChild0Type, MVT::v4i16,
/*10398*/         OPC_MoveParent,
/*10399*/         OPC_RecordChild1, // #1 = $Vn
/*10400*/         OPC_CheckType, MVT::v4i32,
/*10402*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10404*/         OPC_EmitInteger, MVT::i32, 14, 
/*10407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10410*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10421*/       /*Scope*/ 25, /*->10447*/
/*10422*/         OPC_CheckChild0Type, MVT::v2i32,
/*10424*/         OPC_MoveParent,
/*10425*/         OPC_RecordChild1, // #1 = $Vn
/*10426*/         OPC_CheckType, MVT::v2i64,
/*10428*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10430*/         OPC_EmitInteger, MVT::i32, 14, 
/*10433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10447*/       0, /*End of Scope*/
/*10448*/     /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->10590
/*10452*/       OPC_RecordChild0, // #0 = $Vn
/*10453*/       OPC_RecordChild1, // #1 = $Vm
/*10454*/       OPC_MoveParent,
/*10455*/       OPC_RecordChild1, // #2 = $src1
/*10456*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->10479
/*10459*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10461*/         OPC_EmitInteger, MVT::i32, 14, 
/*10464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10479*/       /*SwitchType*/ 20,  MVT::v4i16,// ->10501
/*10481*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10483*/         OPC_EmitInteger, MVT::i32, 14, 
/*10486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10501*/       /*SwitchType*/ 20,  MVT::v2i32,// ->10523
/*10503*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10505*/         OPC_EmitInteger, MVT::i32, 14, 
/*10508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10523*/       /*SwitchType*/ 20,  MVT::v16i8,// ->10545
/*10525*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10527*/         OPC_EmitInteger, MVT::i32, 14, 
/*10530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*10545*/       /*SwitchType*/ 20,  MVT::v8i16,// ->10567
/*10547*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10549*/         OPC_EmitInteger, MVT::i32, 14, 
/*10552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*10567*/       /*SwitchType*/ 20,  MVT::v4i32,// ->10589
/*10569*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10571*/         OPC_EmitInteger, MVT::i32, 14, 
/*10574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10589*/       0, // EndSwitchType
/*10590*/     /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->10680
/*10593*/       OPC_RecordChild0, // #0 = $Vn
/*10594*/       OPC_Scope, 27, /*->10623*/ // 3 children in Scope
/*10596*/         OPC_CheckChild0Type, MVT::v8i8,
/*10598*/         OPC_RecordChild1, // #1 = $Vm
/*10599*/         OPC_MoveParent,
/*10600*/         OPC_RecordChild1, // #2 = $src1
/*10601*/         OPC_CheckType, MVT::v8i16,
/*10603*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10605*/         OPC_EmitInteger, MVT::i32, 14, 
/*10608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10623*/       /*Scope*/ 27, /*->10651*/
/*10624*/         OPC_CheckChild0Type, MVT::v4i16,
/*10626*/         OPC_RecordChild1, // #1 = $Vm
/*10627*/         OPC_MoveParent,
/*10628*/         OPC_RecordChild1, // #2 = $src1
/*10629*/         OPC_CheckType, MVT::v4i32,
/*10631*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10633*/         OPC_EmitInteger, MVT::i32, 14, 
/*10636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10651*/       /*Scope*/ 27, /*->10679*/
/*10652*/         OPC_CheckChild0Type, MVT::v2i32,
/*10654*/         OPC_RecordChild1, // #1 = $Vm
/*10655*/         OPC_MoveParent,
/*10656*/         OPC_RecordChild1, // #2 = $src1
/*10657*/         OPC_CheckType, MVT::v2i64,
/*10659*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10661*/         OPC_EmitInteger, MVT::i32, 14, 
/*10664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10679*/       0, /*End of Scope*/
/*10680*/     /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->10770
/*10683*/       OPC_RecordChild0, // #0 = $Vn
/*10684*/       OPC_Scope, 27, /*->10713*/ // 3 children in Scope
/*10686*/         OPC_CheckChild0Type, MVT::v8i8,
/*10688*/         OPC_RecordChild1, // #1 = $Vm
/*10689*/         OPC_MoveParent,
/*10690*/         OPC_RecordChild1, // #2 = $src1
/*10691*/         OPC_CheckType, MVT::v8i16,
/*10693*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10695*/         OPC_EmitInteger, MVT::i32, 14, 
/*10698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10713*/       /*Scope*/ 27, /*->10741*/
/*10714*/         OPC_CheckChild0Type, MVT::v4i16,
/*10716*/         OPC_RecordChild1, // #1 = $Vm
/*10717*/         OPC_MoveParent,
/*10718*/         OPC_RecordChild1, // #2 = $src1
/*10719*/         OPC_CheckType, MVT::v4i32,
/*10721*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10723*/         OPC_EmitInteger, MVT::i32, 14, 
/*10726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10729*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10741*/       /*Scope*/ 27, /*->10769*/
/*10742*/         OPC_CheckChild0Type, MVT::v2i32,
/*10744*/         OPC_RecordChild1, // #1 = $Vm
/*10745*/         OPC_MoveParent,
/*10746*/         OPC_RecordChild1, // #2 = $src1
/*10747*/         OPC_CheckType, MVT::v2i64,
/*10749*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10751*/         OPC_EmitInteger, MVT::i32, 14, 
/*10754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10769*/       0, /*End of Scope*/
/*10770*/     0, // EndSwitchOpcode
/*10771*/   /*Scope*/ 44|128,1/*172*/, /*->10945*/
/*10773*/     OPC_RecordChild0, // #0 = $Vn
/*10774*/     OPC_RecordChild1, // #1 = $Vm
/*10775*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->10797
/*10778*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10780*/       OPC_EmitInteger, MVT::i32, 14, 
/*10783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10786*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10797*/     /*SwitchType*/ 19,  MVT::v4i16,// ->10818
/*10799*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10801*/       OPC_EmitInteger, MVT::i32, 14, 
/*10804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10818*/     /*SwitchType*/ 19,  MVT::v2i32,// ->10839
/*10820*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10822*/       OPC_EmitInteger, MVT::i32, 14, 
/*10825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10839*/     /*SwitchType*/ 19,  MVT::v16i8,// ->10860
/*10841*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10843*/       OPC_EmitInteger, MVT::i32, 14, 
/*10846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*10860*/     /*SwitchType*/ 19,  MVT::v8i16,// ->10881
/*10862*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10864*/       OPC_EmitInteger, MVT::i32, 14, 
/*10867*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10870*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*10881*/     /*SwitchType*/ 19,  MVT::v4i32,// ->10902
/*10883*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10885*/       OPC_EmitInteger, MVT::i32, 14, 
/*10888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10902*/     /*SwitchType*/ 19,  MVT::v1i64,// ->10923
/*10904*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10906*/       OPC_EmitInteger, MVT::i32, 14, 
/*10909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10912*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*10923*/     /*SwitchType*/ 19,  MVT::v2i64,// ->10944
/*10925*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10927*/       OPC_EmitInteger, MVT::i32, 14, 
/*10930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*10944*/     0, // EndSwitchType
/*10945*/   0, /*End of Scope*/
/*10946*/ /*SwitchOpcode*/ 29|128,47/*6045*/,  TARGET_VAL(ISD::OR),// ->16995
/*10950*/   OPC_Scope, 42|128,6/*810*/, /*->11763*/ // 17 children in Scope
/*10953*/     OPC_MoveChild, 0,
/*10955*/     OPC_Scope, 88, /*->11045*/ // 9 children in Scope
/*10957*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10960*/       OPC_MoveChild, 0,
/*10962*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10965*/       OPC_RecordChild0, // #0 = $Rm
/*10966*/       OPC_MoveChild, 1,
/*10968*/       OPC_CheckInteger, 24, 
/*10970*/       OPC_CheckType, MVT::i32,
/*10972*/       OPC_MoveParent,
/*10973*/       OPC_MoveParent,
/*10974*/       OPC_MoveChild, 1,
/*10976*/       OPC_CheckInteger, 16, 
/*10978*/       OPC_CheckType, MVT::i32,
/*10980*/       OPC_MoveParent,
/*10981*/       OPC_MoveParent,
/*10982*/       OPC_MoveChild, 1,
/*10984*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10987*/       OPC_MoveChild, 0,
/*10989*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10992*/       OPC_CheckChild0Same, 0,
/*10994*/       OPC_MoveChild, 1,
/*10996*/       OPC_CheckInteger, 8, 
/*10998*/       OPC_CheckType, MVT::i32,
/*11000*/       OPC_MoveParent,
/*11001*/       OPC_MoveParent,
/*11002*/       OPC_MoveParent,
/*11003*/       OPC_CheckType, MVT::i32,
/*11005*/       OPC_Scope, 18, /*->11025*/ // 2 children in Scope
/*11007*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11009*/         OPC_EmitInteger, MVT::i32, 14, 
/*11012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11025*/       /*Scope*/ 18, /*->11044*/
/*11026*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11028*/         OPC_EmitInteger, MVT::i32, 14, 
/*11031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11044*/       0, /*End of Scope*/
/*11045*/     /*Scope*/ 88, /*->11134*/
/*11046*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11049*/       OPC_MoveChild, 0,
/*11051*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11054*/       OPC_RecordChild0, // #0 = $Rm
/*11055*/       OPC_MoveChild, 1,
/*11057*/       OPC_CheckInteger, 8, 
/*11059*/       OPC_CheckType, MVT::i32,
/*11061*/       OPC_MoveParent,
/*11062*/       OPC_MoveParent,
/*11063*/       OPC_MoveParent,
/*11064*/       OPC_MoveChild, 1,
/*11066*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11069*/       OPC_MoveChild, 0,
/*11071*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11074*/       OPC_CheckChild0Same, 0,
/*11076*/       OPC_MoveChild, 1,
/*11078*/       OPC_CheckInteger, 24, 
/*11080*/       OPC_CheckType, MVT::i32,
/*11082*/       OPC_MoveParent,
/*11083*/       OPC_MoveParent,
/*11084*/       OPC_MoveChild, 1,
/*11086*/       OPC_CheckInteger, 16, 
/*11088*/       OPC_CheckType, MVT::i32,
/*11090*/       OPC_MoveParent,
/*11091*/       OPC_MoveParent,
/*11092*/       OPC_CheckType, MVT::i32,
/*11094*/       OPC_Scope, 18, /*->11114*/ // 2 children in Scope
/*11096*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11098*/         OPC_EmitInteger, MVT::i32, 14, 
/*11101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11104*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11114*/       /*Scope*/ 18, /*->11133*/
/*11115*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11117*/         OPC_EmitInteger, MVT::i32, 14, 
/*11120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11133*/       0, /*End of Scope*/
/*11134*/     /*Scope*/ 57, /*->11192*/
/*11135*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11139*/       OPC_RecordChild0, // #0 = $Rn
/*11140*/       OPC_MoveParent,
/*11141*/       OPC_MoveChild, 1,
/*11143*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11149*/       OPC_MoveChild, 0,
/*11151*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11154*/       OPC_RecordChild0, // #1 = $Rm
/*11155*/       OPC_RecordChild1, // #2 = $sh
/*11156*/       OPC_MoveChild, 1,
/*11158*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11161*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11163*/       OPC_CheckType, MVT::i32,
/*11165*/       OPC_MoveParent,
/*11166*/       OPC_MoveParent,
/*11167*/       OPC_MoveParent,
/*11168*/       OPC_CheckType, MVT::i32,
/*11170*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11172*/       OPC_EmitConvertToTarget, 2,
/*11174*/       OPC_EmitInteger, MVT::i32, 14, 
/*11177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11180*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11192*/     /*Scope*/ 100, /*->11293*/
/*11193*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11199*/       OPC_RecordChild0, // #0 = $Rn
/*11200*/       OPC_MoveParent,
/*11201*/       OPC_MoveChild, 1,
/*11203*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11207*/       OPC_MoveChild, 0,
/*11209*/       OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11251
/*11213*/         OPC_RecordChild0, // #1 = $Rm
/*11214*/         OPC_RecordChild1, // #2 = $sh
/*11215*/         OPC_MoveChild, 1,
/*11217*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11220*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11222*/         OPC_CheckType, MVT::i32,
/*11224*/         OPC_MoveParent,
/*11225*/         OPC_MoveParent,
/*11226*/         OPC_MoveParent,
/*11227*/         OPC_CheckType, MVT::i32,
/*11229*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11231*/         OPC_EmitConvertToTarget, 2,
/*11233*/         OPC_EmitInteger, MVT::i32, 14, 
/*11236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11251*/       /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11292
/*11254*/         OPC_RecordChild0, // #1 = $src2
/*11255*/         OPC_RecordChild1, // #2 = $sh
/*11256*/         OPC_MoveChild, 1,
/*11258*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11261*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11263*/         OPC_CheckType, MVT::i32,
/*11265*/         OPC_MoveParent,
/*11266*/         OPC_MoveParent,
/*11267*/         OPC_MoveParent,
/*11268*/         OPC_CheckType, MVT::i32,
/*11270*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11272*/         OPC_EmitConvertToTarget, 2,
/*11274*/         OPC_EmitInteger, MVT::i32, 14, 
/*11277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11292*/       0, // EndSwitchOpcode
/*11293*/     /*Scope*/ 57, /*->11351*/
/*11294*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11298*/       OPC_RecordChild0, // #0 = $Rn
/*11299*/       OPC_MoveParent,
/*11300*/       OPC_MoveChild, 1,
/*11302*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11308*/       OPC_MoveChild, 0,
/*11310*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11313*/       OPC_RecordChild0, // #1 = $Rm
/*11314*/       OPC_RecordChild1, // #2 = $sh
/*11315*/       OPC_MoveChild, 1,
/*11317*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11320*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11322*/       OPC_CheckType, MVT::i32,
/*11324*/       OPC_MoveParent,
/*11325*/       OPC_MoveParent,
/*11326*/       OPC_MoveParent,
/*11327*/       OPC_CheckType, MVT::i32,
/*11329*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11331*/       OPC_EmitConvertToTarget, 2,
/*11333*/       OPC_EmitInteger, MVT::i32, 14, 
/*11336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11351*/     /*Scope*/ 27|128,1/*155*/, /*->11508*/
/*11353*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11359*/       OPC_Scope, 94, /*->11455*/ // 2 children in Scope
/*11361*/         OPC_RecordChild0, // #0 = $Rn
/*11362*/         OPC_MoveParent,
/*11363*/         OPC_MoveChild, 1,
/*11365*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11369*/         OPC_MoveChild, 0,
/*11371*/         OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11413
/*11375*/           OPC_RecordChild0, // #1 = $Rm
/*11376*/           OPC_RecordChild1, // #2 = $sh
/*11377*/           OPC_MoveChild, 1,
/*11379*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11382*/           OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11384*/           OPC_CheckType, MVT::i32,
/*11386*/           OPC_MoveParent,
/*11387*/           OPC_MoveParent,
/*11388*/           OPC_MoveParent,
/*11389*/           OPC_CheckType, MVT::i32,
/*11391*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11393*/           OPC_EmitConvertToTarget, 2,
/*11395*/           OPC_EmitInteger, MVT::i32, 14, 
/*11398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11401*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11413*/         /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11454
/*11416*/           OPC_RecordChild0, // #1 = $src2
/*11417*/           OPC_RecordChild1, // #2 = $sh
/*11418*/           OPC_MoveChild, 1,
/*11420*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11423*/           OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11425*/           OPC_CheckType, MVT::i32,
/*11427*/           OPC_MoveParent,
/*11428*/           OPC_MoveParent,
/*11429*/           OPC_MoveParent,
/*11430*/           OPC_CheckType, MVT::i32,
/*11432*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11434*/           OPC_EmitConvertToTarget, 2,
/*11436*/           OPC_EmitInteger, MVT::i32, 14, 
/*11439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11442*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11454*/         0, // EndSwitchOpcode
/*11455*/       /*Scope*/ 51, /*->11507*/
/*11456*/         OPC_MoveChild, 0,
/*11458*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11461*/         OPC_RecordChild0, // #0 = $Rm
/*11462*/         OPC_RecordChild1, // #1 = $sh
/*11463*/         OPC_MoveChild, 1,
/*11465*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11468*/         OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11470*/         OPC_CheckType, MVT::i32,
/*11472*/         OPC_MoveParent,
/*11473*/         OPC_MoveParent,
/*11474*/         OPC_MoveParent,
/*11475*/         OPC_MoveChild, 1,
/*11477*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11481*/         OPC_RecordChild0, // #2 = $Rn
/*11482*/         OPC_MoveParent,
/*11483*/         OPC_CheckType, MVT::i32,
/*11485*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11487*/         OPC_EmitConvertToTarget, 1,
/*11489*/         OPC_EmitInteger, MVT::i32, 14, 
/*11492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11507*/       0, /*End of Scope*/
/*11508*/     /*Scope*/ 57, /*->11566*/
/*11509*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11513*/       OPC_MoveChild, 0,
/*11515*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11518*/       OPC_RecordChild0, // #0 = $Rm
/*11519*/       OPC_RecordChild1, // #1 = $sh
/*11520*/       OPC_MoveChild, 1,
/*11522*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11525*/       OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11527*/       OPC_CheckType, MVT::i32,
/*11529*/       OPC_MoveParent,
/*11530*/       OPC_MoveParent,
/*11531*/       OPC_MoveParent,
/*11532*/       OPC_MoveChild, 1,
/*11534*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11540*/       OPC_RecordChild0, // #2 = $Rn
/*11541*/       OPC_MoveParent,
/*11542*/       OPC_CheckType, MVT::i32,
/*11544*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11546*/       OPC_EmitConvertToTarget, 1,
/*11548*/       OPC_EmitInteger, MVT::i32, 14, 
/*11551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11554*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11566*/     /*Scope*/ 57, /*->11624*/
/*11567*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11573*/       OPC_MoveChild, 0,
/*11575*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11578*/       OPC_RecordChild0, // #0 = $Rm
/*11579*/       OPC_RecordChild1, // #1 = $sh
/*11580*/       OPC_MoveChild, 1,
/*11582*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11585*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11587*/       OPC_CheckType, MVT::i32,
/*11589*/       OPC_MoveParent,
/*11590*/       OPC_MoveParent,
/*11591*/       OPC_MoveParent,
/*11592*/       OPC_MoveChild, 1,
/*11594*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11598*/       OPC_RecordChild0, // #2 = $Rn
/*11599*/       OPC_MoveParent,
/*11600*/       OPC_CheckType, MVT::i32,
/*11602*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11604*/       OPC_EmitConvertToTarget, 1,
/*11606*/       OPC_EmitInteger, MVT::i32, 14, 
/*11609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11624*/     /*Scope*/ 8|128,1/*136*/, /*->11762*/
/*11626*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11630*/       OPC_MoveChild, 0,
/*11632*/       OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::SRA),// ->11684
/*11636*/         OPC_RecordChild0, // #0 = $Rm
/*11637*/         OPC_RecordChild1, // #1 = $sh
/*11638*/         OPC_MoveChild, 1,
/*11640*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11643*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11645*/         OPC_CheckType, MVT::i32,
/*11647*/         OPC_MoveParent,
/*11648*/         OPC_MoveParent,
/*11649*/         OPC_MoveParent,
/*11650*/         OPC_MoveChild, 1,
/*11652*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11658*/         OPC_RecordChild0, // #2 = $Rn
/*11659*/         OPC_MoveParent,
/*11660*/         OPC_CheckType, MVT::i32,
/*11662*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11664*/         OPC_EmitConvertToTarget, 1,
/*11666*/         OPC_EmitInteger, MVT::i32, 14, 
/*11669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11684*/       /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::SRL),// ->11761
/*11687*/         OPC_RecordChild0, // #0 = $src2
/*11688*/         OPC_RecordChild1, // #1 = $sh
/*11689*/         OPC_MoveChild, 1,
/*11691*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11694*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11696*/         OPC_CheckType, MVT::i32,
/*11698*/         OPC_MoveParent,
/*11699*/         OPC_MoveParent,
/*11700*/         OPC_MoveParent,
/*11701*/         OPC_MoveChild, 1,
/*11703*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11709*/         OPC_RecordChild0, // #2 = $src1
/*11710*/         OPC_MoveParent,
/*11711*/         OPC_CheckType, MVT::i32,
/*11713*/         OPC_Scope, 22, /*->11737*/ // 2 children in Scope
/*11715*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11717*/           OPC_EmitConvertToTarget, 1,
/*11719*/           OPC_EmitInteger, MVT::i32, 14, 
/*11722*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11725*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11737*/         /*Scope*/ 22, /*->11760*/
/*11738*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11740*/           OPC_EmitConvertToTarget, 1,
/*11742*/           OPC_EmitInteger, MVT::i32, 14, 
/*11745*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11748*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11760*/         0, /*End of Scope*/
/*11761*/       0, // EndSwitchOpcode
/*11762*/     0, /*End of Scope*/
/*11763*/   /*Scope*/ 51, /*->11815*/
/*11764*/     OPC_RecordChild0, // #0 = $Rn
/*11765*/     OPC_MoveChild, 1,
/*11767*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11770*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*11771*/     OPC_MoveChild, 1,
/*11773*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11784*/     OPC_MoveParent,
/*11785*/     OPC_MoveParent,
/*11786*/     OPC_CheckType, MVT::i32,
/*11788*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11790*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11793*/     OPC_EmitInteger, MVT::i32, 14, 
/*11796*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11799*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11802*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11815*/   /*Scope*/ 107|128,5/*747*/, /*->12564*/
/*11817*/     OPC_MoveChild, 0,
/*11819*/     OPC_Scope, 49, /*->11870*/ // 11 children in Scope
/*11821*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11824*/       OPC_RecordChild0, // #0 = $ShiftedRm
/*11825*/       OPC_MoveChild, 1,
/*11827*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11838*/       OPC_MoveParent,
/*11839*/       OPC_MoveParent,
/*11840*/       OPC_RecordChild1, // #1 = $Rn
/*11841*/       OPC_CheckType, MVT::i32,
/*11843*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11845*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11848*/       OPC_EmitInteger, MVT::i32, 14, 
/*11851*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11870*/     /*Scope*/ 68, /*->11939*/
/*11871*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11875*/       OPC_RecordChild0, // #0 = $Rn
/*11876*/       OPC_MoveParent,
/*11877*/       OPC_MoveChild, 1,
/*11879*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11885*/       OPC_RecordChild0, // #1 = $Rm
/*11886*/       OPC_MoveParent,
/*11887*/       OPC_CheckType, MVT::i32,
/*11889*/       OPC_Scope, 23, /*->11914*/ // 2 children in Scope
/*11891*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11893*/         OPC_EmitInteger, MVT::i32, 0, 
/*11896*/         OPC_EmitInteger, MVT::i32, 14, 
/*11899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11914*/       /*Scope*/ 23, /*->11938*/
/*11915*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11917*/         OPC_EmitInteger, MVT::i32, 0, 
/*11920*/         OPC_EmitInteger, MVT::i32, 14, 
/*11923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11938*/       0, /*End of Scope*/
/*11939*/     /*Scope*/ 68, /*->12008*/
/*11940*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11946*/       OPC_RecordChild0, // #0 = $Rm
/*11947*/       OPC_MoveParent,
/*11948*/       OPC_MoveChild, 1,
/*11950*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11954*/       OPC_RecordChild0, // #1 = $Rn
/*11955*/       OPC_MoveParent,
/*11956*/       OPC_CheckType, MVT::i32,
/*11958*/       OPC_Scope, 23, /*->11983*/ // 2 children in Scope
/*11960*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11962*/         OPC_EmitInteger, MVT::i32, 0, 
/*11965*/         OPC_EmitInteger, MVT::i32, 14, 
/*11968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11971*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11983*/       /*Scope*/ 23, /*->12007*/
/*11984*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11986*/         OPC_EmitInteger, MVT::i32, 0, 
/*11989*/         OPC_EmitInteger, MVT::i32, 14, 
/*11992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11995*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*12007*/       0, /*End of Scope*/
/*12008*/     /*Scope*/ 48, /*->12057*/
/*12009*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12013*/       OPC_RecordChild0, // #0 = $Rn
/*12014*/       OPC_MoveParent,
/*12015*/       OPC_MoveChild, 1,
/*12017*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12020*/       OPC_RecordChild0, // #1 = $Rm
/*12021*/       OPC_RecordChild1, // #2 = $sh
/*12022*/       OPC_MoveChild, 1,
/*12024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12027*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12029*/       OPC_CheckType, MVT::i32,
/*12031*/       OPC_MoveParent,
/*12032*/       OPC_MoveParent,
/*12033*/       OPC_CheckType, MVT::i32,
/*12035*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12037*/       OPC_EmitConvertToTarget, 2,
/*12039*/       OPC_EmitInteger, MVT::i32, 14, 
/*12042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12057*/     /*Scope*/ 92, /*->12150*/
/*12058*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12064*/       OPC_RecordChild0, // #0 = $src1
/*12065*/       OPC_MoveParent,
/*12066*/       OPC_MoveChild, 1,
/*12068*/       OPC_SwitchOpcode /*2 cases */, 37,  TARGET_VAL(ISD::SRL),// ->12109
/*12072*/         OPC_RecordChild0, // #1 = $src2
/*12073*/         OPC_RecordChild1, // #2 = $sh
/*12074*/         OPC_MoveChild, 1,
/*12076*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12079*/         OPC_CheckPredicate, 18, // Predicate_imm16
/*12081*/         OPC_CheckType, MVT::i32,
/*12083*/         OPC_MoveParent,
/*12084*/         OPC_MoveParent,
/*12085*/         OPC_CheckType, MVT::i32,
/*12087*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12089*/         OPC_EmitConvertToTarget, 2,
/*12091*/         OPC_EmitInteger, MVT::i32, 14, 
/*12094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12109*/       /*SwitchOpcode*/ 37,  TARGET_VAL(ISD::SRA),// ->12149
/*12112*/         OPC_RecordChild0, // #1 = $src2
/*12113*/         OPC_RecordChild1, // #2 = $sh
/*12114*/         OPC_MoveChild, 1,
/*12116*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12119*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12121*/         OPC_CheckType, MVT::i32,
/*12123*/         OPC_MoveParent,
/*12124*/         OPC_MoveParent,
/*12125*/         OPC_CheckType, MVT::i32,
/*12127*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12129*/         OPC_EmitConvertToTarget, 2,
/*12131*/         OPC_EmitInteger, MVT::i32, 14, 
/*12134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12149*/       0, // EndSwitchOpcode
/*12150*/     /*Scope*/ 48, /*->12199*/
/*12151*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12155*/       OPC_RecordChild0, // #0 = $src1
/*12156*/       OPC_MoveParent,
/*12157*/       OPC_MoveChild, 1,
/*12159*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12162*/       OPC_RecordChild0, // #1 = $src2
/*12163*/       OPC_RecordChild1, // #2 = $sh
/*12164*/       OPC_MoveChild, 1,
/*12166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12169*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12171*/       OPC_CheckType, MVT::i32,
/*12173*/       OPC_MoveParent,
/*12174*/       OPC_MoveParent,
/*12175*/       OPC_CheckType, MVT::i32,
/*12177*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12179*/       OPC_EmitConvertToTarget, 2,
/*12181*/       OPC_EmitInteger, MVT::i32, 14, 
/*12184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12199*/     /*Scope*/ 92, /*->12292*/
/*12200*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12206*/       OPC_RecordChild0, // #0 = $src1
/*12207*/       OPC_MoveParent,
/*12208*/       OPC_MoveChild, 1,
/*12210*/       OPC_SwitchOpcode /*2 cases */, 37,  TARGET_VAL(ISD::SRL),// ->12251
/*12214*/         OPC_RecordChild0, // #1 = $src2
/*12215*/         OPC_RecordChild1, // #2 = $sh
/*12216*/         OPC_MoveChild, 1,
/*12218*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12221*/         OPC_CheckPredicate, 18, // Predicate_imm16
/*12223*/         OPC_CheckType, MVT::i32,
/*12225*/         OPC_MoveParent,
/*12226*/         OPC_MoveParent,
/*12227*/         OPC_CheckType, MVT::i32,
/*12229*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12231*/         OPC_EmitConvertToTarget, 2,
/*12233*/         OPC_EmitInteger, MVT::i32, 14, 
/*12236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12251*/       /*SwitchOpcode*/ 37,  TARGET_VAL(ISD::SRA),// ->12291
/*12254*/         OPC_RecordChild0, // #1 = $src2
/*12255*/         OPC_RecordChild1, // #2 = $sh
/*12256*/         OPC_MoveChild, 1,
/*12258*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12261*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12263*/         OPC_CheckType, MVT::i32,
/*12265*/         OPC_MoveParent,
/*12266*/         OPC_MoveParent,
/*12267*/         OPC_CheckType, MVT::i32,
/*12269*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12271*/         OPC_EmitConvertToTarget, 2,
/*12273*/         OPC_EmitInteger, MVT::i32, 14, 
/*12276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12291*/       0, // EndSwitchOpcode
/*12292*/     /*Scope*/ 74, /*->12367*/
/*12293*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12296*/       OPC_RecordChild0, // #0 = $Rm
/*12297*/       OPC_RecordChild1, // #1 = $sh
/*12298*/       OPC_MoveChild, 1,
/*12300*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12303*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12305*/       OPC_CheckType, MVT::i32,
/*12307*/       OPC_MoveParent,
/*12308*/       OPC_MoveParent,
/*12309*/       OPC_MoveChild, 1,
/*12311*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12315*/       OPC_RecordChild0, // #2 = $Rn
/*12316*/       OPC_MoveParent,
/*12317*/       OPC_CheckType, MVT::i32,
/*12319*/       OPC_Scope, 22, /*->12343*/ // 2 children in Scope
/*12321*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12323*/         OPC_EmitConvertToTarget, 1,
/*12325*/         OPC_EmitInteger, MVT::i32, 14, 
/*12328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12331*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12343*/       /*Scope*/ 22, /*->12366*/
/*12344*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12346*/         OPC_EmitConvertToTarget, 1,
/*12348*/         OPC_EmitInteger, MVT::i32, 14, 
/*12351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12366*/       0, /*End of Scope*/
/*12367*/     /*Scope*/ 76, /*->12444*/
/*12368*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12371*/       OPC_RecordChild0, // #0 = $src2
/*12372*/       OPC_RecordChild1, // #1 = $sh
/*12373*/       OPC_MoveChild, 1,
/*12375*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12378*/       OPC_CheckPredicate, 18, // Predicate_imm16
/*12380*/       OPC_CheckType, MVT::i32,
/*12382*/       OPC_MoveParent,
/*12383*/       OPC_MoveParent,
/*12384*/       OPC_MoveChild, 1,
/*12386*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12392*/       OPC_RecordChild0, // #2 = $src1
/*12393*/       OPC_MoveParent,
/*12394*/       OPC_CheckType, MVT::i32,
/*12396*/       OPC_Scope, 22, /*->12420*/ // 2 children in Scope
/*12398*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12400*/         OPC_EmitConvertToTarget, 1,
/*12402*/         OPC_EmitInteger, MVT::i32, 14, 
/*12405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12408*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12420*/       /*Scope*/ 22, /*->12443*/
/*12421*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12423*/         OPC_EmitConvertToTarget, 1,
/*12425*/         OPC_EmitInteger, MVT::i32, 14, 
/*12428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12443*/       0, /*End of Scope*/
/*12444*/     /*Scope*/ 76, /*->12521*/
/*12445*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12448*/       OPC_RecordChild0, // #0 = $src2
/*12449*/       OPC_RecordChild1, // #1 = $sh
/*12450*/       OPC_MoveChild, 1,
/*12452*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12455*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12457*/       OPC_CheckType, MVT::i32,
/*12459*/       OPC_MoveParent,
/*12460*/       OPC_MoveParent,
/*12461*/       OPC_MoveChild, 1,
/*12463*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12469*/       OPC_RecordChild0, // #2 = $src1
/*12470*/       OPC_MoveParent,
/*12471*/       OPC_CheckType, MVT::i32,
/*12473*/       OPC_Scope, 22, /*->12497*/ // 2 children in Scope
/*12475*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12477*/         OPC_EmitConvertToTarget, 1,
/*12479*/         OPC_EmitInteger, MVT::i32, 14, 
/*12482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12497*/       /*Scope*/ 22, /*->12520*/
/*12498*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12500*/         OPC_EmitConvertToTarget, 1,
/*12502*/         OPC_EmitInteger, MVT::i32, 14, 
/*12505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12520*/       0, /*End of Scope*/
/*12521*/     /*Scope*/ 41, /*->12563*/
/*12522*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12526*/       OPC_RecordChild0, // #0 = $src
/*12527*/       OPC_MoveParent,
/*12528*/       OPC_RecordChild1, // #1 = $imm
/*12529*/       OPC_MoveChild, 1,
/*12531*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12534*/       OPC_CheckPredicate, 19, // Predicate_lo16AllZero
/*12536*/       OPC_MoveParent,
/*12537*/       OPC_CheckType, MVT::i32,
/*12539*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12541*/       OPC_EmitConvertToTarget, 1,
/*12543*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*12546*/       OPC_EmitInteger, MVT::i32, 14, 
/*12549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12563*/     0, /*End of Scope*/
/*12564*/   /*Scope*/ 32, /*->12597*/
/*12565*/     OPC_RecordChild0, // #0 = $Rn
/*12566*/     OPC_RecordChild1, // #1 = $shift
/*12567*/     OPC_CheckType, MVT::i32,
/*12569*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12571*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12574*/     OPC_EmitInteger, MVT::i32, 14, 
/*12577*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12580*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12583*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12597*/   /*Scope*/ 43, /*->12641*/
/*12598*/     OPC_MoveChild, 0,
/*12600*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12604*/     OPC_RecordChild0, // #0 = $src
/*12605*/     OPC_MoveParent,
/*12606*/     OPC_RecordChild1, // #1 = $imm
/*12607*/     OPC_MoveChild, 1,
/*12609*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12612*/     OPC_CheckPredicate, 19, // Predicate_lo16AllZero
/*12614*/     OPC_MoveParent,
/*12615*/     OPC_CheckType, MVT::i32,
/*12617*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12619*/     OPC_EmitConvertToTarget, 1,
/*12621*/     OPC_EmitNodeXForm, 7, 2, // hi16
/*12624*/     OPC_EmitInteger, MVT::i32, 14, 
/*12627*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12630*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12641*/   /*Scope*/ 21|128,1/*149*/, /*->12792*/
/*12643*/     OPC_RecordChild0, // #0 = $Rn
/*12644*/     OPC_Scope, 56, /*->12702*/ // 3 children in Scope
/*12646*/       OPC_MoveChild, 1,
/*12648*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12651*/       OPC_RecordChild0, // #1 = $imm
/*12652*/       OPC_MoveChild, 0,
/*12654*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12657*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12659*/       OPC_MoveParent,
/*12660*/       OPC_MoveChild, 1,
/*12662*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12673*/       OPC_MoveParent,
/*12674*/       OPC_MoveParent,
/*12675*/       OPC_CheckType, MVT::i32,
/*12677*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12679*/       OPC_EmitConvertToTarget, 1,
/*12681*/       OPC_EmitInteger, MVT::i32, 14, 
/*12684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12690*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12702*/     /*Scope*/ 31, /*->12734*/
/*12703*/       OPC_RecordChild1, // #1 = $Rn
/*12704*/       OPC_CheckType, MVT::i32,
/*12706*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12708*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12711*/       OPC_EmitInteger, MVT::i32, 14, 
/*12714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12734*/     /*Scope*/ 56, /*->12791*/
/*12735*/       OPC_MoveChild, 1,
/*12737*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12740*/       OPC_MoveChild, 0,
/*12742*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12753*/       OPC_MoveParent,
/*12754*/       OPC_RecordChild1, // #1 = $imm
/*12755*/       OPC_MoveChild, 1,
/*12757*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12760*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12762*/       OPC_MoveParent,
/*12763*/       OPC_MoveParent,
/*12764*/       OPC_CheckType, MVT::i32,
/*12766*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12768*/       OPC_EmitConvertToTarget, 1,
/*12770*/       OPC_EmitInteger, MVT::i32, 14, 
/*12773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12791*/     0, /*End of Scope*/
/*12792*/   /*Scope*/ 113, /*->12906*/
/*12793*/     OPC_MoveChild, 0,
/*12795*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12798*/     OPC_Scope, 52, /*->12852*/ // 2 children in Scope
/*12800*/       OPC_RecordChild0, // #0 = $imm
/*12801*/       OPC_MoveChild, 0,
/*12803*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12806*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12808*/       OPC_MoveParent,
/*12809*/       OPC_MoveChild, 1,
/*12811*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12822*/       OPC_MoveParent,
/*12823*/       OPC_MoveParent,
/*12824*/       OPC_RecordChild1, // #1 = $Rn
/*12825*/       OPC_CheckType, MVT::i32,
/*12827*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12829*/       OPC_EmitConvertToTarget, 0,
/*12831*/       OPC_EmitInteger, MVT::i32, 14, 
/*12834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12840*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12852*/     /*Scope*/ 52, /*->12905*/
/*12853*/       OPC_MoveChild, 0,
/*12855*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12866*/       OPC_MoveParent,
/*12867*/       OPC_RecordChild1, // #0 = $imm
/*12868*/       OPC_MoveChild, 1,
/*12870*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12873*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12875*/       OPC_MoveParent,
/*12876*/       OPC_MoveParent,
/*12877*/       OPC_RecordChild1, // #1 = $Rn
/*12878*/       OPC_CheckType, MVT::i32,
/*12880*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12882*/       OPC_EmitConvertToTarget, 0,
/*12884*/       OPC_EmitInteger, MVT::i32, 14, 
/*12887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12905*/     0, /*End of Scope*/
/*12906*/   /*Scope*/ 40|128,1/*168*/, /*->13076*/
/*12908*/     OPC_RecordChild0, // #0 = $Rn
/*12909*/     OPC_Scope, 117, /*->13028*/ // 2 children in Scope
/*12911*/       OPC_RecordChild1, // #1 = $shift
/*12912*/       OPC_CheckType, MVT::i32,
/*12914*/       OPC_Scope, 27, /*->12943*/ // 4 children in Scope
/*12916*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12918*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12921*/         OPC_EmitInteger, MVT::i32, 14, 
/*12924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12930*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12943*/       /*Scope*/ 27, /*->12971*/
/*12944*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12946*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12949*/         OPC_EmitInteger, MVT::i32, 14, 
/*12952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12958*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12971*/       /*Scope*/ 27, /*->12999*/
/*12972*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12974*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12977*/         OPC_EmitInteger, MVT::i32, 14, 
/*12980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12986*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12999*/       /*Scope*/ 27, /*->13027*/
/*13000*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13002*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*13005*/         OPC_EmitInteger, MVT::i32, 14, 
/*13008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*13027*/       0, /*End of Scope*/
/*13028*/     /*Scope*/ 46, /*->13075*/
/*13029*/       OPC_MoveChild, 1,
/*13031*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13034*/       OPC_RecordChild0, // #1 = $Rm
/*13035*/       OPC_MoveChild, 1,
/*13037*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13048*/       OPC_MoveParent,
/*13049*/       OPC_MoveParent,
/*13050*/       OPC_CheckType, MVT::i32,
/*13052*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13054*/       OPC_EmitInteger, MVT::i32, 14, 
/*13057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13075*/     0, /*End of Scope*/
/*13076*/   /*Scope*/ 47, /*->13124*/
/*13077*/     OPC_MoveChild, 0,
/*13079*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13082*/     OPC_RecordChild0, // #0 = $Rm
/*13083*/     OPC_MoveChild, 1,
/*13085*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13096*/     OPC_MoveParent,
/*13097*/     OPC_MoveParent,
/*13098*/     OPC_RecordChild1, // #1 = $Rn
/*13099*/     OPC_CheckType, MVT::i32,
/*13101*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13103*/     OPC_EmitInteger, MVT::i32, 14, 
/*13106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13109*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13112*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
              // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
              // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13124*/   /*Scope*/ 61, /*->13186*/
/*13125*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*13131*/     OPC_RecordChild0, // #0 = $src
/*13132*/     OPC_CheckType, MVT::i32,
/*13134*/     OPC_Scope, 24, /*->13160*/ // 2 children in Scope
/*13136*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*13138*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*13143*/       OPC_EmitInteger, MVT::i32, 14, 
/*13146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*13160*/     /*Scope*/ 24, /*->13185*/
/*13161*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13163*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*13168*/       OPC_EmitInteger, MVT::i32, 14, 
/*13171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*13185*/     0, /*End of Scope*/
/*13186*/   /*Scope*/ 57|128,1/*185*/, /*->13373*/
/*13188*/     OPC_RecordChild0, // #0 = $Rn
/*13189*/     OPC_RecordChild1, // #1 = $imm
/*13190*/     OPC_Scope, 103, /*->13295*/ // 2 children in Scope
/*13192*/       OPC_MoveChild, 1,
/*13194*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13197*/       OPC_Scope, 30, /*->13229*/ // 3 children in Scope
/*13199*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*13201*/         OPC_MoveParent,
/*13202*/         OPC_CheckType, MVT::i32,
/*13204*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13206*/         OPC_EmitConvertToTarget, 1,
/*13208*/         OPC_EmitInteger, MVT::i32, 14, 
/*13211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*13229*/       /*Scope*/ 30, /*->13260*/
/*13230*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*13232*/         OPC_MoveParent,
/*13233*/         OPC_CheckType, MVT::i32,
/*13235*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13237*/         OPC_EmitConvertToTarget, 1,
/*13239*/         OPC_EmitInteger, MVT::i32, 14, 
/*13242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*13260*/       /*Scope*/ 33, /*->13294*/
/*13261*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*13263*/         OPC_MoveParent,
/*13264*/         OPC_CheckType, MVT::i32,
/*13266*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13268*/         OPC_EmitConvertToTarget, 1,
/*13270*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*13273*/         OPC_EmitInteger, MVT::i32, 14, 
/*13276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*13294*/       0, /*End of Scope*/
/*13295*/     /*Scope*/ 76, /*->13372*/
/*13296*/       OPC_CheckType, MVT::i32,
/*13298*/       OPC_Scope, 23, /*->13323*/ // 3 children in Scope
/*13300*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13302*/         OPC_EmitInteger, MVT::i32, 14, 
/*13305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13323*/       /*Scope*/ 23, /*->13347*/
/*13324*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*13326*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*13329*/         OPC_EmitInteger, MVT::i32, 14, 
/*13332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13335*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*13347*/       /*Scope*/ 23, /*->13371*/
/*13348*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13350*/         OPC_EmitInteger, MVT::i32, 14, 
/*13353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13371*/       0, /*End of Scope*/
/*13372*/     0, /*End of Scope*/
/*13373*/   /*Scope*/ 114|128,24/*3186*/, /*->16561*/
/*13375*/     OPC_MoveChild, 0,
/*13377*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13380*/     OPC_Scope, 66|128,5/*706*/, /*->14089*/ // 8 children in Scope
/*13383*/       OPC_RecordChild0, // #0 = $Vn
/*13384*/       OPC_Scope, 6|128,4/*518*/, /*->13905*/ // 2 children in Scope
/*13387*/         OPC_RecordChild1, // #1 = $Vd
/*13388*/         OPC_MoveParent,
/*13389*/         OPC_MoveChild, 1,
/*13391*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13394*/         OPC_Scope, 56|128,1/*184*/, /*->13581*/ // 4 children in Scope
/*13397*/           OPC_RecordChild0, // #2 = $Vm
/*13398*/           OPC_MoveChild, 1,
/*13400*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13403*/           OPC_Scope, 126, /*->13531*/ // 2 children in Scope
/*13405*/             OPC_CheckChild0Same, 1,
/*13407*/             OPC_MoveChild, 1,
/*13409*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13412*/             OPC_MoveChild, 0,
/*13414*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13417*/             OPC_MoveChild, 0,
/*13419*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13422*/             OPC_MoveParent,
/*13423*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13425*/             OPC_SwitchType /*2 cases */, 50,  MVT::v8i8,// ->13478
/*13428*/               OPC_MoveParent,
/*13429*/               OPC_MoveParent,
/*13430*/               OPC_MoveParent,
/*13431*/               OPC_MoveParent,
/*13432*/               OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->13455
/*13435*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13437*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13440*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13443*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13455*/               /*SwitchType*/ 20,  MVT::v1i64,// ->13477
/*13457*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13459*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13462*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13465*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13477*/               0, // EndSwitchType
/*13478*/             /*SwitchType*/ 50,  MVT::v16i8,// ->13530
/*13480*/               OPC_MoveParent,
/*13481*/               OPC_MoveParent,
/*13482*/               OPC_MoveParent,
/*13483*/               OPC_MoveParent,
/*13484*/               OPC_SwitchType /*2 cases */, 20,  MVT::v4i32,// ->13507
/*13487*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13489*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13492*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13495*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13507*/               /*SwitchType*/ 20,  MVT::v2i64,// ->13529
/*13509*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13511*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13514*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13517*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*13529*/               0, // EndSwitchType
/*13530*/             0, // EndSwitchType
/*13531*/           /*Scope*/ 48, /*->13580*/
/*13532*/             OPC_MoveChild, 0,
/*13534*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13537*/             OPC_MoveChild, 0,
/*13539*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13542*/             OPC_MoveChild, 0,
/*13544*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13547*/             OPC_MoveParent,
/*13548*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13550*/             OPC_CheckType, MVT::v8i8,
/*13552*/             OPC_MoveParent,
/*13553*/             OPC_MoveParent,
/*13554*/             OPC_CheckChild1Same, 1,
/*13556*/             OPC_MoveParent,
/*13557*/             OPC_MoveParent,
/*13558*/             OPC_CheckType, MVT::v2i32,
/*13560*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13562*/             OPC_EmitInteger, MVT::i32, 14, 
/*13565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13580*/           0, /*End of Scope*/
/*13581*/         /*Scope*/ 107, /*->13689*/
/*13582*/           OPC_MoveChild, 0,
/*13584*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13587*/           OPC_Scope, 49, /*->13638*/ // 2 children in Scope
/*13589*/             OPC_CheckChild0Same, 1,
/*13591*/             OPC_MoveChild, 1,
/*13593*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13596*/             OPC_MoveChild, 0,
/*13598*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13601*/             OPC_MoveChild, 0,
/*13603*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13606*/             OPC_MoveParent,
/*13607*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13609*/             OPC_CheckType, MVT::v8i8,
/*13611*/             OPC_MoveParent,
/*13612*/             OPC_MoveParent,
/*13613*/             OPC_MoveParent,
/*13614*/             OPC_RecordChild1, // #2 = $Vm
/*13615*/             OPC_MoveParent,
/*13616*/             OPC_CheckType, MVT::v2i32,
/*13618*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13620*/             OPC_EmitInteger, MVT::i32, 14, 
/*13623*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13626*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13638*/           /*Scope*/ 49, /*->13688*/
/*13639*/             OPC_MoveChild, 0,
/*13641*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13644*/             OPC_MoveChild, 0,
/*13646*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13649*/             OPC_MoveChild, 0,
/*13651*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13654*/             OPC_MoveParent,
/*13655*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13657*/             OPC_CheckType, MVT::v8i8,
/*13659*/             OPC_MoveParent,
/*13660*/             OPC_MoveParent,
/*13661*/             OPC_CheckChild1Same, 1,
/*13663*/             OPC_MoveParent,
/*13664*/             OPC_RecordChild1, // #2 = $Vm
/*13665*/             OPC_MoveParent,
/*13666*/             OPC_CheckType, MVT::v2i32,
/*13668*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13670*/             OPC_EmitInteger, MVT::i32, 14, 
/*13673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13676*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13688*/           0, /*End of Scope*/
/*13689*/         /*Scope*/ 106, /*->13796*/
/*13690*/           OPC_RecordChild0, // #2 = $Vm
/*13691*/           OPC_MoveChild, 1,
/*13693*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13696*/           OPC_Scope, 48, /*->13746*/ // 2 children in Scope
/*13698*/             OPC_CheckChild0Same, 0,
/*13700*/             OPC_MoveChild, 1,
/*13702*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13705*/             OPC_MoveChild, 0,
/*13707*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13710*/             OPC_MoveChild, 0,
/*13712*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13715*/             OPC_MoveParent,
/*13716*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13718*/             OPC_CheckType, MVT::v8i8,
/*13720*/             OPC_MoveParent,
/*13721*/             OPC_MoveParent,
/*13722*/             OPC_MoveParent,
/*13723*/             OPC_MoveParent,
/*13724*/             OPC_CheckType, MVT::v2i32,
/*13726*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13728*/             OPC_EmitInteger, MVT::i32, 14, 
/*13731*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13734*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13746*/           /*Scope*/ 48, /*->13795*/
/*13747*/             OPC_MoveChild, 0,
/*13749*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13752*/             OPC_MoveChild, 0,
/*13754*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13757*/             OPC_MoveChild, 0,
/*13759*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13762*/             OPC_MoveParent,
/*13763*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13765*/             OPC_CheckType, MVT::v8i8,
/*13767*/             OPC_MoveParent,
/*13768*/             OPC_MoveParent,
/*13769*/             OPC_CheckChild1Same, 0,
/*13771*/             OPC_MoveParent,
/*13772*/             OPC_MoveParent,
/*13773*/             OPC_CheckType, MVT::v2i32,
/*13775*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13777*/             OPC_EmitInteger, MVT::i32, 14, 
/*13780*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13783*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13795*/           0, /*End of Scope*/
/*13796*/         /*Scope*/ 107, /*->13904*/
/*13797*/           OPC_MoveChild, 0,
/*13799*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13802*/           OPC_Scope, 49, /*->13853*/ // 2 children in Scope
/*13804*/             OPC_CheckChild0Same, 0,
/*13806*/             OPC_MoveChild, 1,
/*13808*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13811*/             OPC_MoveChild, 0,
/*13813*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13816*/             OPC_MoveChild, 0,
/*13818*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13821*/             OPC_MoveParent,
/*13822*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13824*/             OPC_CheckType, MVT::v8i8,
/*13826*/             OPC_MoveParent,
/*13827*/             OPC_MoveParent,
/*13828*/             OPC_MoveParent,
/*13829*/             OPC_RecordChild1, // #2 = $Vm
/*13830*/             OPC_MoveParent,
/*13831*/             OPC_CheckType, MVT::v2i32,
/*13833*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13835*/             OPC_EmitInteger, MVT::i32, 14, 
/*13838*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13841*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13853*/           /*Scope*/ 49, /*->13903*/
/*13854*/             OPC_MoveChild, 0,
/*13856*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13859*/             OPC_MoveChild, 0,
/*13861*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13864*/             OPC_MoveChild, 0,
/*13866*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13869*/             OPC_MoveParent,
/*13870*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13872*/             OPC_CheckType, MVT::v8i8,
/*13874*/             OPC_MoveParent,
/*13875*/             OPC_MoveParent,
/*13876*/             OPC_CheckChild1Same, 0,
/*13878*/             OPC_MoveParent,
/*13879*/             OPC_RecordChild1, // #2 = $Vm
/*13880*/             OPC_MoveParent,
/*13881*/             OPC_CheckType, MVT::v2i32,
/*13883*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13885*/             OPC_EmitInteger, MVT::i32, 14, 
/*13888*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13891*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13903*/           0, /*End of Scope*/
/*13904*/         0, /*End of Scope*/
/*13905*/       /*Scope*/ 53|128,1/*181*/, /*->14088*/
/*13907*/         OPC_MoveChild, 1,
/*13909*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13912*/         OPC_Scope, 86, /*->14000*/ // 2 children in Scope
/*13914*/           OPC_RecordChild0, // #1 = $Vd
/*13915*/           OPC_MoveChild, 1,
/*13917*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13920*/           OPC_MoveChild, 0,
/*13922*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13925*/           OPC_MoveChild, 0,
/*13927*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13930*/           OPC_MoveParent,
/*13931*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13933*/           OPC_CheckType, MVT::v8i8,
/*13935*/           OPC_MoveParent,
/*13936*/           OPC_MoveParent,
/*13937*/           OPC_MoveParent,
/*13938*/           OPC_MoveParent,
/*13939*/           OPC_MoveChild, 1,
/*13941*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13944*/           OPC_Scope, 26, /*->13972*/ // 2 children in Scope
/*13946*/             OPC_RecordChild0, // #2 = $Vn
/*13947*/             OPC_CheckChild1Same, 1,
/*13949*/             OPC_MoveParent,
/*13950*/             OPC_CheckType, MVT::v2i32,
/*13952*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13954*/             OPC_EmitInteger, MVT::i32, 14, 
/*13957*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13960*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13972*/           /*Scope*/ 26, /*->13999*/
/*13973*/             OPC_CheckChild0Same, 1,
/*13975*/             OPC_RecordChild1, // #2 = $Vn
/*13976*/             OPC_MoveParent,
/*13977*/             OPC_CheckType, MVT::v2i32,
/*13979*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13981*/             OPC_EmitInteger, MVT::i32, 14, 
/*13984*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13987*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13999*/           0, /*End of Scope*/
/*14000*/         /*Scope*/ 86, /*->14087*/
/*14001*/           OPC_MoveChild, 0,
/*14003*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14006*/           OPC_MoveChild, 0,
/*14008*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14011*/           OPC_MoveChild, 0,
/*14013*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14016*/           OPC_MoveParent,
/*14017*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14019*/           OPC_CheckType, MVT::v8i8,
/*14021*/           OPC_MoveParent,
/*14022*/           OPC_MoveParent,
/*14023*/           OPC_RecordChild1, // #1 = $Vd
/*14024*/           OPC_MoveParent,
/*14025*/           OPC_MoveParent,
/*14026*/           OPC_MoveChild, 1,
/*14028*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14031*/           OPC_Scope, 26, /*->14059*/ // 2 children in Scope
/*14033*/             OPC_RecordChild0, // #2 = $Vn
/*14034*/             OPC_CheckChild1Same, 1,
/*14036*/             OPC_MoveParent,
/*14037*/             OPC_CheckType, MVT::v2i32,
/*14039*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14041*/             OPC_EmitInteger, MVT::i32, 14, 
/*14044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14047*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14059*/           /*Scope*/ 26, /*->14086*/
/*14060*/             OPC_CheckChild0Same, 1,
/*14062*/             OPC_RecordChild1, // #2 = $Vn
/*14063*/             OPC_MoveParent,
/*14064*/             OPC_CheckType, MVT::v2i32,
/*14066*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14068*/             OPC_EmitInteger, MVT::i32, 14, 
/*14071*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14074*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14086*/           0, /*End of Scope*/
/*14087*/         0, /*End of Scope*/
/*14088*/       0, /*End of Scope*/
/*14089*/     /*Scope*/ 55|128,1/*183*/, /*->14274*/
/*14091*/       OPC_MoveChild, 0,
/*14093*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14096*/       OPC_Scope, 87, /*->14185*/ // 2 children in Scope
/*14098*/         OPC_RecordChild0, // #0 = $Vd
/*14099*/         OPC_MoveChild, 1,
/*14101*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14104*/         OPC_MoveChild, 0,
/*14106*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14109*/         OPC_MoveChild, 0,
/*14111*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14114*/         OPC_MoveParent,
/*14115*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14117*/         OPC_CheckType, MVT::v8i8,
/*14119*/         OPC_MoveParent,
/*14120*/         OPC_MoveParent,
/*14121*/         OPC_MoveParent,
/*14122*/         OPC_RecordChild1, // #1 = $Vm
/*14123*/         OPC_MoveParent,
/*14124*/         OPC_MoveChild, 1,
/*14126*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14129*/         OPC_Scope, 26, /*->14157*/ // 2 children in Scope
/*14131*/           OPC_RecordChild0, // #2 = $Vn
/*14132*/           OPC_CheckChild1Same, 0,
/*14134*/           OPC_MoveParent,
/*14135*/           OPC_CheckType, MVT::v2i32,
/*14137*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14139*/           OPC_EmitInteger, MVT::i32, 14, 
/*14142*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14145*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14157*/         /*Scope*/ 26, /*->14184*/
/*14158*/           OPC_CheckChild0Same, 0,
/*14160*/           OPC_RecordChild1, // #2 = $Vn
/*14161*/           OPC_MoveParent,
/*14162*/           OPC_CheckType, MVT::v2i32,
/*14164*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14166*/           OPC_EmitInteger, MVT::i32, 14, 
/*14169*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14172*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14184*/         0, /*End of Scope*/
/*14185*/       /*Scope*/ 87, /*->14273*/
/*14186*/         OPC_MoveChild, 0,
/*14188*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14191*/         OPC_MoveChild, 0,
/*14193*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14196*/         OPC_MoveChild, 0,
/*14198*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14201*/         OPC_MoveParent,
/*14202*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14204*/         OPC_CheckType, MVT::v8i8,
/*14206*/         OPC_MoveParent,
/*14207*/         OPC_MoveParent,
/*14208*/         OPC_RecordChild1, // #0 = $Vd
/*14209*/         OPC_MoveParent,
/*14210*/         OPC_RecordChild1, // #1 = $Vm
/*14211*/         OPC_MoveParent,
/*14212*/         OPC_MoveChild, 1,
/*14214*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14217*/         OPC_Scope, 26, /*->14245*/ // 2 children in Scope
/*14219*/           OPC_RecordChild0, // #2 = $Vn
/*14220*/           OPC_CheckChild1Same, 0,
/*14222*/           OPC_MoveParent,
/*14223*/           OPC_CheckType, MVT::v2i32,
/*14225*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14227*/           OPC_EmitInteger, MVT::i32, 14, 
/*14230*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14233*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14245*/         /*Scope*/ 26, /*->14272*/
/*14246*/           OPC_CheckChild0Same, 0,
/*14248*/           OPC_RecordChild1, // #2 = $Vn
/*14249*/           OPC_MoveParent,
/*14250*/           OPC_CheckType, MVT::v2i32,
/*14252*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14254*/           OPC_EmitInteger, MVT::i32, 14, 
/*14257*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14260*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14272*/         0, /*End of Scope*/
/*14273*/       0, /*End of Scope*/
/*14274*/     /*Scope*/ 63|128,4/*575*/, /*->14851*/
/*14276*/       OPC_RecordChild0, // #0 = $Vn
/*14277*/       OPC_Scope, 3|128,3/*387*/, /*->14667*/ // 2 children in Scope
/*14280*/         OPC_RecordChild1, // #1 = $Vd
/*14281*/         OPC_MoveParent,
/*14282*/         OPC_MoveChild, 1,
/*14284*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14287*/         OPC_Scope, 54, /*->14343*/ // 4 children in Scope
/*14289*/           OPC_RecordChild0, // #2 = $Vm
/*14290*/           OPC_MoveChild, 1,
/*14292*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14295*/           OPC_MoveChild, 0,
/*14297*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14300*/           OPC_MoveChild, 0,
/*14302*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14305*/           OPC_MoveChild, 0,
/*14307*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14310*/           OPC_MoveParent,
/*14311*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14313*/           OPC_CheckType, MVT::v8i8,
/*14315*/           OPC_MoveParent,
/*14316*/           OPC_MoveParent,
/*14317*/           OPC_CheckChild1Same, 1,
/*14319*/           OPC_MoveParent,
/*14320*/           OPC_MoveParent,
/*14321*/           OPC_CheckType, MVT::v1i64,
/*14323*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14325*/           OPC_EmitInteger, MVT::i32, 14, 
/*14328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14331*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14343*/         /*Scope*/ 107, /*->14451*/
/*14344*/           OPC_MoveChild, 0,
/*14346*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14349*/           OPC_Scope, 49, /*->14400*/ // 2 children in Scope
/*14351*/             OPC_CheckChild0Same, 1,
/*14353*/             OPC_MoveChild, 1,
/*14355*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14358*/             OPC_MoveChild, 0,
/*14360*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14363*/             OPC_MoveChild, 0,
/*14365*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14368*/             OPC_MoveParent,
/*14369*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14371*/             OPC_CheckType, MVT::v8i8,
/*14373*/             OPC_MoveParent,
/*14374*/             OPC_MoveParent,
/*14375*/             OPC_MoveParent,
/*14376*/             OPC_RecordChild1, // #2 = $Vm
/*14377*/             OPC_MoveParent,
/*14378*/             OPC_CheckType, MVT::v1i64,
/*14380*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14382*/             OPC_EmitInteger, MVT::i32, 14, 
/*14385*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14388*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14400*/           /*Scope*/ 49, /*->14450*/
/*14401*/             OPC_MoveChild, 0,
/*14403*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14406*/             OPC_MoveChild, 0,
/*14408*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14411*/             OPC_MoveChild, 0,
/*14413*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14416*/             OPC_MoveParent,
/*14417*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14419*/             OPC_CheckType, MVT::v8i8,
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_MoveParent,
/*14423*/             OPC_CheckChild1Same, 1,
/*14425*/             OPC_MoveParent,
/*14426*/             OPC_RecordChild1, // #2 = $Vm
/*14427*/             OPC_MoveParent,
/*14428*/             OPC_CheckType, MVT::v1i64,
/*14430*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14432*/             OPC_EmitInteger, MVT::i32, 14, 
/*14435*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14438*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14450*/           0, /*End of Scope*/
/*14451*/         /*Scope*/ 106, /*->14558*/
/*14452*/           OPC_RecordChild0, // #2 = $Vm
/*14453*/           OPC_MoveChild, 1,
/*14455*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14458*/           OPC_Scope, 48, /*->14508*/ // 2 children in Scope
/*14460*/             OPC_CheckChild0Same, 0,
/*14462*/             OPC_MoveChild, 1,
/*14464*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14467*/             OPC_MoveChild, 0,
/*14469*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14472*/             OPC_MoveChild, 0,
/*14474*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14477*/             OPC_MoveParent,
/*14478*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14480*/             OPC_CheckType, MVT::v8i8,
/*14482*/             OPC_MoveParent,
/*14483*/             OPC_MoveParent,
/*14484*/             OPC_MoveParent,
/*14485*/             OPC_MoveParent,
/*14486*/             OPC_CheckType, MVT::v1i64,
/*14488*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14490*/             OPC_EmitInteger, MVT::i32, 14, 
/*14493*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14496*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14508*/           /*Scope*/ 48, /*->14557*/
/*14509*/             OPC_MoveChild, 0,
/*14511*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14514*/             OPC_MoveChild, 0,
/*14516*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14519*/             OPC_MoveChild, 0,
/*14521*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14524*/             OPC_MoveParent,
/*14525*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14527*/             OPC_CheckType, MVT::v8i8,
/*14529*/             OPC_MoveParent,
/*14530*/             OPC_MoveParent,
/*14531*/             OPC_CheckChild1Same, 0,
/*14533*/             OPC_MoveParent,
/*14534*/             OPC_MoveParent,
/*14535*/             OPC_CheckType, MVT::v1i64,
/*14537*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14539*/             OPC_EmitInteger, MVT::i32, 14, 
/*14542*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14545*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14557*/           0, /*End of Scope*/
/*14558*/         /*Scope*/ 107, /*->14666*/
/*14559*/           OPC_MoveChild, 0,
/*14561*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14564*/           OPC_Scope, 49, /*->14615*/ // 2 children in Scope
/*14566*/             OPC_CheckChild0Same, 0,
/*14568*/             OPC_MoveChild, 1,
/*14570*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14573*/             OPC_MoveChild, 0,
/*14575*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14578*/             OPC_MoveChild, 0,
/*14580*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14583*/             OPC_MoveParent,
/*14584*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14586*/             OPC_CheckType, MVT::v8i8,
/*14588*/             OPC_MoveParent,
/*14589*/             OPC_MoveParent,
/*14590*/             OPC_MoveParent,
/*14591*/             OPC_RecordChild1, // #2 = $Vm
/*14592*/             OPC_MoveParent,
/*14593*/             OPC_CheckType, MVT::v1i64,
/*14595*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14597*/             OPC_EmitInteger, MVT::i32, 14, 
/*14600*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14603*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14615*/           /*Scope*/ 49, /*->14665*/
/*14616*/             OPC_MoveChild, 0,
/*14618*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14621*/             OPC_MoveChild, 0,
/*14623*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14626*/             OPC_MoveChild, 0,
/*14628*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14631*/             OPC_MoveParent,
/*14632*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14634*/             OPC_CheckType, MVT::v8i8,
/*14636*/             OPC_MoveParent,
/*14637*/             OPC_MoveParent,
/*14638*/             OPC_CheckChild1Same, 0,
/*14640*/             OPC_MoveParent,
/*14641*/             OPC_RecordChild1, // #2 = $Vm
/*14642*/             OPC_MoveParent,
/*14643*/             OPC_CheckType, MVT::v1i64,
/*14645*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14647*/             OPC_EmitInteger, MVT::i32, 14, 
/*14650*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14653*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14665*/           0, /*End of Scope*/
/*14666*/         0, /*End of Scope*/
/*14667*/       /*Scope*/ 53|128,1/*181*/, /*->14850*/
/*14669*/         OPC_MoveChild, 1,
/*14671*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14674*/         OPC_Scope, 86, /*->14762*/ // 2 children in Scope
/*14676*/           OPC_RecordChild0, // #1 = $Vd
/*14677*/           OPC_MoveChild, 1,
/*14679*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14682*/           OPC_MoveChild, 0,
/*14684*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14687*/           OPC_MoveChild, 0,
/*14689*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14692*/           OPC_MoveParent,
/*14693*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14695*/           OPC_CheckType, MVT::v8i8,
/*14697*/           OPC_MoveParent,
/*14698*/           OPC_MoveParent,
/*14699*/           OPC_MoveParent,
/*14700*/           OPC_MoveParent,
/*14701*/           OPC_MoveChild, 1,
/*14703*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14706*/           OPC_Scope, 26, /*->14734*/ // 2 children in Scope
/*14708*/             OPC_RecordChild0, // #2 = $Vn
/*14709*/             OPC_CheckChild1Same, 1,
/*14711*/             OPC_MoveParent,
/*14712*/             OPC_CheckType, MVT::v1i64,
/*14714*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14716*/             OPC_EmitInteger, MVT::i32, 14, 
/*14719*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14722*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14734*/           /*Scope*/ 26, /*->14761*/
/*14735*/             OPC_CheckChild0Same, 1,
/*14737*/             OPC_RecordChild1, // #2 = $Vn
/*14738*/             OPC_MoveParent,
/*14739*/             OPC_CheckType, MVT::v1i64,
/*14741*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14743*/             OPC_EmitInteger, MVT::i32, 14, 
/*14746*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14749*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14761*/           0, /*End of Scope*/
/*14762*/         /*Scope*/ 86, /*->14849*/
/*14763*/           OPC_MoveChild, 0,
/*14765*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14768*/           OPC_MoveChild, 0,
/*14770*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14773*/           OPC_MoveChild, 0,
/*14775*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14778*/           OPC_MoveParent,
/*14779*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14781*/           OPC_CheckType, MVT::v8i8,
/*14783*/           OPC_MoveParent,
/*14784*/           OPC_MoveParent,
/*14785*/           OPC_RecordChild1, // #1 = $Vd
/*14786*/           OPC_MoveParent,
/*14787*/           OPC_MoveParent,
/*14788*/           OPC_MoveChild, 1,
/*14790*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14793*/           OPC_Scope, 26, /*->14821*/ // 2 children in Scope
/*14795*/             OPC_RecordChild0, // #2 = $Vn
/*14796*/             OPC_CheckChild1Same, 1,
/*14798*/             OPC_MoveParent,
/*14799*/             OPC_CheckType, MVT::v1i64,
/*14801*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14803*/             OPC_EmitInteger, MVT::i32, 14, 
/*14806*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14809*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14821*/           /*Scope*/ 26, /*->14848*/
/*14822*/             OPC_CheckChild0Same, 1,
/*14824*/             OPC_RecordChild1, // #2 = $Vn
/*14825*/             OPC_MoveParent,
/*14826*/             OPC_CheckType, MVT::v1i64,
/*14828*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14830*/             OPC_EmitInteger, MVT::i32, 14, 
/*14833*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14836*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14848*/           0, /*End of Scope*/
/*14849*/         0, /*End of Scope*/
/*14850*/       0, /*End of Scope*/
/*14851*/     /*Scope*/ 55|128,1/*183*/, /*->15036*/
/*14853*/       OPC_MoveChild, 0,
/*14855*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14858*/       OPC_Scope, 87, /*->14947*/ // 2 children in Scope
/*14860*/         OPC_RecordChild0, // #0 = $Vd
/*14861*/         OPC_MoveChild, 1,
/*14863*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14866*/         OPC_MoveChild, 0,
/*14868*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14871*/         OPC_MoveChild, 0,
/*14873*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14876*/         OPC_MoveParent,
/*14877*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14879*/         OPC_CheckType, MVT::v8i8,
/*14881*/         OPC_MoveParent,
/*14882*/         OPC_MoveParent,
/*14883*/         OPC_MoveParent,
/*14884*/         OPC_RecordChild1, // #1 = $Vm
/*14885*/         OPC_MoveParent,
/*14886*/         OPC_MoveChild, 1,
/*14888*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14891*/         OPC_Scope, 26, /*->14919*/ // 2 children in Scope
/*14893*/           OPC_RecordChild0, // #2 = $Vn
/*14894*/           OPC_CheckChild1Same, 0,
/*14896*/           OPC_MoveParent,
/*14897*/           OPC_CheckType, MVT::v1i64,
/*14899*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14901*/           OPC_EmitInteger, MVT::i32, 14, 
/*14904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14907*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14919*/         /*Scope*/ 26, /*->14946*/
/*14920*/           OPC_CheckChild0Same, 0,
/*14922*/           OPC_RecordChild1, // #2 = $Vn
/*14923*/           OPC_MoveParent,
/*14924*/           OPC_CheckType, MVT::v1i64,
/*14926*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14928*/           OPC_EmitInteger, MVT::i32, 14, 
/*14931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14934*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14946*/         0, /*End of Scope*/
/*14947*/       /*Scope*/ 87, /*->15035*/
/*14948*/         OPC_MoveChild, 0,
/*14950*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14953*/         OPC_MoveChild, 0,
/*14955*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14958*/         OPC_MoveChild, 0,
/*14960*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14963*/         OPC_MoveParent,
/*14964*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14966*/         OPC_CheckType, MVT::v8i8,
/*14968*/         OPC_MoveParent,
/*14969*/         OPC_MoveParent,
/*14970*/         OPC_RecordChild1, // #0 = $Vd
/*14971*/         OPC_MoveParent,
/*14972*/         OPC_RecordChild1, // #1 = $Vm
/*14973*/         OPC_MoveParent,
/*14974*/         OPC_MoveChild, 1,
/*14976*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14979*/         OPC_Scope, 26, /*->15007*/ // 2 children in Scope
/*14981*/           OPC_RecordChild0, // #2 = $Vn
/*14982*/           OPC_CheckChild1Same, 0,
/*14984*/           OPC_MoveParent,
/*14985*/           OPC_CheckType, MVT::v1i64,
/*14987*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14989*/           OPC_EmitInteger, MVT::i32, 14, 
/*14992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15007*/         /*Scope*/ 26, /*->15034*/
/*15008*/           OPC_CheckChild0Same, 0,
/*15010*/           OPC_RecordChild1, // #2 = $Vn
/*15011*/           OPC_MoveParent,
/*15012*/           OPC_CheckType, MVT::v1i64,
/*15014*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15016*/           OPC_EmitInteger, MVT::i32, 14, 
/*15019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15022*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15034*/         0, /*End of Scope*/
/*15035*/       0, /*End of Scope*/
/*15036*/     /*Scope*/ 63|128,4/*575*/, /*->15613*/
/*15038*/       OPC_RecordChild0, // #0 = $Vn
/*15039*/       OPC_Scope, 3|128,3/*387*/, /*->15429*/ // 2 children in Scope
/*15042*/         OPC_RecordChild1, // #1 = $Vd
/*15043*/         OPC_MoveParent,
/*15044*/         OPC_MoveChild, 1,
/*15046*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15049*/         OPC_Scope, 54, /*->15105*/ // 4 children in Scope
/*15051*/           OPC_RecordChild0, // #2 = $Vm
/*15052*/           OPC_MoveChild, 1,
/*15054*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15057*/           OPC_MoveChild, 0,
/*15059*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15062*/           OPC_MoveChild, 0,
/*15064*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15067*/           OPC_MoveChild, 0,
/*15069*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15072*/           OPC_MoveParent,
/*15073*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15075*/           OPC_CheckType, MVT::v16i8,
/*15077*/           OPC_MoveParent,
/*15078*/           OPC_MoveParent,
/*15079*/           OPC_CheckChild1Same, 1,
/*15081*/           OPC_MoveParent,
/*15082*/           OPC_MoveParent,
/*15083*/           OPC_CheckType, MVT::v4i32,
/*15085*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15087*/           OPC_EmitInteger, MVT::i32, 14, 
/*15090*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15093*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15105*/         /*Scope*/ 107, /*->15213*/
/*15106*/           OPC_MoveChild, 0,
/*15108*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15111*/           OPC_Scope, 49, /*->15162*/ // 2 children in Scope
/*15113*/             OPC_CheckChild0Same, 1,
/*15115*/             OPC_MoveChild, 1,
/*15117*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15120*/             OPC_MoveChild, 0,
/*15122*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15125*/             OPC_MoveChild, 0,
/*15127*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15130*/             OPC_MoveParent,
/*15131*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15133*/             OPC_CheckType, MVT::v16i8,
/*15135*/             OPC_MoveParent,
/*15136*/             OPC_MoveParent,
/*15137*/             OPC_MoveParent,
/*15138*/             OPC_RecordChild1, // #2 = $Vm
/*15139*/             OPC_MoveParent,
/*15140*/             OPC_CheckType, MVT::v4i32,
/*15142*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15144*/             OPC_EmitInteger, MVT::i32, 14, 
/*15147*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15150*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15162*/           /*Scope*/ 49, /*->15212*/
/*15163*/             OPC_MoveChild, 0,
/*15165*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15168*/             OPC_MoveChild, 0,
/*15170*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15173*/             OPC_MoveChild, 0,
/*15175*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15178*/             OPC_MoveParent,
/*15179*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15181*/             OPC_CheckType, MVT::v16i8,
/*15183*/             OPC_MoveParent,
/*15184*/             OPC_MoveParent,
/*15185*/             OPC_CheckChild1Same, 1,
/*15187*/             OPC_MoveParent,
/*15188*/             OPC_RecordChild1, // #2 = $Vm
/*15189*/             OPC_MoveParent,
/*15190*/             OPC_CheckType, MVT::v4i32,
/*15192*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15194*/             OPC_EmitInteger, MVT::i32, 14, 
/*15197*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15200*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15212*/           0, /*End of Scope*/
/*15213*/         /*Scope*/ 106, /*->15320*/
/*15214*/           OPC_RecordChild0, // #2 = $Vm
/*15215*/           OPC_MoveChild, 1,
/*15217*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15220*/           OPC_Scope, 48, /*->15270*/ // 2 children in Scope
/*15222*/             OPC_CheckChild0Same, 0,
/*15224*/             OPC_MoveChild, 1,
/*15226*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15229*/             OPC_MoveChild, 0,
/*15231*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15234*/             OPC_MoveChild, 0,
/*15236*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15239*/             OPC_MoveParent,
/*15240*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15242*/             OPC_CheckType, MVT::v16i8,
/*15244*/             OPC_MoveParent,
/*15245*/             OPC_MoveParent,
/*15246*/             OPC_MoveParent,
/*15247*/             OPC_MoveParent,
/*15248*/             OPC_CheckType, MVT::v4i32,
/*15250*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15252*/             OPC_EmitInteger, MVT::i32, 14, 
/*15255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15258*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15270*/           /*Scope*/ 48, /*->15319*/
/*15271*/             OPC_MoveChild, 0,
/*15273*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15276*/             OPC_MoveChild, 0,
/*15278*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15281*/             OPC_MoveChild, 0,
/*15283*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15286*/             OPC_MoveParent,
/*15287*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15289*/             OPC_CheckType, MVT::v16i8,
/*15291*/             OPC_MoveParent,
/*15292*/             OPC_MoveParent,
/*15293*/             OPC_CheckChild1Same, 0,
/*15295*/             OPC_MoveParent,
/*15296*/             OPC_MoveParent,
/*15297*/             OPC_CheckType, MVT::v4i32,
/*15299*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15301*/             OPC_EmitInteger, MVT::i32, 14, 
/*15304*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15307*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15319*/           0, /*End of Scope*/
/*15320*/         /*Scope*/ 107, /*->15428*/
/*15321*/           OPC_MoveChild, 0,
/*15323*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15326*/           OPC_Scope, 49, /*->15377*/ // 2 children in Scope
/*15328*/             OPC_CheckChild0Same, 0,
/*15330*/             OPC_MoveChild, 1,
/*15332*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15335*/             OPC_MoveChild, 0,
/*15337*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15340*/             OPC_MoveChild, 0,
/*15342*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15345*/             OPC_MoveParent,
/*15346*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15348*/             OPC_CheckType, MVT::v16i8,
/*15350*/             OPC_MoveParent,
/*15351*/             OPC_MoveParent,
/*15352*/             OPC_MoveParent,
/*15353*/             OPC_RecordChild1, // #2 = $Vm
/*15354*/             OPC_MoveParent,
/*15355*/             OPC_CheckType, MVT::v4i32,
/*15357*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15359*/             OPC_EmitInteger, MVT::i32, 14, 
/*15362*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15365*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15377*/           /*Scope*/ 49, /*->15427*/
/*15378*/             OPC_MoveChild, 0,
/*15380*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15383*/             OPC_MoveChild, 0,
/*15385*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15388*/             OPC_MoveChild, 0,
/*15390*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15393*/             OPC_MoveParent,
/*15394*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15396*/             OPC_CheckType, MVT::v16i8,
/*15398*/             OPC_MoveParent,
/*15399*/             OPC_MoveParent,
/*15400*/             OPC_CheckChild1Same, 0,
/*15402*/             OPC_MoveParent,
/*15403*/             OPC_RecordChild1, // #2 = $Vm
/*15404*/             OPC_MoveParent,
/*15405*/             OPC_CheckType, MVT::v4i32,
/*15407*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15409*/             OPC_EmitInteger, MVT::i32, 14, 
/*15412*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15415*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15427*/           0, /*End of Scope*/
/*15428*/         0, /*End of Scope*/
/*15429*/       /*Scope*/ 53|128,1/*181*/, /*->15612*/
/*15431*/         OPC_MoveChild, 1,
/*15433*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15436*/         OPC_Scope, 86, /*->15524*/ // 2 children in Scope
/*15438*/           OPC_RecordChild0, // #1 = $Vd
/*15439*/           OPC_MoveChild, 1,
/*15441*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15444*/           OPC_MoveChild, 0,
/*15446*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15449*/           OPC_MoveChild, 0,
/*15451*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15454*/           OPC_MoveParent,
/*15455*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15457*/           OPC_CheckType, MVT::v16i8,
/*15459*/           OPC_MoveParent,
/*15460*/           OPC_MoveParent,
/*15461*/           OPC_MoveParent,
/*15462*/           OPC_MoveParent,
/*15463*/           OPC_MoveChild, 1,
/*15465*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15468*/           OPC_Scope, 26, /*->15496*/ // 2 children in Scope
/*15470*/             OPC_RecordChild0, // #2 = $Vn
/*15471*/             OPC_CheckChild1Same, 1,
/*15473*/             OPC_MoveParent,
/*15474*/             OPC_CheckType, MVT::v4i32,
/*15476*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15478*/             OPC_EmitInteger, MVT::i32, 14, 
/*15481*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15484*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15496*/           /*Scope*/ 26, /*->15523*/
/*15497*/             OPC_CheckChild0Same, 1,
/*15499*/             OPC_RecordChild1, // #2 = $Vn
/*15500*/             OPC_MoveParent,
/*15501*/             OPC_CheckType, MVT::v4i32,
/*15503*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15505*/             OPC_EmitInteger, MVT::i32, 14, 
/*15508*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15511*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15523*/           0, /*End of Scope*/
/*15524*/         /*Scope*/ 86, /*->15611*/
/*15525*/           OPC_MoveChild, 0,
/*15527*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15530*/           OPC_MoveChild, 0,
/*15532*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15535*/           OPC_MoveChild, 0,
/*15537*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15540*/           OPC_MoveParent,
/*15541*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15543*/           OPC_CheckType, MVT::v16i8,
/*15545*/           OPC_MoveParent,
/*15546*/           OPC_MoveParent,
/*15547*/           OPC_RecordChild1, // #1 = $Vd
/*15548*/           OPC_MoveParent,
/*15549*/           OPC_MoveParent,
/*15550*/           OPC_MoveChild, 1,
/*15552*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15555*/           OPC_Scope, 26, /*->15583*/ // 2 children in Scope
/*15557*/             OPC_RecordChild0, // #2 = $Vn
/*15558*/             OPC_CheckChild1Same, 1,
/*15560*/             OPC_MoveParent,
/*15561*/             OPC_CheckType, MVT::v4i32,
/*15563*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15565*/             OPC_EmitInteger, MVT::i32, 14, 
/*15568*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15571*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15583*/           /*Scope*/ 26, /*->15610*/
/*15584*/             OPC_CheckChild0Same, 1,
/*15586*/             OPC_RecordChild1, // #2 = $Vn
/*15587*/             OPC_MoveParent,
/*15588*/             OPC_CheckType, MVT::v4i32,
/*15590*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15592*/             OPC_EmitInteger, MVT::i32, 14, 
/*15595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15598*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15610*/           0, /*End of Scope*/
/*15611*/         0, /*End of Scope*/
/*15612*/       0, /*End of Scope*/
/*15613*/     /*Scope*/ 55|128,1/*183*/, /*->15798*/
/*15615*/       OPC_MoveChild, 0,
/*15617*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15620*/       OPC_Scope, 87, /*->15709*/ // 2 children in Scope
/*15622*/         OPC_RecordChild0, // #0 = $Vd
/*15623*/         OPC_MoveChild, 1,
/*15625*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15628*/         OPC_MoveChild, 0,
/*15630*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15633*/         OPC_MoveChild, 0,
/*15635*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15638*/         OPC_MoveParent,
/*15639*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15641*/         OPC_CheckType, MVT::v16i8,
/*15643*/         OPC_MoveParent,
/*15644*/         OPC_MoveParent,
/*15645*/         OPC_MoveParent,
/*15646*/         OPC_RecordChild1, // #1 = $Vm
/*15647*/         OPC_MoveParent,
/*15648*/         OPC_MoveChild, 1,
/*15650*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15653*/         OPC_Scope, 26, /*->15681*/ // 2 children in Scope
/*15655*/           OPC_RecordChild0, // #2 = $Vn
/*15656*/           OPC_CheckChild1Same, 0,
/*15658*/           OPC_MoveParent,
/*15659*/           OPC_CheckType, MVT::v4i32,
/*15661*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15663*/           OPC_EmitInteger, MVT::i32, 14, 
/*15666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15669*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15681*/         /*Scope*/ 26, /*->15708*/
/*15682*/           OPC_CheckChild0Same, 0,
/*15684*/           OPC_RecordChild1, // #2 = $Vn
/*15685*/           OPC_MoveParent,
/*15686*/           OPC_CheckType, MVT::v4i32,
/*15688*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15690*/           OPC_EmitInteger, MVT::i32, 14, 
/*15693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15696*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15708*/         0, /*End of Scope*/
/*15709*/       /*Scope*/ 87, /*->15797*/
/*15710*/         OPC_MoveChild, 0,
/*15712*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15715*/         OPC_MoveChild, 0,
/*15717*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15720*/         OPC_MoveChild, 0,
/*15722*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15725*/         OPC_MoveParent,
/*15726*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15728*/         OPC_CheckType, MVT::v16i8,
/*15730*/         OPC_MoveParent,
/*15731*/         OPC_MoveParent,
/*15732*/         OPC_RecordChild1, // #0 = $Vd
/*15733*/         OPC_MoveParent,
/*15734*/         OPC_RecordChild1, // #1 = $Vm
/*15735*/         OPC_MoveParent,
/*15736*/         OPC_MoveChild, 1,
/*15738*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15741*/         OPC_Scope, 26, /*->15769*/ // 2 children in Scope
/*15743*/           OPC_RecordChild0, // #2 = $Vn
/*15744*/           OPC_CheckChild1Same, 0,
/*15746*/           OPC_MoveParent,
/*15747*/           OPC_CheckType, MVT::v4i32,
/*15749*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15751*/           OPC_EmitInteger, MVT::i32, 14, 
/*15754*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15757*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15769*/         /*Scope*/ 26, /*->15796*/
/*15770*/           OPC_CheckChild0Same, 0,
/*15772*/           OPC_RecordChild1, // #2 = $Vn
/*15773*/           OPC_MoveParent,
/*15774*/           OPC_CheckType, MVT::v4i32,
/*15776*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15778*/           OPC_EmitInteger, MVT::i32, 14, 
/*15781*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15784*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15796*/         0, /*End of Scope*/
/*15797*/       0, /*End of Scope*/
/*15798*/     /*Scope*/ 63|128,4/*575*/, /*->16375*/
/*15800*/       OPC_RecordChild0, // #0 = $Vn
/*15801*/       OPC_Scope, 3|128,3/*387*/, /*->16191*/ // 2 children in Scope
/*15804*/         OPC_RecordChild1, // #1 = $Vd
/*15805*/         OPC_MoveParent,
/*15806*/         OPC_MoveChild, 1,
/*15808*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15811*/         OPC_Scope, 54, /*->15867*/ // 4 children in Scope
/*15813*/           OPC_RecordChild0, // #2 = $Vm
/*15814*/           OPC_MoveChild, 1,
/*15816*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15819*/           OPC_MoveChild, 0,
/*15821*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15824*/           OPC_MoveChild, 0,
/*15826*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15829*/           OPC_MoveChild, 0,
/*15831*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15834*/           OPC_MoveParent,
/*15835*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15837*/           OPC_CheckType, MVT::v16i8,
/*15839*/           OPC_MoveParent,
/*15840*/           OPC_MoveParent,
/*15841*/           OPC_CheckChild1Same, 1,
/*15843*/           OPC_MoveParent,
/*15844*/           OPC_MoveParent,
/*15845*/           OPC_CheckType, MVT::v2i64,
/*15847*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15849*/           OPC_EmitInteger, MVT::i32, 14, 
/*15852*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15855*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15867*/         /*Scope*/ 107, /*->15975*/
/*15868*/           OPC_MoveChild, 0,
/*15870*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15873*/           OPC_Scope, 49, /*->15924*/ // 2 children in Scope
/*15875*/             OPC_CheckChild0Same, 1,
/*15877*/             OPC_MoveChild, 1,
/*15879*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15882*/             OPC_MoveChild, 0,
/*15884*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15887*/             OPC_MoveChild, 0,
/*15889*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15892*/             OPC_MoveParent,
/*15893*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15895*/             OPC_CheckType, MVT::v16i8,
/*15897*/             OPC_MoveParent,
/*15898*/             OPC_MoveParent,
/*15899*/             OPC_MoveParent,
/*15900*/             OPC_RecordChild1, // #2 = $Vm
/*15901*/             OPC_MoveParent,
/*15902*/             OPC_CheckType, MVT::v2i64,
/*15904*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15906*/             OPC_EmitInteger, MVT::i32, 14, 
/*15909*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15912*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15924*/           /*Scope*/ 49, /*->15974*/
/*15925*/             OPC_MoveChild, 0,
/*15927*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15930*/             OPC_MoveChild, 0,
/*15932*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15935*/             OPC_MoveChild, 0,
/*15937*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15940*/             OPC_MoveParent,
/*15941*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15943*/             OPC_CheckType, MVT::v16i8,
/*15945*/             OPC_MoveParent,
/*15946*/             OPC_MoveParent,
/*15947*/             OPC_CheckChild1Same, 1,
/*15949*/             OPC_MoveParent,
/*15950*/             OPC_RecordChild1, // #2 = $Vm
/*15951*/             OPC_MoveParent,
/*15952*/             OPC_CheckType, MVT::v2i64,
/*15954*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15956*/             OPC_EmitInteger, MVT::i32, 14, 
/*15959*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15962*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15974*/           0, /*End of Scope*/
/*15975*/         /*Scope*/ 106, /*->16082*/
/*15976*/           OPC_RecordChild0, // #2 = $Vm
/*15977*/           OPC_MoveChild, 1,
/*15979*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15982*/           OPC_Scope, 48, /*->16032*/ // 2 children in Scope
/*15984*/             OPC_CheckChild0Same, 0,
/*15986*/             OPC_MoveChild, 1,
/*15988*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15991*/             OPC_MoveChild, 0,
/*15993*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15996*/             OPC_MoveChild, 0,
/*15998*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16001*/             OPC_MoveParent,
/*16002*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16004*/             OPC_CheckType, MVT::v16i8,
/*16006*/             OPC_MoveParent,
/*16007*/             OPC_MoveParent,
/*16008*/             OPC_MoveParent,
/*16009*/             OPC_MoveParent,
/*16010*/             OPC_CheckType, MVT::v2i64,
/*16012*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16014*/             OPC_EmitInteger, MVT::i32, 14, 
/*16017*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16020*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16032*/           /*Scope*/ 48, /*->16081*/
/*16033*/             OPC_MoveChild, 0,
/*16035*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16038*/             OPC_MoveChild, 0,
/*16040*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16043*/             OPC_MoveChild, 0,
/*16045*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16048*/             OPC_MoveParent,
/*16049*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16051*/             OPC_CheckType, MVT::v16i8,
/*16053*/             OPC_MoveParent,
/*16054*/             OPC_MoveParent,
/*16055*/             OPC_CheckChild1Same, 0,
/*16057*/             OPC_MoveParent,
/*16058*/             OPC_MoveParent,
/*16059*/             OPC_CheckType, MVT::v2i64,
/*16061*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16063*/             OPC_EmitInteger, MVT::i32, 14, 
/*16066*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16069*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16081*/           0, /*End of Scope*/
/*16082*/         /*Scope*/ 107, /*->16190*/
/*16083*/           OPC_MoveChild, 0,
/*16085*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16088*/           OPC_Scope, 49, /*->16139*/ // 2 children in Scope
/*16090*/             OPC_CheckChild0Same, 0,
/*16092*/             OPC_MoveChild, 1,
/*16094*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16097*/             OPC_MoveChild, 0,
/*16099*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16102*/             OPC_MoveChild, 0,
/*16104*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16107*/             OPC_MoveParent,
/*16108*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16110*/             OPC_CheckType, MVT::v16i8,
/*16112*/             OPC_MoveParent,
/*16113*/             OPC_MoveParent,
/*16114*/             OPC_MoveParent,
/*16115*/             OPC_RecordChild1, // #2 = $Vm
/*16116*/             OPC_MoveParent,
/*16117*/             OPC_CheckType, MVT::v2i64,
/*16119*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16121*/             OPC_EmitInteger, MVT::i32, 14, 
/*16124*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16127*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16139*/           /*Scope*/ 49, /*->16189*/
/*16140*/             OPC_MoveChild, 0,
/*16142*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16145*/             OPC_MoveChild, 0,
/*16147*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16150*/             OPC_MoveChild, 0,
/*16152*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16155*/             OPC_MoveParent,
/*16156*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16158*/             OPC_CheckType, MVT::v16i8,
/*16160*/             OPC_MoveParent,
/*16161*/             OPC_MoveParent,
/*16162*/             OPC_CheckChild1Same, 0,
/*16164*/             OPC_MoveParent,
/*16165*/             OPC_RecordChild1, // #2 = $Vm
/*16166*/             OPC_MoveParent,
/*16167*/             OPC_CheckType, MVT::v2i64,
/*16169*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16171*/             OPC_EmitInteger, MVT::i32, 14, 
/*16174*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16177*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16189*/           0, /*End of Scope*/
/*16190*/         0, /*End of Scope*/
/*16191*/       /*Scope*/ 53|128,1/*181*/, /*->16374*/
/*16193*/         OPC_MoveChild, 1,
/*16195*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16198*/         OPC_Scope, 86, /*->16286*/ // 2 children in Scope
/*16200*/           OPC_RecordChild0, // #1 = $Vd
/*16201*/           OPC_MoveChild, 1,
/*16203*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16206*/           OPC_MoveChild, 0,
/*16208*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16211*/           OPC_MoveChild, 0,
/*16213*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16216*/           OPC_MoveParent,
/*16217*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16219*/           OPC_CheckType, MVT::v16i8,
/*16221*/           OPC_MoveParent,
/*16222*/           OPC_MoveParent,
/*16223*/           OPC_MoveParent,
/*16224*/           OPC_MoveParent,
/*16225*/           OPC_MoveChild, 1,
/*16227*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16230*/           OPC_Scope, 26, /*->16258*/ // 2 children in Scope
/*16232*/             OPC_RecordChild0, // #2 = $Vn
/*16233*/             OPC_CheckChild1Same, 1,
/*16235*/             OPC_MoveParent,
/*16236*/             OPC_CheckType, MVT::v2i64,
/*16238*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16240*/             OPC_EmitInteger, MVT::i32, 14, 
/*16243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16246*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16258*/           /*Scope*/ 26, /*->16285*/
/*16259*/             OPC_CheckChild0Same, 1,
/*16261*/             OPC_RecordChild1, // #2 = $Vn
/*16262*/             OPC_MoveParent,
/*16263*/             OPC_CheckType, MVT::v2i64,
/*16265*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16267*/             OPC_EmitInteger, MVT::i32, 14, 
/*16270*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16273*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16285*/           0, /*End of Scope*/
/*16286*/         /*Scope*/ 86, /*->16373*/
/*16287*/           OPC_MoveChild, 0,
/*16289*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16292*/           OPC_MoveChild, 0,
/*16294*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16297*/           OPC_MoveChild, 0,
/*16299*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16302*/           OPC_MoveParent,
/*16303*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16305*/           OPC_CheckType, MVT::v16i8,
/*16307*/           OPC_MoveParent,
/*16308*/           OPC_MoveParent,
/*16309*/           OPC_RecordChild1, // #1 = $Vd
/*16310*/           OPC_MoveParent,
/*16311*/           OPC_MoveParent,
/*16312*/           OPC_MoveChild, 1,
/*16314*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16317*/           OPC_Scope, 26, /*->16345*/ // 2 children in Scope
/*16319*/             OPC_RecordChild0, // #2 = $Vn
/*16320*/             OPC_CheckChild1Same, 1,
/*16322*/             OPC_MoveParent,
/*16323*/             OPC_CheckType, MVT::v2i64,
/*16325*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16327*/             OPC_EmitInteger, MVT::i32, 14, 
/*16330*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16333*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16345*/           /*Scope*/ 26, /*->16372*/
/*16346*/             OPC_CheckChild0Same, 1,
/*16348*/             OPC_RecordChild1, // #2 = $Vn
/*16349*/             OPC_MoveParent,
/*16350*/             OPC_CheckType, MVT::v2i64,
/*16352*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16354*/             OPC_EmitInteger, MVT::i32, 14, 
/*16357*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16360*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16372*/           0, /*End of Scope*/
/*16373*/         0, /*End of Scope*/
/*16374*/       0, /*End of Scope*/
/*16375*/     /*Scope*/ 55|128,1/*183*/, /*->16560*/
/*16377*/       OPC_MoveChild, 0,
/*16379*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16382*/       OPC_Scope, 87, /*->16471*/ // 2 children in Scope
/*16384*/         OPC_RecordChild0, // #0 = $Vd
/*16385*/         OPC_MoveChild, 1,
/*16387*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16390*/         OPC_MoveChild, 0,
/*16392*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16395*/         OPC_MoveChild, 0,
/*16397*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16400*/         OPC_MoveParent,
/*16401*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16403*/         OPC_CheckType, MVT::v16i8,
/*16405*/         OPC_MoveParent,
/*16406*/         OPC_MoveParent,
/*16407*/         OPC_MoveParent,
/*16408*/         OPC_RecordChild1, // #1 = $Vm
/*16409*/         OPC_MoveParent,
/*16410*/         OPC_MoveChild, 1,
/*16412*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16415*/         OPC_Scope, 26, /*->16443*/ // 2 children in Scope
/*16417*/           OPC_RecordChild0, // #2 = $Vn
/*16418*/           OPC_CheckChild1Same, 0,
/*16420*/           OPC_MoveParent,
/*16421*/           OPC_CheckType, MVT::v2i64,
/*16423*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16425*/           OPC_EmitInteger, MVT::i32, 14, 
/*16428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16431*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16443*/         /*Scope*/ 26, /*->16470*/
/*16444*/           OPC_CheckChild0Same, 0,
/*16446*/           OPC_RecordChild1, // #2 = $Vn
/*16447*/           OPC_MoveParent,
/*16448*/           OPC_CheckType, MVT::v2i64,
/*16450*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16452*/           OPC_EmitInteger, MVT::i32, 14, 
/*16455*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16458*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16470*/         0, /*End of Scope*/
/*16471*/       /*Scope*/ 87, /*->16559*/
/*16472*/         OPC_MoveChild, 0,
/*16474*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16477*/         OPC_MoveChild, 0,
/*16479*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16482*/         OPC_MoveChild, 0,
/*16484*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16487*/         OPC_MoveParent,
/*16488*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16490*/         OPC_CheckType, MVT::v16i8,
/*16492*/         OPC_MoveParent,
/*16493*/         OPC_MoveParent,
/*16494*/         OPC_RecordChild1, // #0 = $Vd
/*16495*/         OPC_MoveParent,
/*16496*/         OPC_RecordChild1, // #1 = $Vm
/*16497*/         OPC_MoveParent,
/*16498*/         OPC_MoveChild, 1,
/*16500*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16503*/         OPC_Scope, 26, /*->16531*/ // 2 children in Scope
/*16505*/           OPC_RecordChild0, // #2 = $Vn
/*16506*/           OPC_CheckChild1Same, 0,
/*16508*/           OPC_MoveParent,
/*16509*/           OPC_CheckType, MVT::v2i64,
/*16511*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16513*/           OPC_EmitInteger, MVT::i32, 14, 
/*16516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16519*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16531*/         /*Scope*/ 26, /*->16558*/
/*16532*/           OPC_CheckChild0Same, 0,
/*16534*/           OPC_RecordChild1, // #2 = $Vn
/*16535*/           OPC_MoveParent,
/*16536*/           OPC_CheckType, MVT::v2i64,
/*16538*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16540*/           OPC_EmitInteger, MVT::i32, 14, 
/*16543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16546*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16558*/         0, /*End of Scope*/
/*16559*/       0, /*End of Scope*/
/*16560*/     0, /*End of Scope*/
/*16561*/   /*Scope*/ 0|128,1/*128*/, /*->16691*/
/*16563*/     OPC_RecordChild0, // #0 = $Vn
/*16564*/     OPC_MoveChild, 1,
/*16566*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16569*/     OPC_Scope, 73, /*->16644*/ // 2 children in Scope
/*16571*/       OPC_RecordChild0, // #1 = $Vm
/*16572*/       OPC_MoveChild, 1,
/*16574*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16577*/       OPC_MoveChild, 0,
/*16579*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16582*/       OPC_MoveChild, 0,
/*16584*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16587*/       OPC_MoveParent,
/*16588*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16590*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->16617
/*16593*/         OPC_MoveParent,
/*16594*/         OPC_MoveParent,
/*16595*/         OPC_MoveParent,
/*16596*/         OPC_CheckType, MVT::v2i32,
/*16598*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16600*/         OPC_EmitInteger, MVT::i32, 14, 
/*16603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16617*/       /*SwitchType*/ 24,  MVT::v16i8,// ->16643
/*16619*/         OPC_MoveParent,
/*16620*/         OPC_MoveParent,
/*16621*/         OPC_MoveParent,
/*16622*/         OPC_CheckType, MVT::v4i32,
/*16624*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16626*/         OPC_EmitInteger, MVT::i32, 14, 
/*16629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16643*/       0, // EndSwitchType
/*16644*/     /*Scope*/ 45, /*->16690*/
/*16645*/       OPC_MoveChild, 0,
/*16647*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16650*/       OPC_MoveChild, 0,
/*16652*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16655*/       OPC_MoveChild, 0,
/*16657*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16660*/       OPC_MoveParent,
/*16661*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16663*/       OPC_CheckType, MVT::v8i8,
/*16665*/       OPC_MoveParent,
/*16666*/       OPC_MoveParent,
/*16667*/       OPC_RecordChild1, // #1 = $Vm
/*16668*/       OPC_MoveParent,
/*16669*/       OPC_CheckType, MVT::v2i32,
/*16671*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16673*/       OPC_EmitInteger, MVT::i32, 14, 
/*16676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16690*/     0, /*End of Scope*/
/*16691*/   /*Scope*/ 101, /*->16793*/
/*16692*/     OPC_MoveChild, 0,
/*16694*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16697*/     OPC_Scope, 46, /*->16745*/ // 2 children in Scope
/*16699*/       OPC_RecordChild0, // #0 = $Vm
/*16700*/       OPC_MoveChild, 1,
/*16702*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16705*/       OPC_MoveChild, 0,
/*16707*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16710*/       OPC_MoveChild, 0,
/*16712*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16715*/       OPC_MoveParent,
/*16716*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16718*/       OPC_CheckType, MVT::v8i8,
/*16720*/       OPC_MoveParent,
/*16721*/       OPC_MoveParent,
/*16722*/       OPC_MoveParent,
/*16723*/       OPC_RecordChild1, // #1 = $Vn
/*16724*/       OPC_CheckType, MVT::v2i32,
/*16726*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16728*/       OPC_EmitInteger, MVT::i32, 14, 
/*16731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16745*/     /*Scope*/ 46, /*->16792*/
/*16746*/       OPC_MoveChild, 0,
/*16748*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16751*/       OPC_MoveChild, 0,
/*16753*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16756*/       OPC_MoveChild, 0,
/*16758*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16761*/       OPC_MoveParent,
/*16762*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16764*/       OPC_CheckType, MVT::v8i8,
/*16766*/       OPC_MoveParent,
/*16767*/       OPC_MoveParent,
/*16768*/       OPC_RecordChild1, // #0 = $Vm
/*16769*/       OPC_MoveParent,
/*16770*/       OPC_RecordChild1, // #1 = $Vn
/*16771*/       OPC_CheckType, MVT::v2i32,
/*16773*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16775*/       OPC_EmitInteger, MVT::i32, 14, 
/*16778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16781*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16792*/     0, /*End of Scope*/
/*16793*/   /*Scope*/ 51, /*->16845*/
/*16794*/     OPC_RecordChild0, // #0 = $Vn
/*16795*/     OPC_MoveChild, 1,
/*16797*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16800*/     OPC_MoveChild, 0,
/*16802*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16805*/     OPC_MoveChild, 0,
/*16807*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16810*/     OPC_MoveChild, 0,
/*16812*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16815*/     OPC_MoveParent,
/*16816*/     OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16818*/     OPC_CheckType, MVT::v16i8,
/*16820*/     OPC_MoveParent,
/*16821*/     OPC_MoveParent,
/*16822*/     OPC_RecordChild1, // #1 = $Vm
/*16823*/     OPC_MoveParent,
/*16824*/     OPC_CheckType, MVT::v4i32,
/*16826*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16828*/     OPC_EmitInteger, MVT::i32, 14, 
/*16831*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16834*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16845*/   /*Scope*/ 101, /*->16947*/
/*16846*/     OPC_MoveChild, 0,
/*16848*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16851*/     OPC_Scope, 46, /*->16899*/ // 2 children in Scope
/*16853*/       OPC_RecordChild0, // #0 = $Vm
/*16854*/       OPC_MoveChild, 1,
/*16856*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16859*/       OPC_MoveChild, 0,
/*16861*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16864*/       OPC_MoveChild, 0,
/*16866*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16869*/       OPC_MoveParent,
/*16870*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16872*/       OPC_CheckType, MVT::v16i8,
/*16874*/       OPC_MoveParent,
/*16875*/       OPC_MoveParent,
/*16876*/       OPC_MoveParent,
/*16877*/       OPC_RecordChild1, // #1 = $Vn
/*16878*/       OPC_CheckType, MVT::v4i32,
/*16880*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16882*/       OPC_EmitInteger, MVT::i32, 14, 
/*16885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16899*/     /*Scope*/ 46, /*->16946*/
/*16900*/       OPC_MoveChild, 0,
/*16902*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16905*/       OPC_MoveChild, 0,
/*16907*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16910*/       OPC_MoveChild, 0,
/*16912*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16915*/       OPC_MoveParent,
/*16916*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16918*/       OPC_CheckType, MVT::v16i8,
/*16920*/       OPC_MoveParent,
/*16921*/       OPC_MoveParent,
/*16922*/       OPC_RecordChild1, // #0 = $Vm
/*16923*/       OPC_MoveParent,
/*16924*/       OPC_RecordChild1, // #1 = $Vn
/*16925*/       OPC_CheckType, MVT::v4i32,
/*16927*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16929*/       OPC_EmitInteger, MVT::i32, 14, 
/*16932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16946*/     0, /*End of Scope*/
/*16947*/   /*Scope*/ 46, /*->16994*/
/*16948*/     OPC_RecordChild0, // #0 = $Vn
/*16949*/     OPC_RecordChild1, // #1 = $Vm
/*16950*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->16972
/*16953*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16955*/       OPC_EmitInteger, MVT::i32, 14, 
/*16958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16972*/     /*SwitchType*/ 19,  MVT::v4i32,// ->16993
/*16974*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16976*/       OPC_EmitInteger, MVT::i32, 14, 
/*16979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16993*/     0, // EndSwitchType
/*16994*/   0, /*End of Scope*/
/*16995*/ /*SwitchOpcode*/ 108|128,9/*1260*/,  TARGET_VAL(ISD::MUL),// ->18259
/*16999*/   OPC_Scope, 95|128,2/*351*/, /*->17353*/ // 8 children in Scope
/*17002*/     OPC_MoveChild, 0,
/*17004*/     OPC_SwitchOpcode /*2 cases */, 21|128,2/*277*/,  TARGET_VAL(ISD::SRA),// ->17286
/*17009*/       OPC_Scope, 104, /*->17115*/ // 2 children in Scope
/*17011*/         OPC_MoveChild, 0,
/*17013*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17016*/         OPC_RecordChild0, // #0 = $a
/*17017*/         OPC_MoveChild, 1,
/*17019*/         OPC_CheckInteger, 16, 
/*17021*/         OPC_CheckType, MVT::i32,
/*17023*/         OPC_MoveParent,
/*17024*/         OPC_MoveParent,
/*17025*/         OPC_MoveChild, 1,
/*17027*/         OPC_CheckInteger, 16, 
/*17029*/         OPC_CheckType, MVT::i32,
/*17031*/         OPC_MoveParent,
/*17032*/         OPC_MoveParent,
/*17033*/         OPC_MoveChild, 1,
/*17035*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17038*/         OPC_Scope, 43, /*->17083*/ // 2 children in Scope
/*17040*/           OPC_MoveChild, 0,
/*17042*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17045*/           OPC_RecordChild0, // #1 = $b
/*17046*/           OPC_MoveChild, 1,
/*17048*/           OPC_CheckInteger, 16, 
/*17050*/           OPC_CheckType, MVT::i32,
/*17052*/           OPC_MoveParent,
/*17053*/           OPC_MoveParent,
/*17054*/           OPC_MoveChild, 1,
/*17056*/           OPC_CheckInteger, 16, 
/*17058*/           OPC_CheckType, MVT::i32,
/*17060*/           OPC_MoveParent,
/*17061*/           OPC_MoveParent,
/*17062*/           OPC_CheckType, MVT::i32,
/*17064*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17066*/           OPC_EmitInteger, MVT::i32, 14, 
/*17069*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17072*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17083*/         /*Scope*/ 30, /*->17114*/
/*17084*/           OPC_RecordChild0, // #1 = $b
/*17085*/           OPC_MoveChild, 1,
/*17087*/           OPC_CheckInteger, 16, 
/*17089*/           OPC_CheckType, MVT::i32,
/*17091*/           OPC_MoveParent,
/*17092*/           OPC_MoveParent,
/*17093*/           OPC_CheckType, MVT::i32,
/*17095*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17097*/           OPC_EmitInteger, MVT::i32, 14, 
/*17100*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17103*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17114*/         0, /*End of Scope*/
/*17115*/       /*Scope*/ 40|128,1/*168*/, /*->17285*/
/*17117*/         OPC_RecordChild0, // #0 = $a
/*17118*/         OPC_MoveChild, 1,
/*17120*/         OPC_CheckInteger, 16, 
/*17122*/         OPC_CheckType, MVT::i32,
/*17124*/         OPC_MoveParent,
/*17125*/         OPC_MoveParent,
/*17126*/         OPC_MoveChild, 1,
/*17128*/         OPC_SwitchOpcode /*2 cases */, 100,  TARGET_VAL(ISD::SRA),// ->17232
/*17132*/           OPC_Scope, 43, /*->17177*/ // 2 children in Scope
/*17134*/             OPC_MoveChild, 0,
/*17136*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17139*/             OPC_RecordChild0, // #1 = $b
/*17140*/             OPC_MoveChild, 1,
/*17142*/             OPC_CheckInteger, 16, 
/*17144*/             OPC_CheckType, MVT::i32,
/*17146*/             OPC_MoveParent,
/*17147*/             OPC_MoveParent,
/*17148*/             OPC_MoveChild, 1,
/*17150*/             OPC_CheckInteger, 16, 
/*17152*/             OPC_CheckType, MVT::i32,
/*17154*/             OPC_MoveParent,
/*17155*/             OPC_MoveParent,
/*17156*/             OPC_CheckType, MVT::i32,
/*17158*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17160*/             OPC_EmitInteger, MVT::i32, 14, 
/*17163*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17166*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17177*/           /*Scope*/ 53, /*->17231*/
/*17178*/             OPC_RecordChild0, // #1 = $Rm
/*17179*/             OPC_MoveChild, 1,
/*17181*/             OPC_CheckInteger, 16, 
/*17183*/             OPC_CheckType, MVT::i32,
/*17185*/             OPC_MoveParent,
/*17186*/             OPC_MoveParent,
/*17187*/             OPC_CheckType, MVT::i32,
/*17189*/             OPC_Scope, 19, /*->17210*/ // 2 children in Scope
/*17191*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17193*/               OPC_EmitInteger, MVT::i32, 14, 
/*17196*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17199*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17210*/             /*Scope*/ 19, /*->17230*/
/*17211*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17213*/               OPC_EmitInteger, MVT::i32, 14, 
/*17216*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17219*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17230*/             0, /*End of Scope*/
/*17231*/           0, /*End of Scope*/
/*17232*/         /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17284
/*17235*/           OPC_RecordChild0, // #1 = $Rm
/*17236*/           OPC_MoveChild, 1,
/*17238*/           OPC_CheckValueType, MVT::i16,
/*17240*/           OPC_MoveParent,
/*17241*/           OPC_MoveParent,
/*17242*/           OPC_Scope, 19, /*->17263*/ // 2 children in Scope
/*17244*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17246*/             OPC_EmitInteger, MVT::i32, 14, 
/*17249*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17252*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17263*/           /*Scope*/ 19, /*->17283*/
/*17264*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17266*/             OPC_EmitInteger, MVT::i32, 14, 
/*17269*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17272*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17283*/           0, /*End of Scope*/
/*17284*/         0, // EndSwitchOpcode
/*17285*/       0, /*End of Scope*/
/*17286*/     /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17352
/*17289*/       OPC_RecordChild0, // #0 = $Rn
/*17290*/       OPC_MoveChild, 1,
/*17292*/       OPC_CheckValueType, MVT::i16,
/*17294*/       OPC_MoveParent,
/*17295*/       OPC_MoveParent,
/*17296*/       OPC_MoveChild, 1,
/*17298*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17301*/       OPC_RecordChild0, // #1 = $Rm
/*17302*/       OPC_MoveChild, 1,
/*17304*/       OPC_CheckInteger, 16, 
/*17306*/       OPC_CheckType, MVT::i32,
/*17308*/       OPC_MoveParent,
/*17309*/       OPC_MoveParent,
/*17310*/       OPC_Scope, 19, /*->17331*/ // 2 children in Scope
/*17312*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17314*/         OPC_EmitInteger, MVT::i32, 14, 
/*17317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17331*/       /*Scope*/ 19, /*->17351*/
/*17332*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17334*/         OPC_EmitInteger, MVT::i32, 14, 
/*17337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17351*/       0, /*End of Scope*/
/*17352*/     0, // EndSwitchOpcode
/*17353*/   /*Scope*/ 41, /*->17395*/
/*17354*/     OPC_RecordChild0, // #0 = $a
/*17355*/     OPC_MoveChild, 0,
/*17357*/     OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17359*/     OPC_MoveParent,
/*17360*/     OPC_MoveChild, 1,
/*17362*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17365*/     OPC_RecordChild0, // #1 = $b
/*17366*/     OPC_MoveChild, 1,
/*17368*/     OPC_CheckInteger, 16, 
/*17370*/     OPC_CheckType, MVT::i32,
/*17372*/     OPC_MoveParent,
/*17373*/     OPC_MoveParent,
/*17374*/     OPC_CheckType, MVT::i32,
/*17376*/     OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17378*/     OPC_EmitInteger, MVT::i32, 14, 
/*17381*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17384*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17395*/   /*Scope*/ 107, /*->17503*/
/*17396*/     OPC_MoveChild, 0,
/*17398*/     OPC_SwitchOpcode /*2 cases */, 36,  TARGET_VAL(ISD::SRA),// ->17438
/*17402*/       OPC_RecordChild0, // #0 = $a
/*17403*/       OPC_MoveChild, 1,
/*17405*/       OPC_CheckInteger, 16, 
/*17407*/       OPC_CheckType, MVT::i32,
/*17409*/       OPC_MoveParent,
/*17410*/       OPC_MoveParent,
/*17411*/       OPC_RecordChild1, // #1 = $b
/*17412*/       OPC_MoveChild, 1,
/*17414*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17416*/       OPC_MoveParent,
/*17417*/       OPC_CheckType, MVT::i32,
/*17419*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17421*/       OPC_EmitInteger, MVT::i32, 14, 
/*17424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17438*/     /*SwitchOpcode*/ 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17502
/*17441*/       OPC_RecordChild0, // #0 = $Rn
/*17442*/       OPC_MoveChild, 1,
/*17444*/       OPC_CheckValueType, MVT::i16,
/*17446*/       OPC_MoveParent,
/*17447*/       OPC_MoveParent,
/*17448*/       OPC_MoveChild, 1,
/*17450*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*17453*/       OPC_RecordChild0, // #1 = $Rm
/*17454*/       OPC_MoveChild, 1,
/*17456*/       OPC_CheckValueType, MVT::i16,
/*17458*/       OPC_MoveParent,
/*17459*/       OPC_MoveParent,
/*17460*/       OPC_Scope, 19, /*->17481*/ // 2 children in Scope
/*17462*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17464*/         OPC_EmitInteger, MVT::i32, 14, 
/*17467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17481*/       /*Scope*/ 19, /*->17501*/
/*17482*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17484*/         OPC_EmitInteger, MVT::i32, 14, 
/*17487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17490*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17501*/       0, /*End of Scope*/
/*17502*/     0, // EndSwitchOpcode
/*17503*/   /*Scope*/ 10|128,2/*266*/, /*->17771*/
/*17505*/     OPC_RecordChild0, // #0 = $a
/*17506*/     OPC_Scope, 32, /*->17540*/ // 3 children in Scope
/*17508*/       OPC_MoveChild, 0,
/*17510*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17512*/       OPC_MoveParent,
/*17513*/       OPC_RecordChild1, // #1 = $b
/*17514*/       OPC_MoveChild, 1,
/*17516*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17518*/       OPC_MoveParent,
/*17519*/       OPC_CheckType, MVT::i32,
/*17521*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17523*/       OPC_EmitInteger, MVT::i32, 14, 
/*17526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17540*/     /*Scope*/ 97, /*->17638*/
/*17541*/       OPC_RecordChild1, // #1 = $Rm
/*17542*/       OPC_CheckType, MVT::i32,
/*17544*/       OPC_Scope, 23, /*->17569*/ // 4 children in Scope
/*17546*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17548*/         OPC_EmitInteger, MVT::i32, 14, 
/*17551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17569*/       /*Scope*/ 23, /*->17593*/
/*17570*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*17572*/         OPC_EmitInteger, MVT::i32, 14, 
/*17575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17581*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17593*/       /*Scope*/ 23, /*->17617*/
/*17594*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17596*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17599*/         OPC_EmitInteger, MVT::i32, 14, 
/*17602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17605*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17617*/       /*Scope*/ 19, /*->17637*/
/*17618*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17620*/         OPC_EmitInteger, MVT::i32, 14, 
/*17623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17637*/       0, /*End of Scope*/
/*17638*/     /*Scope*/ 2|128,1/*130*/, /*->17770*/
/*17640*/       OPC_MoveChild, 1,
/*17642*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17645*/       OPC_RecordChild0, // #1 = $Vm
/*17646*/       OPC_Scope, 60, /*->17708*/ // 2 children in Scope
/*17648*/         OPC_CheckChild0Type, MVT::v4i16,
/*17650*/         OPC_RecordChild1, // #2 = $lane
/*17651*/         OPC_MoveChild, 1,
/*17653*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17656*/         OPC_MoveParent,
/*17657*/         OPC_MoveParent,
/*17658*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17683
/*17661*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17663*/           OPC_EmitConvertToTarget, 2,
/*17665*/           OPC_EmitInteger, MVT::i32, 14, 
/*17668*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17671*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17683*/         /*SwitchType*/ 22,  MVT::v8i16,// ->17707
/*17685*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17687*/           OPC_EmitConvertToTarget, 2,
/*17689*/           OPC_EmitInteger, MVT::i32, 14, 
/*17692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17695*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17707*/         0, // EndSwitchType
/*17708*/       /*Scope*/ 60, /*->17769*/
/*17709*/         OPC_CheckChild0Type, MVT::v2i32,
/*17711*/         OPC_RecordChild1, // #2 = $lane
/*17712*/         OPC_MoveChild, 1,
/*17714*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17717*/         OPC_MoveParent,
/*17718*/         OPC_MoveParent,
/*17719*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17744
/*17722*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17724*/           OPC_EmitConvertToTarget, 2,
/*17726*/           OPC_EmitInteger, MVT::i32, 14, 
/*17729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17732*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17744*/         /*SwitchType*/ 22,  MVT::v4i32,// ->17768
/*17746*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17748*/           OPC_EmitConvertToTarget, 2,
/*17750*/           OPC_EmitInteger, MVT::i32, 14, 
/*17753*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17756*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17768*/         0, // EndSwitchType
/*17769*/       0, /*End of Scope*/
/*17770*/     0, /*End of Scope*/
/*17771*/   /*Scope*/ 4|128,1/*132*/, /*->17905*/
/*17773*/     OPC_MoveChild, 0,
/*17775*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17778*/     OPC_RecordChild0, // #0 = $Vm
/*17779*/     OPC_Scope, 61, /*->17842*/ // 2 children in Scope
/*17781*/       OPC_CheckChild0Type, MVT::v4i16,
/*17783*/       OPC_RecordChild1, // #1 = $lane
/*17784*/       OPC_MoveChild, 1,
/*17786*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17789*/       OPC_MoveParent,
/*17790*/       OPC_MoveParent,
/*17791*/       OPC_RecordChild1, // #2 = $Vn
/*17792*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17817
/*17795*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17797*/         OPC_EmitConvertToTarget, 1,
/*17799*/         OPC_EmitInteger, MVT::i32, 14, 
/*17802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17805*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17817*/       /*SwitchType*/ 22,  MVT::v8i16,// ->17841
/*17819*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17821*/         OPC_EmitConvertToTarget, 1,
/*17823*/         OPC_EmitInteger, MVT::i32, 14, 
/*17826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17841*/       0, // EndSwitchType
/*17842*/     /*Scope*/ 61, /*->17904*/
/*17843*/       OPC_CheckChild0Type, MVT::v2i32,
/*17845*/       OPC_RecordChild1, // #1 = $lane
/*17846*/       OPC_MoveChild, 1,
/*17848*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17851*/       OPC_MoveParent,
/*17852*/       OPC_MoveParent,
/*17853*/       OPC_RecordChild1, // #2 = $Vn
/*17854*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17879
/*17857*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17859*/         OPC_EmitConvertToTarget, 1,
/*17861*/         OPC_EmitInteger, MVT::i32, 14, 
/*17864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17867*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17879*/       /*SwitchType*/ 22,  MVT::v4i32,// ->17903
/*17881*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17883*/         OPC_EmitConvertToTarget, 1,
/*17885*/         OPC_EmitInteger, MVT::i32, 14, 
/*17888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17903*/       0, // EndSwitchType
/*17904*/     0, /*End of Scope*/
/*17905*/   /*Scope*/ 109, /*->18015*/
/*17906*/     OPC_RecordChild0, // #0 = $src1
/*17907*/     OPC_MoveChild, 1,
/*17909*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17912*/     OPC_RecordChild0, // #1 = $src2
/*17913*/     OPC_Scope, 49, /*->17964*/ // 2 children in Scope
/*17915*/       OPC_CheckChild0Type, MVT::v8i16,
/*17917*/       OPC_RecordChild1, // #2 = $lane
/*17918*/       OPC_MoveChild, 1,
/*17920*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17923*/       OPC_MoveParent,
/*17924*/       OPC_MoveParent,
/*17925*/       OPC_CheckType, MVT::v8i16,
/*17927*/       OPC_EmitConvertToTarget, 2,
/*17929*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*17932*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*17941*/       OPC_EmitConvertToTarget, 2,
/*17943*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*17946*/       OPC_EmitInteger, MVT::i32, 14, 
/*17949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17964*/     /*Scope*/ 49, /*->18014*/
/*17965*/       OPC_CheckChild0Type, MVT::v4i32,
/*17967*/       OPC_RecordChild1, // #2 = $lane
/*17968*/       OPC_MoveChild, 1,
/*17970*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17973*/       OPC_MoveParent,
/*17974*/       OPC_MoveParent,
/*17975*/       OPC_CheckType, MVT::v4i32,
/*17977*/       OPC_EmitConvertToTarget, 2,
/*17979*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*17982*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*17991*/       OPC_EmitConvertToTarget, 2,
/*17993*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*17996*/       OPC_EmitInteger, MVT::i32, 14, 
/*17999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18014*/     0, /*End of Scope*/
/*18015*/   /*Scope*/ 110, /*->18126*/
/*18016*/     OPC_MoveChild, 0,
/*18018*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18021*/     OPC_RecordChild0, // #0 = $src2
/*18022*/     OPC_Scope, 50, /*->18074*/ // 2 children in Scope
/*18024*/       OPC_CheckChild0Type, MVT::v8i16,
/*18026*/       OPC_RecordChild1, // #1 = $lane
/*18027*/       OPC_MoveChild, 1,
/*18029*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18032*/       OPC_MoveParent,
/*18033*/       OPC_MoveParent,
/*18034*/       OPC_RecordChild1, // #2 = $src1
/*18035*/       OPC_CheckType, MVT::v8i16,
/*18037*/       OPC_EmitConvertToTarget, 1,
/*18039*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*18042*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*18051*/       OPC_EmitConvertToTarget, 1,
/*18053*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*18056*/       OPC_EmitInteger, MVT::i32, 14, 
/*18059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18074*/     /*Scope*/ 50, /*->18125*/
/*18075*/       OPC_CheckChild0Type, MVT::v4i32,
/*18077*/       OPC_RecordChild1, // #1 = $lane
/*18078*/       OPC_MoveChild, 1,
/*18080*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18083*/       OPC_MoveParent,
/*18084*/       OPC_MoveParent,
/*18085*/       OPC_RecordChild1, // #2 = $src1
/*18086*/       OPC_CheckType, MVT::v4i32,
/*18088*/       OPC_EmitConvertToTarget, 1,
/*18090*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*18093*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*18102*/       OPC_EmitConvertToTarget, 1,
/*18104*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*18107*/       OPC_EmitInteger, MVT::i32, 14, 
/*18110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18125*/     0, /*End of Scope*/
/*18126*/   /*Scope*/ 2|128,1/*130*/, /*->18258*/
/*18128*/     OPC_RecordChild0, // #0 = $Vn
/*18129*/     OPC_RecordChild1, // #1 = $Vm
/*18130*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->18152
/*18133*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18135*/       OPC_EmitInteger, MVT::i32, 14, 
/*18138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18152*/     /*SwitchType*/ 19,  MVT::v4i16,// ->18173
/*18154*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18156*/       OPC_EmitInteger, MVT::i32, 14, 
/*18159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18173*/     /*SwitchType*/ 19,  MVT::v2i32,// ->18194
/*18175*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18177*/       OPC_EmitInteger, MVT::i32, 14, 
/*18180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18183*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18194*/     /*SwitchType*/ 19,  MVT::v16i8,// ->18215
/*18196*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18198*/       OPC_EmitInteger, MVT::i32, 14, 
/*18201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*18215*/     /*SwitchType*/ 19,  MVT::v8i16,// ->18236
/*18217*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18219*/       OPC_EmitInteger, MVT::i32, 14, 
/*18222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18225*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*18236*/     /*SwitchType*/ 19,  MVT::v4i32,// ->18257
/*18238*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18240*/       OPC_EmitInteger, MVT::i32, 14, 
/*18243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18257*/     0, // EndSwitchType
/*18258*/   0, /*End of Scope*/
/*18259*/ /*SwitchOpcode*/ 91|128,20/*2651*/,  TARGET_VAL(ISD::AND),// ->20914
/*18263*/   OPC_Scope, 69, /*->18334*/ // 34 children in Scope
/*18265*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18270*/     OPC_MoveChild, 0,
/*18272*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18275*/     OPC_RecordChild0, // #0 = $Src
/*18276*/     OPC_MoveChild, 1,
/*18278*/     OPC_CheckInteger, 8, 
/*18280*/     OPC_CheckType, MVT::i32,
/*18282*/     OPC_MoveParent,
/*18283*/     OPC_MoveParent,
/*18284*/     OPC_CheckType, MVT::i32,
/*18286*/     OPC_Scope, 22, /*->18310*/ // 2 children in Scope
/*18288*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18290*/       OPC_EmitInteger, MVT::i32, 1, 
/*18293*/       OPC_EmitInteger, MVT::i32, 14, 
/*18296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18299*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*18310*/     /*Scope*/ 22, /*->18333*/
/*18311*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18313*/       OPC_EmitInteger, MVT::i32, 1, 
/*18316*/       OPC_EmitInteger, MVT::i32, 14, 
/*18319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*18333*/     0, /*End of Scope*/
/*18334*/   /*Scope*/ 47, /*->18382*/
/*18335*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18338*/     OPC_MoveChild, 0,
/*18340*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18343*/     OPC_RecordChild0, // #0 = $Rm
/*18344*/     OPC_RecordChild1, // #1 = $rot
/*18345*/     OPC_MoveChild, 1,
/*18347*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18350*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18352*/     OPC_CheckType, MVT::i32,
/*18354*/     OPC_MoveParent,
/*18355*/     OPC_MoveParent,
/*18356*/     OPC_CheckType, MVT::i32,
/*18358*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18360*/     OPC_EmitConvertToTarget, 1,
/*18362*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18365*/     OPC_EmitInteger, MVT::i32, 14, 
/*18368*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18371*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18382*/   /*Scope*/ 48, /*->18431*/
/*18383*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18387*/     OPC_MoveChild, 0,
/*18389*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18392*/     OPC_RecordChild0, // #0 = $Rm
/*18393*/     OPC_RecordChild1, // #1 = $rot
/*18394*/     OPC_MoveChild, 1,
/*18396*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18399*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18401*/     OPC_CheckType, MVT::i32,
/*18403*/     OPC_MoveParent,
/*18404*/     OPC_MoveParent,
/*18405*/     OPC_CheckType, MVT::i32,
/*18407*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18409*/     OPC_EmitConvertToTarget, 1,
/*18411*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18414*/     OPC_EmitInteger, MVT::i32, 14, 
/*18417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18431*/   /*Scope*/ 49, /*->18481*/
/*18432*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18437*/     OPC_MoveChild, 0,
/*18439*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18442*/     OPC_RecordChild0, // #0 = $Rm
/*18443*/     OPC_RecordChild1, // #1 = $rot
/*18444*/     OPC_MoveChild, 1,
/*18446*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18449*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18451*/     OPC_CheckType, MVT::i32,
/*18453*/     OPC_MoveParent,
/*18454*/     OPC_MoveParent,
/*18455*/     OPC_CheckType, MVT::i32,
/*18457*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18459*/     OPC_EmitConvertToTarget, 1,
/*18461*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18464*/     OPC_EmitInteger, MVT::i32, 14, 
/*18467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18470*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18481*/   /*Scope*/ 47, /*->18529*/
/*18482*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18485*/     OPC_MoveChild, 0,
/*18487*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18490*/     OPC_RecordChild0, // #0 = $Rm
/*18491*/     OPC_RecordChild1, // #1 = $rot
/*18492*/     OPC_MoveChild, 1,
/*18494*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18497*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18499*/     OPC_CheckType, MVT::i32,
/*18501*/     OPC_MoveParent,
/*18502*/     OPC_MoveParent,
/*18503*/     OPC_CheckType, MVT::i32,
/*18505*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18507*/     OPC_EmitConvertToTarget, 1,
/*18509*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18512*/     OPC_EmitInteger, MVT::i32, 14, 
/*18515*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18518*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18529*/   /*Scope*/ 48, /*->18578*/
/*18530*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18534*/     OPC_MoveChild, 0,
/*18536*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18539*/     OPC_RecordChild0, // #0 = $Rm
/*18540*/     OPC_RecordChild1, // #1 = $rot
/*18541*/     OPC_MoveChild, 1,
/*18543*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18546*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18548*/     OPC_CheckType, MVT::i32,
/*18550*/     OPC_MoveParent,
/*18551*/     OPC_MoveParent,
/*18552*/     OPC_CheckType, MVT::i32,
/*18554*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18556*/     OPC_EmitConvertToTarget, 1,
/*18558*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18561*/     OPC_EmitInteger, MVT::i32, 14, 
/*18564*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18567*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18578*/   /*Scope*/ 49, /*->18628*/
/*18579*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18584*/     OPC_MoveChild, 0,
/*18586*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18589*/     OPC_RecordChild0, // #0 = $Rm
/*18590*/     OPC_RecordChild1, // #1 = $rot
/*18591*/     OPC_MoveChild, 1,
/*18593*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18596*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18598*/     OPC_CheckType, MVT::i32,
/*18600*/     OPC_MoveParent,
/*18601*/     OPC_MoveParent,
/*18602*/     OPC_CheckType, MVT::i32,
/*18604*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18606*/     OPC_EmitConvertToTarget, 1,
/*18608*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18611*/     OPC_EmitInteger, MVT::i32, 14, 
/*18614*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18617*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18628*/   /*Scope*/ 28, /*->18657*/
/*18629*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18632*/     OPC_RecordChild0, // #0 = $Src
/*18633*/     OPC_CheckType, MVT::i32,
/*18635*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18637*/     OPC_EmitInteger, MVT::i32, 0, 
/*18640*/     OPC_EmitInteger, MVT::i32, 14, 
/*18643*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18646*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
              // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*18657*/   /*Scope*/ 29, /*->18687*/
/*18658*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18662*/     OPC_RecordChild0, // #0 = $Src
/*18663*/     OPC_CheckType, MVT::i32,
/*18665*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18667*/     OPC_EmitInteger, MVT::i32, 0, 
/*18670*/     OPC_EmitInteger, MVT::i32, 14, 
/*18673*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18676*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
              // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*18687*/   /*Scope*/ 30, /*->18718*/
/*18688*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18693*/     OPC_RecordChild0, // #0 = $Src
/*18694*/     OPC_CheckType, MVT::i32,
/*18696*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18698*/     OPC_EmitInteger, MVT::i32, 0, 
/*18701*/     OPC_EmitInteger, MVT::i32, 14, 
/*18704*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18707*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*18718*/   /*Scope*/ 28, /*->18747*/
/*18719*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18722*/     OPC_RecordChild0, // #0 = $Rm
/*18723*/     OPC_CheckType, MVT::i32,
/*18725*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18727*/     OPC_EmitInteger, MVT::i32, 0, 
/*18730*/     OPC_EmitInteger, MVT::i32, 14, 
/*18733*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18736*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*18747*/   /*Scope*/ 29, /*->18777*/
/*18748*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18752*/     OPC_RecordChild0, // #0 = $Rm
/*18753*/     OPC_CheckType, MVT::i32,
/*18755*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18757*/     OPC_EmitInteger, MVT::i32, 0, 
/*18760*/     OPC_EmitInteger, MVT::i32, 14, 
/*18763*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18766*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*18777*/   /*Scope*/ 30, /*->18808*/
/*18778*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18783*/     OPC_RecordChild0, // #0 = $Rm
/*18784*/     OPC_CheckType, MVT::i32,
/*18786*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18788*/     OPC_EmitInteger, MVT::i32, 0, 
/*18791*/     OPC_EmitInteger, MVT::i32, 14, 
/*18794*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18797*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*18808*/   /*Scope*/ 52, /*->18861*/
/*18809*/     OPC_RecordChild0, // #0 = $Rn
/*18810*/     OPC_MoveChild, 1,
/*18812*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18815*/     OPC_RecordChild0, // #1 = $shift
/*18816*/     OPC_MoveChild, 1,
/*18818*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18829*/     OPC_MoveParent,
/*18830*/     OPC_MoveParent,
/*18831*/     OPC_CheckType, MVT::i32,
/*18833*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18835*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18838*/     OPC_EmitInteger, MVT::i32, 14, 
/*18841*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18844*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18847*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18861*/   /*Scope*/ 44, /*->18906*/
/*18862*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18865*/     OPC_MoveChild, 0,
/*18867*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*18870*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*18871*/     OPC_CheckFoldableChainNode,
/*18872*/     OPC_MoveChild, 1,
/*18874*/     OPC_CheckInteger, 14|128,1/*142*/, 
/*18877*/     OPC_MoveParent,
/*18878*/     OPC_RecordChild2, // #1 = $addr
/*18879*/     OPC_CheckChild2Type, MVT::i32,
/*18881*/     OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*18883*/     OPC_MoveParent,
/*18884*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18886*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*18889*/     OPC_EmitMergeInputChains1_0,
/*18890*/     OPC_EmitInteger, MVT::i32, 14, 
/*18893*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18896*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 142:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
              // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*18906*/   /*Scope*/ 45, /*->18952*/
/*18907*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18911*/     OPC_MoveChild, 0,
/*18913*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*18916*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*18917*/     OPC_CheckFoldableChainNode,
/*18918*/     OPC_MoveChild, 1,
/*18920*/     OPC_CheckInteger, 14|128,1/*142*/, 
/*18923*/     OPC_MoveParent,
/*18924*/     OPC_RecordChild2, // #1 = $addr
/*18925*/     OPC_CheckChild2Type, MVT::i32,
/*18927*/     OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*18929*/     OPC_MoveParent,
/*18930*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18932*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*18935*/     OPC_EmitMergeInputChains1_0,
/*18936*/     OPC_EmitInteger, MVT::i32, 14, 
/*18939*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18942*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 142:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
              // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*18952*/   /*Scope*/ 44, /*->18997*/
/*18953*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18956*/     OPC_MoveChild, 0,
/*18958*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*18961*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*18962*/     OPC_CheckFoldableChainNode,
/*18963*/     OPC_MoveChild, 1,
/*18965*/     OPC_CheckInteger, 14|128,1/*142*/, 
/*18968*/     OPC_MoveParent,
/*18969*/     OPC_RecordChild2, // #1 = $addr
/*18970*/     OPC_CheckChild2Type, MVT::i32,
/*18972*/     OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*18974*/     OPC_MoveParent,
/*18975*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18977*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*18980*/     OPC_EmitMergeInputChains1_0,
/*18981*/     OPC_EmitInteger, MVT::i32, 14, 
/*18984*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18987*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 142:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
              // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*18997*/   /*Scope*/ 45, /*->19043*/
/*18998*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19002*/     OPC_MoveChild, 0,
/*19004*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19007*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19008*/     OPC_CheckFoldableChainNode,
/*19009*/     OPC_MoveChild, 1,
/*19011*/     OPC_CheckInteger, 14|128,1/*142*/, 
/*19014*/     OPC_MoveParent,
/*19015*/     OPC_RecordChild2, // #1 = $addr
/*19016*/     OPC_CheckChild2Type, MVT::i32,
/*19018*/     OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*19020*/     OPC_MoveParent,
/*19021*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19023*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19026*/     OPC_EmitMergeInputChains1_0,
/*19027*/     OPC_EmitInteger, MVT::i32, 14, 
/*19030*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19033*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 142:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
              // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*19043*/   /*Scope*/ 52, /*->19096*/
/*19044*/     OPC_MoveChild, 0,
/*19046*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19049*/     OPC_RecordChild0, // #0 = $shift
/*19050*/     OPC_MoveChild, 1,
/*19052*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19063*/     OPC_MoveParent,
/*19064*/     OPC_MoveParent,
/*19065*/     OPC_RecordChild1, // #1 = $Rn
/*19066*/     OPC_CheckType, MVT::i32,
/*19068*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19070*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19073*/     OPC_EmitInteger, MVT::i32, 14, 
/*19076*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19079*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19082*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19096*/   /*Scope*/ 82, /*->19179*/
/*19097*/     OPC_RecordChild0, // #0 = $Rn
/*19098*/     OPC_MoveChild, 1,
/*19100*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19103*/     OPC_RecordChild0, // #1 = $shift
/*19104*/     OPC_MoveChild, 1,
/*19106*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19117*/     OPC_MoveParent,
/*19118*/     OPC_MoveParent,
/*19119*/     OPC_CheckType, MVT::i32,
/*19121*/     OPC_Scope, 27, /*->19150*/ // 2 children in Scope
/*19123*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19125*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19128*/       OPC_EmitInteger, MVT::i32, 14, 
/*19131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19150*/     /*Scope*/ 27, /*->19178*/
/*19151*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19153*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19156*/       OPC_EmitInteger, MVT::i32, 14, 
/*19159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19178*/     0, /*End of Scope*/
/*19179*/   /*Scope*/ 82, /*->19262*/
/*19180*/     OPC_MoveChild, 0,
/*19182*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19185*/     OPC_RecordChild0, // #0 = $shift
/*19186*/     OPC_MoveChild, 1,
/*19188*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19199*/     OPC_MoveParent,
/*19200*/     OPC_MoveParent,
/*19201*/     OPC_RecordChild1, // #1 = $Rn
/*19202*/     OPC_CheckType, MVT::i32,
/*19204*/     OPC_Scope, 27, /*->19233*/ // 2 children in Scope
/*19206*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19208*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19211*/       OPC_EmitInteger, MVT::i32, 14, 
/*19214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19233*/     /*Scope*/ 27, /*->19261*/
/*19234*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19236*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19239*/       OPC_EmitInteger, MVT::i32, 14, 
/*19242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19261*/     0, /*End of Scope*/
/*19262*/   /*Scope*/ 102|128,1/*230*/, /*->19494*/
/*19264*/     OPC_RecordChild0, // #0 = $Rn
/*19265*/     OPC_Scope, 31, /*->19298*/ // 4 children in Scope
/*19267*/       OPC_RecordChild1, // #1 = $shift
/*19268*/       OPC_CheckType, MVT::i32,
/*19270*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19272*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*19275*/       OPC_EmitInteger, MVT::i32, 14, 
/*19278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19298*/     /*Scope*/ 105, /*->19404*/
/*19299*/       OPC_MoveChild, 1,
/*19301*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19304*/       OPC_RecordChild0, // #1 = $imm
/*19305*/       OPC_MoveChild, 0,
/*19307*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19310*/       OPC_Scope, 45, /*->19357*/ // 2 children in Scope
/*19312*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*19314*/         OPC_MoveParent,
/*19315*/         OPC_MoveChild, 1,
/*19317*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19328*/         OPC_MoveParent,
/*19329*/         OPC_MoveParent,
/*19330*/         OPC_CheckType, MVT::i32,
/*19332*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19334*/         OPC_EmitConvertToTarget, 1,
/*19336*/         OPC_EmitInteger, MVT::i32, 14, 
/*19339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19357*/       /*Scope*/ 45, /*->19403*/
/*19358*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19360*/         OPC_MoveParent,
/*19361*/         OPC_MoveChild, 1,
/*19363*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19374*/         OPC_MoveParent,
/*19375*/         OPC_MoveParent,
/*19376*/         OPC_CheckType, MVT::i32,
/*19378*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19380*/         OPC_EmitConvertToTarget, 1,
/*19382*/         OPC_EmitInteger, MVT::i32, 14, 
/*19385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19391*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19403*/       0, /*End of Scope*/
/*19404*/     /*Scope*/ 31, /*->19436*/
/*19405*/       OPC_RecordChild1, // #1 = $Rn
/*19406*/       OPC_CheckType, MVT::i32,
/*19408*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19410*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19413*/       OPC_EmitInteger, MVT::i32, 14, 
/*19416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19422*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19436*/     /*Scope*/ 56, /*->19493*/
/*19437*/       OPC_MoveChild, 1,
/*19439*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19442*/       OPC_MoveChild, 0,
/*19444*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19455*/       OPC_MoveParent,
/*19456*/       OPC_RecordChild1, // #1 = $imm
/*19457*/       OPC_MoveChild, 1,
/*19459*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19462*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19464*/       OPC_MoveParent,
/*19465*/       OPC_MoveParent,
/*19466*/       OPC_CheckType, MVT::i32,
/*19468*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19470*/       OPC_EmitConvertToTarget, 1,
/*19472*/       OPC_EmitInteger, MVT::i32, 14, 
/*19475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19493*/     0, /*End of Scope*/
/*19494*/   /*Scope*/ 113, /*->19608*/
/*19495*/     OPC_MoveChild, 0,
/*19497*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19500*/     OPC_Scope, 52, /*->19554*/ // 2 children in Scope
/*19502*/       OPC_RecordChild0, // #0 = $imm
/*19503*/       OPC_MoveChild, 0,
/*19505*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19508*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19510*/       OPC_MoveParent,
/*19511*/       OPC_MoveChild, 1,
/*19513*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19524*/       OPC_MoveParent,
/*19525*/       OPC_MoveParent,
/*19526*/       OPC_RecordChild1, // #1 = $Rn
/*19527*/       OPC_CheckType, MVT::i32,
/*19529*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19531*/       OPC_EmitConvertToTarget, 0,
/*19533*/       OPC_EmitInteger, MVT::i32, 14, 
/*19536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19554*/     /*Scope*/ 52, /*->19607*/
/*19555*/       OPC_MoveChild, 0,
/*19557*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19568*/       OPC_MoveParent,
/*19569*/       OPC_RecordChild1, // #0 = $imm
/*19570*/       OPC_MoveChild, 1,
/*19572*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19575*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19577*/       OPC_MoveParent,
/*19578*/       OPC_MoveParent,
/*19579*/       OPC_RecordChild1, // #1 = $Rn
/*19580*/       OPC_CheckType, MVT::i32,
/*19582*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19584*/       OPC_EmitConvertToTarget, 0,
/*19586*/       OPC_EmitInteger, MVT::i32, 14, 
/*19589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19607*/     0, /*End of Scope*/
/*19608*/   /*Scope*/ 57, /*->19666*/
/*19609*/     OPC_RecordChild0, // #0 = $Rn
/*19610*/     OPC_MoveChild, 1,
/*19612*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19615*/     OPC_MoveChild, 0,
/*19617*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19628*/     OPC_MoveParent,
/*19629*/     OPC_RecordChild1, // #1 = $imm
/*19630*/     OPC_MoveChild, 1,
/*19632*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19635*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19637*/     OPC_MoveParent,
/*19638*/     OPC_MoveParent,
/*19639*/     OPC_CheckType, MVT::i32,
/*19641*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19643*/     OPC_EmitConvertToTarget, 1,
/*19645*/     OPC_EmitInteger, MVT::i32, 14, 
/*19648*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19654*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19666*/   /*Scope*/ 113, /*->19780*/
/*19667*/     OPC_MoveChild, 0,
/*19669*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19672*/     OPC_Scope, 52, /*->19726*/ // 2 children in Scope
/*19674*/       OPC_RecordChild0, // #0 = $imm
/*19675*/       OPC_MoveChild, 0,
/*19677*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19680*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19682*/       OPC_MoveParent,
/*19683*/       OPC_MoveChild, 1,
/*19685*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19696*/       OPC_MoveParent,
/*19697*/       OPC_MoveParent,
/*19698*/       OPC_RecordChild1, // #1 = $Rn
/*19699*/       OPC_CheckType, MVT::i32,
/*19701*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19703*/       OPC_EmitConvertToTarget, 0,
/*19705*/       OPC_EmitInteger, MVT::i32, 14, 
/*19708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19726*/     /*Scope*/ 52, /*->19779*/
/*19727*/       OPC_MoveChild, 0,
/*19729*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19740*/       OPC_MoveParent,
/*19741*/       OPC_RecordChild1, // #0 = $imm
/*19742*/       OPC_MoveChild, 1,
/*19744*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19747*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19749*/       OPC_MoveParent,
/*19750*/       OPC_MoveParent,
/*19751*/       OPC_RecordChild1, // #1 = $Rn
/*19752*/       OPC_CheckType, MVT::i32,
/*19754*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19756*/       OPC_EmitConvertToTarget, 0,
/*19758*/       OPC_EmitInteger, MVT::i32, 14, 
/*19761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19779*/     0, /*End of Scope*/
/*19780*/   /*Scope*/ 91|128,1/*219*/, /*->20001*/
/*19782*/     OPC_RecordChild0, // #0 = $Rn
/*19783*/     OPC_Scope, 117, /*->19902*/ // 2 children in Scope
/*19785*/       OPC_RecordChild1, // #1 = $shift
/*19786*/       OPC_CheckType, MVT::i32,
/*19788*/       OPC_Scope, 27, /*->19817*/ // 4 children in Scope
/*19790*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19792*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19795*/         OPC_EmitInteger, MVT::i32, 14, 
/*19798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19817*/       /*Scope*/ 27, /*->19845*/
/*19818*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19820*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19823*/         OPC_EmitInteger, MVT::i32, 14, 
/*19826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19845*/       /*Scope*/ 27, /*->19873*/
/*19846*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19848*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19851*/         OPC_EmitInteger, MVT::i32, 14, 
/*19854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19873*/       /*Scope*/ 27, /*->19901*/
/*19874*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19876*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19879*/         OPC_EmitInteger, MVT::i32, 14, 
/*19882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19888*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19901*/       0, /*End of Scope*/
/*19902*/     /*Scope*/ 97, /*->20000*/
/*19903*/       OPC_MoveChild, 1,
/*19905*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19908*/       OPC_RecordChild0, // #1 = $Rm
/*19909*/       OPC_MoveChild, 1,
/*19911*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19922*/       OPC_MoveParent,
/*19923*/       OPC_MoveParent,
/*19924*/       OPC_CheckType, MVT::i32,
/*19926*/       OPC_Scope, 23, /*->19951*/ // 3 children in Scope
/*19928*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19930*/         OPC_EmitInteger, MVT::i32, 14, 
/*19933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19951*/       /*Scope*/ 23, /*->19975*/
/*19952*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19954*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19957*/         OPC_EmitInteger, MVT::i32, 14, 
/*19960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19975*/       /*Scope*/ 23, /*->19999*/
/*19976*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19978*/         OPC_EmitInteger, MVT::i32, 14, 
/*19981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19999*/       0, /*End of Scope*/
/*20000*/     0, /*End of Scope*/
/*20001*/   /*Scope*/ 98, /*->20100*/
/*20002*/     OPC_MoveChild, 0,
/*20004*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20007*/     OPC_RecordChild0, // #0 = $Rm
/*20008*/     OPC_MoveChild, 1,
/*20010*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20021*/     OPC_MoveParent,
/*20022*/     OPC_MoveParent,
/*20023*/     OPC_RecordChild1, // #1 = $Rn
/*20024*/     OPC_CheckType, MVT::i32,
/*20026*/     OPC_Scope, 23, /*->20051*/ // 3 children in Scope
/*20028*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20030*/       OPC_EmitInteger, MVT::i32, 14, 
/*20033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20051*/     /*Scope*/ 23, /*->20075*/
/*20052*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20054*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20057*/       OPC_EmitInteger, MVT::i32, 14, 
/*20060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20075*/     /*Scope*/ 23, /*->20099*/
/*20076*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20078*/       OPC_EmitInteger, MVT::i32, 14, 
/*20081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20099*/     0, /*End of Scope*/
/*20100*/   /*Scope*/ 24, /*->20125*/
/*20101*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*20104*/     OPC_RecordChild0, // #0 = $Rm
/*20105*/     OPC_CheckType, MVT::i32,
/*20107*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20109*/     OPC_EmitInteger, MVT::i32, 14, 
/*20112*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20115*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*20125*/   /*Scope*/ 25, /*->20151*/
/*20126*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*20130*/     OPC_RecordChild0, // #0 = $Rm
/*20131*/     OPC_CheckType, MVT::i32,
/*20133*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20135*/     OPC_EmitInteger, MVT::i32, 14, 
/*20138*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*20151*/   /*Scope*/ 73|128,3/*457*/, /*->20610*/
/*20153*/     OPC_RecordChild0, // #0 = $src
/*20154*/     OPC_Scope, 39, /*->20195*/ // 4 children in Scope
/*20156*/       OPC_RecordChild1, // #1 = $imm
/*20157*/       OPC_MoveChild, 1,
/*20159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20162*/       OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*20164*/       OPC_MoveParent,
/*20165*/       OPC_CheckType, MVT::i32,
/*20167*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20169*/       OPC_EmitConvertToTarget, 1,
/*20171*/       OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*20174*/       OPC_EmitInteger, MVT::i32, 14, 
/*20177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20183*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*20195*/     /*Scope*/ 44, /*->20240*/
/*20196*/       OPC_MoveChild, 0,
/*20198*/       OPC_CheckPredicate, 24, // Predicate_top16Zero
/*20200*/       OPC_MoveParent,
/*20201*/       OPC_RecordChild1, // #1 = $imm
/*20202*/       OPC_MoveChild, 1,
/*20204*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20207*/       OPC_CheckPredicate, 25, // Predicate_t2_so_imm_notSext
/*20209*/       OPC_MoveParent,
/*20210*/       OPC_CheckType, MVT::i32,
/*20212*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20214*/       OPC_EmitConvertToTarget, 1,
/*20216*/       OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*20219*/       OPC_EmitInteger, MVT::i32, 14, 
/*20222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*20240*/     /*Scope*/ 111|128,1/*239*/, /*->20481*/
/*20242*/       OPC_RecordChild1, // #1 = $imm
/*20243*/       OPC_Scope, 29|128,1/*157*/, /*->20403*/ // 2 children in Scope
/*20246*/         OPC_MoveChild, 1,
/*20248*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20251*/         OPC_Scope, 30, /*->20283*/ // 5 children in Scope
/*20253*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*20255*/           OPC_MoveParent,
/*20256*/           OPC_CheckType, MVT::i32,
/*20258*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20260*/           OPC_EmitConvertToTarget, 1,
/*20262*/           OPC_EmitInteger, MVT::i32, 14, 
/*20265*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20271*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*20283*/         /*Scope*/ 26, /*->20310*/
/*20284*/           OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*20286*/           OPC_MoveParent,
/*20287*/           OPC_CheckType, MVT::i32,
/*20289*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*20291*/           OPC_EmitConvertToTarget, 1,
/*20293*/           OPC_EmitInteger, MVT::i32, 14, 
/*20296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20299*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*20310*/         /*Scope*/ 33, /*->20344*/
/*20311*/           OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*20313*/           OPC_MoveParent,
/*20314*/           OPC_CheckType, MVT::i32,
/*20316*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20318*/           OPC_EmitConvertToTarget, 1,
/*20320*/           OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*20323*/           OPC_EmitInteger, MVT::i32, 14, 
/*20326*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20329*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20332*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*20344*/         /*Scope*/ 30, /*->20375*/
/*20345*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*20347*/           OPC_MoveParent,
/*20348*/           OPC_CheckType, MVT::i32,
/*20350*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20352*/           OPC_EmitConvertToTarget, 1,
/*20354*/           OPC_EmitInteger, MVT::i32, 14, 
/*20357*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20360*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20363*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*20375*/         /*Scope*/ 26, /*->20402*/
/*20376*/           OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*20378*/           OPC_MoveParent,
/*20379*/           OPC_CheckType, MVT::i32,
/*20381*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20383*/           OPC_EmitConvertToTarget, 1,
/*20385*/           OPC_EmitInteger, MVT::i32, 14, 
/*20388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20391*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*20402*/         0, /*End of Scope*/
/*20403*/       /*Scope*/ 76, /*->20480*/
/*20404*/         OPC_CheckType, MVT::i32,
/*20406*/         OPC_Scope, 23, /*->20431*/ // 3 children in Scope
/*20408*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20410*/           OPC_EmitInteger, MVT::i32, 14, 
/*20413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20419*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20431*/         /*Scope*/ 23, /*->20455*/
/*20432*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20434*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20437*/           OPC_EmitInteger, MVT::i32, 14, 
/*20440*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20443*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20455*/         /*Scope*/ 23, /*->20479*/
/*20456*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20458*/           OPC_EmitInteger, MVT::i32, 14, 
/*20461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20464*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20467*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20479*/         0, /*End of Scope*/
/*20480*/       0, /*End of Scope*/
/*20481*/     /*Scope*/ 127, /*->20609*/
/*20482*/       OPC_MoveChild, 1,
/*20484*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20487*/       OPC_Scope, 73, /*->20562*/ // 2 children in Scope
/*20489*/         OPC_RecordChild0, // #1 = $Vm
/*20490*/         OPC_MoveChild, 1,
/*20492*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20495*/         OPC_MoveChild, 0,
/*20497*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20500*/         OPC_MoveChild, 0,
/*20502*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20505*/         OPC_MoveParent,
/*20506*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20508*/         OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->20535
/*20511*/           OPC_MoveParent,
/*20512*/           OPC_MoveParent,
/*20513*/           OPC_MoveParent,
/*20514*/           OPC_CheckType, MVT::v2i32,
/*20516*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20518*/           OPC_EmitInteger, MVT::i32, 14, 
/*20521*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20524*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20535*/         /*SwitchType*/ 24,  MVT::v16i8,// ->20561
/*20537*/           OPC_MoveParent,
/*20538*/           OPC_MoveParent,
/*20539*/           OPC_MoveParent,
/*20540*/           OPC_CheckType, MVT::v4i32,
/*20542*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20544*/           OPC_EmitInteger, MVT::i32, 14, 
/*20547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20550*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20561*/         0, // EndSwitchType
/*20562*/       /*Scope*/ 45, /*->20608*/
/*20563*/         OPC_MoveChild, 0,
/*20565*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20568*/         OPC_MoveChild, 0,
/*20570*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20573*/         OPC_MoveChild, 0,
/*20575*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20578*/         OPC_MoveParent,
/*20579*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20581*/         OPC_CheckType, MVT::v8i8,
/*20583*/         OPC_MoveParent,
/*20584*/         OPC_MoveParent,
/*20585*/         OPC_RecordChild1, // #1 = $Vm
/*20586*/         OPC_MoveParent,
/*20587*/         OPC_CheckType, MVT::v2i32,
/*20589*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20591*/         OPC_EmitInteger, MVT::i32, 14, 
/*20594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20597*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20608*/       0, /*End of Scope*/
/*20609*/     0, /*End of Scope*/
/*20610*/   /*Scope*/ 101, /*->20712*/
/*20611*/     OPC_MoveChild, 0,
/*20613*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20616*/     OPC_Scope, 46, /*->20664*/ // 2 children in Scope
/*20618*/       OPC_RecordChild0, // #0 = $Vm
/*20619*/       OPC_MoveChild, 1,
/*20621*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20624*/       OPC_MoveChild, 0,
/*20626*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20629*/       OPC_MoveChild, 0,
/*20631*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20634*/       OPC_MoveParent,
/*20635*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20637*/       OPC_CheckType, MVT::v8i8,
/*20639*/       OPC_MoveParent,
/*20640*/       OPC_MoveParent,
/*20641*/       OPC_MoveParent,
/*20642*/       OPC_RecordChild1, // #1 = $Vn
/*20643*/       OPC_CheckType, MVT::v2i32,
/*20645*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20647*/       OPC_EmitInteger, MVT::i32, 14, 
/*20650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20664*/     /*Scope*/ 46, /*->20711*/
/*20665*/       OPC_MoveChild, 0,
/*20667*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20670*/       OPC_MoveChild, 0,
/*20672*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20675*/       OPC_MoveChild, 0,
/*20677*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20680*/       OPC_MoveParent,
/*20681*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20683*/       OPC_CheckType, MVT::v8i8,
/*20685*/       OPC_MoveParent,
/*20686*/       OPC_MoveParent,
/*20687*/       OPC_RecordChild1, // #0 = $Vm
/*20688*/       OPC_MoveParent,
/*20689*/       OPC_RecordChild1, // #1 = $Vn
/*20690*/       OPC_CheckType, MVT::v2i32,
/*20692*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20694*/       OPC_EmitInteger, MVT::i32, 14, 
/*20697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20711*/     0, /*End of Scope*/
/*20712*/   /*Scope*/ 51, /*->20764*/
/*20713*/     OPC_RecordChild0, // #0 = $Vn
/*20714*/     OPC_MoveChild, 1,
/*20716*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20719*/     OPC_MoveChild, 0,
/*20721*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20724*/     OPC_MoveChild, 0,
/*20726*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20729*/     OPC_MoveChild, 0,
/*20731*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20734*/     OPC_MoveParent,
/*20735*/     OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20737*/     OPC_CheckType, MVT::v16i8,
/*20739*/     OPC_MoveParent,
/*20740*/     OPC_MoveParent,
/*20741*/     OPC_RecordChild1, // #1 = $Vm
/*20742*/     OPC_MoveParent,
/*20743*/     OPC_CheckType, MVT::v4i32,
/*20745*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20747*/     OPC_EmitInteger, MVT::i32, 14, 
/*20750*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20753*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20764*/   /*Scope*/ 101, /*->20866*/
/*20765*/     OPC_MoveChild, 0,
/*20767*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20770*/     OPC_Scope, 46, /*->20818*/ // 2 children in Scope
/*20772*/       OPC_RecordChild0, // #0 = $Vm
/*20773*/       OPC_MoveChild, 1,
/*20775*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20778*/       OPC_MoveChild, 0,
/*20780*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20783*/       OPC_MoveChild, 0,
/*20785*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20788*/       OPC_MoveParent,
/*20789*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20791*/       OPC_CheckType, MVT::v16i8,
/*20793*/       OPC_MoveParent,
/*20794*/       OPC_MoveParent,
/*20795*/       OPC_MoveParent,
/*20796*/       OPC_RecordChild1, // #1 = $Vn
/*20797*/       OPC_CheckType, MVT::v4i32,
/*20799*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20801*/       OPC_EmitInteger, MVT::i32, 14, 
/*20804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20818*/     /*Scope*/ 46, /*->20865*/
/*20819*/       OPC_MoveChild, 0,
/*20821*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20824*/       OPC_MoveChild, 0,
/*20826*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20829*/       OPC_MoveChild, 0,
/*20831*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20834*/       OPC_MoveParent,
/*20835*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20837*/       OPC_CheckType, MVT::v16i8,
/*20839*/       OPC_MoveParent,
/*20840*/       OPC_MoveParent,
/*20841*/       OPC_RecordChild1, // #0 = $Vm
/*20842*/       OPC_MoveParent,
/*20843*/       OPC_RecordChild1, // #1 = $Vn
/*20844*/       OPC_CheckType, MVT::v4i32,
/*20846*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20848*/       OPC_EmitInteger, MVT::i32, 14, 
/*20851*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20854*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20865*/     0, /*End of Scope*/
/*20866*/   /*Scope*/ 46, /*->20913*/
/*20867*/     OPC_RecordChild0, // #0 = $Vn
/*20868*/     OPC_RecordChild1, // #1 = $Vm
/*20869*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->20891
/*20872*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20874*/       OPC_EmitInteger, MVT::i32, 14, 
/*20877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20891*/     /*SwitchType*/ 19,  MVT::v4i32,// ->20912
/*20893*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20895*/       OPC_EmitInteger, MVT::i32, 14, 
/*20898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20912*/     0, // EndSwitchType
/*20913*/   0, /*End of Scope*/
/*20914*/ /*SwitchOpcode*/ 119|128,5/*759*/,  TARGET_VAL(ISD::SRA),// ->21677
/*20918*/   OPC_Scope, 38|128,3/*422*/, /*->21343*/ // 5 children in Scope
/*20921*/     OPC_MoveChild, 0,
/*20923*/     OPC_SwitchOpcode /*2 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::MUL),// ->21310
/*20928*/       OPC_Scope, 57, /*->20987*/ // 6 children in Scope
/*20930*/         OPC_RecordChild0, // #0 = $a
/*20931*/         OPC_MoveChild, 1,
/*20933*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20936*/         OPC_MoveChild, 0,
/*20938*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20941*/         OPC_RecordChild0, // #1 = $b
/*20942*/         OPC_MoveChild, 1,
/*20944*/         OPC_CheckInteger, 16, 
/*20946*/         OPC_CheckType, MVT::i32,
/*20948*/         OPC_MoveParent,
/*20949*/         OPC_MoveParent,
/*20950*/         OPC_MoveChild, 1,
/*20952*/         OPC_CheckInteger, 16, 
/*20954*/         OPC_CheckType, MVT::i32,
/*20956*/         OPC_MoveParent,
/*20957*/         OPC_MoveParent,
/*20958*/         OPC_MoveParent,
/*20959*/         OPC_MoveChild, 1,
/*20961*/         OPC_CheckInteger, 16, 
/*20963*/         OPC_CheckType, MVT::i32,
/*20965*/         OPC_MoveParent,
/*20966*/         OPC_CheckType, MVT::i32,
/*20968*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20970*/         OPC_EmitInteger, MVT::i32, 14, 
/*20973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20976*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20987*/       /*Scope*/ 57, /*->21045*/
/*20988*/         OPC_MoveChild, 0,
/*20990*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20993*/         OPC_MoveChild, 0,
/*20995*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20998*/         OPC_RecordChild0, // #0 = $b
/*20999*/         OPC_MoveChild, 1,
/*21001*/         OPC_CheckInteger, 16, 
/*21003*/         OPC_CheckType, MVT::i32,
/*21005*/         OPC_MoveParent,
/*21006*/         OPC_MoveParent,
/*21007*/         OPC_MoveChild, 1,
/*21009*/         OPC_CheckInteger, 16, 
/*21011*/         OPC_CheckType, MVT::i32,
/*21013*/         OPC_MoveParent,
/*21014*/         OPC_MoveParent,
/*21015*/         OPC_RecordChild1, // #1 = $a
/*21016*/         OPC_MoveParent,
/*21017*/         OPC_MoveChild, 1,
/*21019*/         OPC_CheckInteger, 16, 
/*21021*/         OPC_CheckType, MVT::i32,
/*21023*/         OPC_MoveParent,
/*21024*/         OPC_CheckType, MVT::i32,
/*21026*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21028*/         OPC_EmitInteger, MVT::i32, 14, 
/*21031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21045*/       /*Scope*/ 67, /*->21113*/
/*21046*/         OPC_RecordChild0, // #0 = $Rn
/*21047*/         OPC_MoveChild, 1,
/*21049*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21052*/         OPC_RecordChild0, // #1 = $Rm
/*21053*/         OPC_MoveChild, 1,
/*21055*/         OPC_CheckInteger, 16, 
/*21057*/         OPC_CheckType, MVT::i32,
/*21059*/         OPC_MoveParent,
/*21060*/         OPC_MoveParent,
/*21061*/         OPC_MoveParent,
/*21062*/         OPC_MoveChild, 1,
/*21064*/         OPC_CheckInteger, 16, 
/*21066*/         OPC_CheckType, MVT::i32,
/*21068*/         OPC_MoveParent,
/*21069*/         OPC_CheckType, MVT::i32,
/*21071*/         OPC_Scope, 19, /*->21092*/ // 2 children in Scope
/*21073*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21075*/           OPC_EmitInteger, MVT::i32, 14, 
/*21078*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21081*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21092*/         /*Scope*/ 19, /*->21112*/
/*21093*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21095*/           OPC_EmitInteger, MVT::i32, 14, 
/*21098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21101*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21112*/         0, /*End of Scope*/
/*21113*/       /*Scope*/ 67, /*->21181*/
/*21114*/         OPC_MoveChild, 0,
/*21116*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21119*/         OPC_RecordChild0, // #0 = $Rm
/*21120*/         OPC_MoveChild, 1,
/*21122*/         OPC_CheckInteger, 16, 
/*21124*/         OPC_CheckType, MVT::i32,
/*21126*/         OPC_MoveParent,
/*21127*/         OPC_MoveParent,
/*21128*/         OPC_RecordChild1, // #1 = $Rn
/*21129*/         OPC_MoveParent,
/*21130*/         OPC_MoveChild, 1,
/*21132*/         OPC_CheckInteger, 16, 
/*21134*/         OPC_CheckType, MVT::i32,
/*21136*/         OPC_MoveParent,
/*21137*/         OPC_CheckType, MVT::i32,
/*21139*/         OPC_Scope, 19, /*->21160*/ // 2 children in Scope
/*21141*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21143*/           OPC_EmitInteger, MVT::i32, 14, 
/*21146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21149*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21160*/         /*Scope*/ 19, /*->21180*/
/*21161*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21163*/           OPC_EmitInteger, MVT::i32, 14, 
/*21166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21180*/         0, /*End of Scope*/
/*21181*/       /*Scope*/ 63, /*->21245*/
/*21182*/         OPC_RecordChild0, // #0 = $Rn
/*21183*/         OPC_MoveChild, 1,
/*21185*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21188*/         OPC_RecordChild0, // #1 = $Rm
/*21189*/         OPC_MoveChild, 1,
/*21191*/         OPC_CheckValueType, MVT::i16,
/*21193*/         OPC_MoveParent,
/*21194*/         OPC_MoveParent,
/*21195*/         OPC_MoveParent,
/*21196*/         OPC_MoveChild, 1,
/*21198*/         OPC_CheckInteger, 16, 
/*21200*/         OPC_CheckType, MVT::i32,
/*21202*/         OPC_MoveParent,
/*21203*/         OPC_Scope, 19, /*->21224*/ // 2 children in Scope
/*21205*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21207*/           OPC_EmitInteger, MVT::i32, 14, 
/*21210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21213*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21224*/         /*Scope*/ 19, /*->21244*/
/*21225*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21227*/           OPC_EmitInteger, MVT::i32, 14, 
/*21230*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21233*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21244*/         0, /*End of Scope*/
/*21245*/       /*Scope*/ 63, /*->21309*/
/*21246*/         OPC_MoveChild, 0,
/*21248*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21251*/         OPC_RecordChild0, // #0 = $Rm
/*21252*/         OPC_MoveChild, 1,
/*21254*/         OPC_CheckValueType, MVT::i16,
/*21256*/         OPC_MoveParent,
/*21257*/         OPC_MoveParent,
/*21258*/         OPC_RecordChild1, // #1 = $Rn
/*21259*/         OPC_MoveParent,
/*21260*/         OPC_MoveChild, 1,
/*21262*/         OPC_CheckInteger, 16, 
/*21264*/         OPC_CheckType, MVT::i32,
/*21266*/         OPC_MoveParent,
/*21267*/         OPC_Scope, 19, /*->21288*/ // 2 children in Scope
/*21269*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21271*/           OPC_EmitInteger, MVT::i32, 14, 
/*21274*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21277*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21288*/         /*Scope*/ 19, /*->21308*/
/*21289*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21291*/           OPC_EmitInteger, MVT::i32, 14, 
/*21294*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21297*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21308*/         0, /*End of Scope*/
/*21309*/       0, /*End of Scope*/
/*21310*/     /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::BSWAP),// ->21342
/*21313*/       OPC_RecordChild0, // #0 = $Rm
/*21314*/       OPC_MoveParent,
/*21315*/       OPC_MoveChild, 1,
/*21317*/       OPC_CheckInteger, 16, 
/*21319*/       OPC_CheckType, MVT::i32,
/*21321*/       OPC_MoveParent,
/*21322*/       OPC_CheckType, MVT::i32,
/*21324*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21326*/       OPC_EmitInteger, MVT::i32, 14, 
/*21329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*21342*/     0, // EndSwitchOpcode
/*21343*/   /*Scope*/ 30, /*->21374*/
/*21344*/     OPC_RecordNode, // #0 = $src
/*21345*/     OPC_CheckType, MVT::i32,
/*21347*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21349*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*21352*/     OPC_EmitInteger, MVT::i32, 14, 
/*21355*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21358*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21361*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*21374*/   /*Scope*/ 8|128,1/*136*/, /*->21512*/
/*21376*/     OPC_MoveChild, 0,
/*21378*/     OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->21457
/*21382*/       OPC_RecordChild0, // #0 = $a
/*21383*/       OPC_Scope, 35, /*->21420*/ // 2 children in Scope
/*21385*/         OPC_RecordChild1, // #1 = $b
/*21386*/         OPC_MoveChild, 1,
/*21388*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21390*/         OPC_MoveParent,
/*21391*/         OPC_MoveParent,
/*21392*/         OPC_MoveChild, 1,
/*21394*/         OPC_CheckInteger, 16, 
/*21396*/         OPC_CheckType, MVT::i32,
/*21398*/         OPC_MoveParent,
/*21399*/         OPC_CheckType, MVT::i32,
/*21401*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21403*/         OPC_EmitInteger, MVT::i32, 14, 
/*21406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21420*/       /*Scope*/ 35, /*->21456*/
/*21421*/         OPC_MoveChild, 0,
/*21423*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21425*/         OPC_MoveParent,
/*21426*/         OPC_RecordChild1, // #1 = $a
/*21427*/         OPC_MoveParent,
/*21428*/         OPC_MoveChild, 1,
/*21430*/         OPC_CheckInteger, 16, 
/*21432*/         OPC_CheckType, MVT::i32,
/*21434*/         OPC_MoveParent,
/*21435*/         OPC_CheckType, MVT::i32,
/*21437*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21439*/         OPC_EmitInteger, MVT::i32, 14, 
/*21442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21445*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21456*/       0, /*End of Scope*/
/*21457*/     /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::BSWAP),// ->21511
/*21460*/       OPC_RecordChild0, // #0 = $Rm
/*21461*/       OPC_MoveParent,
/*21462*/       OPC_MoveChild, 1,
/*21464*/       OPC_CheckInteger, 16, 
/*21466*/       OPC_CheckType, MVT::i32,
/*21468*/       OPC_MoveParent,
/*21469*/       OPC_CheckType, MVT::i32,
/*21471*/       OPC_Scope, 18, /*->21491*/ // 2 children in Scope
/*21473*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*21475*/         OPC_EmitInteger, MVT::i32, 14, 
/*21478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*21491*/       /*Scope*/ 18, /*->21510*/
/*21492*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21494*/         OPC_EmitInteger, MVT::i32, 14, 
/*21497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21500*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*21510*/       0, /*End of Scope*/
/*21511*/     0, // EndSwitchOpcode
/*21512*/   /*Scope*/ 29, /*->21542*/
/*21513*/     OPC_RecordNode, // #0 = $src
/*21514*/     OPC_CheckType, MVT::i32,
/*21516*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21518*/     OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21521*/     OPC_EmitInteger, MVT::i32, 14, 
/*21524*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21542*/   /*Scope*/ 4|128,1/*132*/, /*->21676*/
/*21544*/     OPC_RecordChild0, // #0 = $Rm
/*21545*/     OPC_RecordChild1, // #1 = $imm5
/*21546*/     OPC_Scope, 72, /*->21620*/ // 2 children in Scope
/*21548*/       OPC_MoveChild, 1,
/*21550*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21553*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*21555*/       OPC_CheckType, MVT::i32,
/*21557*/       OPC_MoveParent,
/*21558*/       OPC_CheckType, MVT::i32,
/*21560*/       OPC_Scope, 28, /*->21590*/ // 2 children in Scope
/*21562*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21564*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21567*/         OPC_EmitConvertToTarget, 1,
/*21569*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21572*/         OPC_EmitInteger, MVT::i32, 14, 
/*21575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21578*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21590*/       /*Scope*/ 28, /*->21619*/
/*21591*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21593*/         OPC_EmitConvertToTarget, 1,
/*21595*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21598*/         OPC_EmitInteger, MVT::i32, 14, 
/*21601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21619*/       0, /*End of Scope*/
/*21620*/     /*Scope*/ 54, /*->21675*/
/*21621*/       OPC_CheckChild1Type, MVT::i32,
/*21623*/       OPC_CheckType, MVT::i32,
/*21625*/       OPC_Scope, 23, /*->21650*/ // 2 children in Scope
/*21627*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21629*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21632*/         OPC_EmitInteger, MVT::i32, 14, 
/*21635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21638*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21650*/       /*Scope*/ 23, /*->21674*/
/*21651*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21653*/         OPC_EmitInteger, MVT::i32, 14, 
/*21656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21662*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21674*/       0, /*End of Scope*/
/*21675*/     0, /*End of Scope*/
/*21676*/   0, /*End of Scope*/
/*21677*/ /*SwitchOpcode*/ 61|128,6/*829*/,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->22510
/*21681*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*21682*/   OPC_MoveChild, 1,
/*21684*/   OPC_Scope, 120, /*->21806*/ // 11 children in Scope
/*21686*/     OPC_CheckInteger, 2|128,1/*130*/, 
/*21689*/     OPC_MoveParent,
/*21690*/     OPC_RecordChild2, // #1 = $cop
/*21691*/     OPC_MoveChild, 2,
/*21693*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21696*/     OPC_MoveParent,
/*21697*/     OPC_RecordChild3, // #2 = $opc1
/*21698*/     OPC_MoveChild, 3,
/*21700*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21703*/     OPC_MoveParent,
/*21704*/     OPC_RecordChild4, // #3 = $CRd
/*21705*/     OPC_MoveChild, 4,
/*21707*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21710*/     OPC_MoveParent,
/*21711*/     OPC_RecordChild5, // #4 = $CRn
/*21712*/     OPC_MoveChild, 5,
/*21714*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21717*/     OPC_MoveParent,
/*21718*/     OPC_RecordChild6, // #5 = $CRm
/*21719*/     OPC_MoveChild, 6,
/*21721*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21724*/     OPC_MoveParent,
/*21725*/     OPC_RecordChild7, // #6 = $opc2
/*21726*/     OPC_MoveChild, 7,
/*21728*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21731*/     OPC_MoveParent,
/*21732*/     OPC_Scope, 35, /*->21769*/ // 2 children in Scope
/*21734*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->hasV8Ops())
/*21736*/       OPC_EmitMergeInputChains1_0,
/*21737*/       OPC_EmitConvertToTarget, 1,
/*21739*/       OPC_EmitConvertToTarget, 2,
/*21741*/       OPC_EmitConvertToTarget, 3,
/*21743*/       OPC_EmitConvertToTarget, 4,
/*21745*/       OPC_EmitConvertToTarget, 5,
/*21747*/       OPC_EmitConvertToTarget, 6,
/*21749*/       OPC_EmitInteger, MVT::i32, 14, 
/*21752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21755*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 130:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21769*/     /*Scope*/ 35, /*->21805*/
/*21770*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21772*/       OPC_EmitMergeInputChains1_0,
/*21773*/       OPC_EmitConvertToTarget, 1,
/*21775*/       OPC_EmitConvertToTarget, 2,
/*21777*/       OPC_EmitConvertToTarget, 3,
/*21779*/       OPC_EmitConvertToTarget, 4,
/*21781*/       OPC_EmitConvertToTarget, 5,
/*21783*/       OPC_EmitConvertToTarget, 6,
/*21785*/       OPC_EmitInteger, MVT::i32, 14, 
/*21788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 130:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21805*/     0, /*End of Scope*/
/*21806*/   /*Scope*/ 112, /*->21919*/
/*21807*/     OPC_CheckInteger, 3|128,1/*131*/, 
/*21810*/     OPC_MoveParent,
/*21811*/     OPC_RecordChild2, // #1 = $cop
/*21812*/     OPC_MoveChild, 2,
/*21814*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21817*/     OPC_MoveParent,
/*21818*/     OPC_RecordChild3, // #2 = $opc1
/*21819*/     OPC_MoveChild, 3,
/*21821*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21824*/     OPC_MoveParent,
/*21825*/     OPC_RecordChild4, // #3 = $CRd
/*21826*/     OPC_MoveChild, 4,
/*21828*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21831*/     OPC_MoveParent,
/*21832*/     OPC_RecordChild5, // #4 = $CRn
/*21833*/     OPC_MoveChild, 5,
/*21835*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21838*/     OPC_MoveParent,
/*21839*/     OPC_RecordChild6, // #5 = $CRm
/*21840*/     OPC_MoveChild, 6,
/*21842*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21845*/     OPC_MoveParent,
/*21846*/     OPC_RecordChild7, // #6 = $opc2
/*21847*/     OPC_MoveChild, 7,
/*21849*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21852*/     OPC_MoveParent,
/*21853*/     OPC_Scope, 27, /*->21882*/ // 2 children in Scope
/*21855*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->hasV8Ops())
/*21857*/       OPC_EmitMergeInputChains1_0,
/*21858*/       OPC_EmitConvertToTarget, 1,
/*21860*/       OPC_EmitConvertToTarget, 2,
/*21862*/       OPC_EmitConvertToTarget, 3,
/*21864*/       OPC_EmitConvertToTarget, 4,
/*21866*/       OPC_EmitConvertToTarget, 5,
/*21868*/       OPC_EmitConvertToTarget, 6,
/*21870*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 131:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21882*/     /*Scope*/ 35, /*->21918*/
/*21883*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21885*/       OPC_EmitMergeInputChains1_0,
/*21886*/       OPC_EmitConvertToTarget, 1,
/*21888*/       OPC_EmitConvertToTarget, 2,
/*21890*/       OPC_EmitConvertToTarget, 3,
/*21892*/       OPC_EmitConvertToTarget, 4,
/*21894*/       OPC_EmitConvertToTarget, 5,
/*21896*/       OPC_EmitConvertToTarget, 6,
/*21898*/       OPC_EmitInteger, MVT::i32, 14, 
/*21901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 131:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21918*/     0, /*End of Scope*/
/*21919*/   /*Scope*/ 110, /*->22030*/
/*21920*/     OPC_CheckInteger, 16|128,1/*144*/, 
/*21923*/     OPC_MoveParent,
/*21924*/     OPC_RecordChild2, // #1 = $cop
/*21925*/     OPC_MoveChild, 2,
/*21927*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21930*/     OPC_MoveParent,
/*21931*/     OPC_RecordChild3, // #2 = $opc1
/*21932*/     OPC_MoveChild, 3,
/*21934*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21937*/     OPC_MoveParent,
/*21938*/     OPC_RecordChild4, // #3 = $Rt
/*21939*/     OPC_RecordChild5, // #4 = $CRn
/*21940*/     OPC_MoveChild, 5,
/*21942*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21945*/     OPC_MoveParent,
/*21946*/     OPC_RecordChild6, // #5 = $CRm
/*21947*/     OPC_MoveChild, 6,
/*21949*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21952*/     OPC_MoveParent,
/*21953*/     OPC_RecordChild7, // #6 = $opc2
/*21954*/     OPC_MoveChild, 7,
/*21956*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21959*/     OPC_MoveParent,
/*21960*/     OPC_Scope, 33, /*->21995*/ // 2 children in Scope
/*21962*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21964*/       OPC_EmitMergeInputChains1_0,
/*21965*/       OPC_EmitConvertToTarget, 1,
/*21967*/       OPC_EmitConvertToTarget, 2,
/*21969*/       OPC_EmitConvertToTarget, 4,
/*21971*/       OPC_EmitConvertToTarget, 5,
/*21973*/       OPC_EmitConvertToTarget, 6,
/*21975*/       OPC_EmitInteger, MVT::i32, 14, 
/*21978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 144:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21995*/     /*Scope*/ 33, /*->22029*/
/*21996*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21998*/       OPC_EmitMergeInputChains1_0,
/*21999*/       OPC_EmitConvertToTarget, 1,
/*22001*/       OPC_EmitConvertToTarget, 2,
/*22003*/       OPC_EmitConvertToTarget, 4,
/*22005*/       OPC_EmitConvertToTarget, 5,
/*22007*/       OPC_EmitConvertToTarget, 6,
/*22009*/       OPC_EmitInteger, MVT::i32, 14, 
/*22012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 144:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22029*/     0, /*End of Scope*/
/*22030*/   /*Scope*/ 102, /*->22133*/
/*22031*/     OPC_CheckInteger, 17|128,1/*145*/, 
/*22034*/     OPC_MoveParent,
/*22035*/     OPC_RecordChild2, // #1 = $cop
/*22036*/     OPC_MoveChild, 2,
/*22038*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22041*/     OPC_MoveParent,
/*22042*/     OPC_RecordChild3, // #2 = $opc1
/*22043*/     OPC_MoveChild, 3,
/*22045*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22048*/     OPC_MoveParent,
/*22049*/     OPC_RecordChild4, // #3 = $Rt
/*22050*/     OPC_RecordChild5, // #4 = $CRn
/*22051*/     OPC_MoveChild, 5,
/*22053*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22056*/     OPC_MoveParent,
/*22057*/     OPC_RecordChild6, // #5 = $CRm
/*22058*/     OPC_MoveChild, 6,
/*22060*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22063*/     OPC_MoveParent,
/*22064*/     OPC_RecordChild7, // #6 = $opc2
/*22065*/     OPC_MoveChild, 7,
/*22067*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22070*/     OPC_MoveParent,
/*22071*/     OPC_Scope, 25, /*->22098*/ // 2 children in Scope
/*22073*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->hasV8Ops())
/*22075*/       OPC_EmitMergeInputChains1_0,
/*22076*/       OPC_EmitConvertToTarget, 1,
/*22078*/       OPC_EmitConvertToTarget, 2,
/*22080*/       OPC_EmitConvertToTarget, 4,
/*22082*/       OPC_EmitConvertToTarget, 5,
/*22084*/       OPC_EmitConvertToTarget, 6,
/*22086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 145:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22098*/     /*Scope*/ 33, /*->22132*/
/*22099*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22101*/       OPC_EmitMergeInputChains1_0,
/*22102*/       OPC_EmitConvertToTarget, 1,
/*22104*/       OPC_EmitConvertToTarget, 2,
/*22106*/       OPC_EmitConvertToTarget, 4,
/*22108*/       OPC_EmitConvertToTarget, 5,
/*22110*/       OPC_EmitConvertToTarget, 6,
/*22112*/       OPC_EmitInteger, MVT::i32, 14, 
/*22115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22118*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 145:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22132*/     0, /*End of Scope*/
/*22133*/   /*Scope*/ 87, /*->22221*/
/*22134*/     OPC_CheckInteger, 18|128,1/*146*/, 
/*22137*/     OPC_MoveParent,
/*22138*/     OPC_RecordChild2, // #1 = $cop
/*22139*/     OPC_MoveChild, 2,
/*22141*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22144*/     OPC_MoveParent,
/*22145*/     OPC_RecordChild3, // #2 = $opc1
/*22146*/     OPC_MoveChild, 3,
/*22148*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22151*/     OPC_MoveParent,
/*22152*/     OPC_RecordChild4, // #3 = $Rt
/*22153*/     OPC_RecordChild5, // #4 = $Rt2
/*22154*/     OPC_RecordChild6, // #5 = $CRm
/*22155*/     OPC_MoveChild, 6,
/*22157*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22160*/     OPC_MoveParent,
/*22161*/     OPC_Scope, 28, /*->22191*/ // 2 children in Scope
/*22163*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22165*/       OPC_EmitMergeInputChains1_0,
/*22166*/       OPC_EmitConvertToTarget, 1,
/*22168*/       OPC_EmitConvertToTarget, 2,
/*22170*/       OPC_EmitConvertToTarget, 5,
/*22172*/       OPC_EmitInteger, MVT::i32, 14, 
/*22175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 146:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22191*/     /*Scope*/ 28, /*->22220*/
/*22192*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22194*/       OPC_EmitMergeInputChains1_0,
/*22195*/       OPC_EmitConvertToTarget, 1,
/*22197*/       OPC_EmitConvertToTarget, 2,
/*22199*/       OPC_EmitConvertToTarget, 5,
/*22201*/       OPC_EmitInteger, MVT::i32, 14, 
/*22204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 146:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22220*/     0, /*End of Scope*/
/*22221*/   /*Scope*/ 79, /*->22301*/
/*22222*/     OPC_CheckInteger, 19|128,1/*147*/, 
/*22225*/     OPC_MoveParent,
/*22226*/     OPC_RecordChild2, // #1 = $cop
/*22227*/     OPC_MoveChild, 2,
/*22229*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22232*/     OPC_MoveParent,
/*22233*/     OPC_RecordChild3, // #2 = $opc1
/*22234*/     OPC_MoveChild, 3,
/*22236*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22239*/     OPC_MoveParent,
/*22240*/     OPC_RecordChild4, // #3 = $Rt
/*22241*/     OPC_RecordChild5, // #4 = $Rt2
/*22242*/     OPC_RecordChild6, // #5 = $CRm
/*22243*/     OPC_MoveChild, 6,
/*22245*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22248*/     OPC_MoveParent,
/*22249*/     OPC_Scope, 20, /*->22271*/ // 2 children in Scope
/*22251*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->hasV8Ops())
/*22253*/       OPC_EmitMergeInputChains1_0,
/*22254*/       OPC_EmitConvertToTarget, 1,
/*22256*/       OPC_EmitConvertToTarget, 2,
/*22258*/       OPC_EmitConvertToTarget, 5,
/*22260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 147:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22271*/     /*Scope*/ 28, /*->22300*/
/*22272*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22274*/       OPC_EmitMergeInputChains1_0,
/*22275*/       OPC_EmitConvertToTarget, 1,
/*22277*/       OPC_EmitConvertToTarget, 2,
/*22279*/       OPC_EmitConvertToTarget, 5,
/*22281*/       OPC_EmitInteger, MVT::i32, 14, 
/*22284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 147:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22300*/     0, /*End of Scope*/
/*22301*/   /*Scope*/ 49, /*->22351*/
/*22302*/     OPC_CheckInteger, 11|128,1/*139*/, 
/*22305*/     OPC_MoveParent,
/*22306*/     OPC_RecordChild2, // #1 = $opt
/*22307*/     OPC_MoveChild, 2,
/*22309*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22312*/     OPC_CheckPredicate, 29, // Predicate_imm0_15
/*22314*/     OPC_MoveParent,
/*22315*/     OPC_Scope, 12, /*->22329*/ // 2 children in Scope
/*22317*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*22319*/       OPC_EmitMergeInputChains1_0,
/*22320*/       OPC_EmitConvertToTarget, 1,
/*22322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 2, 
                // Src: (intrinsic_void 139:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                // Dst: (DMB (imm:i32):$opt)
/*22329*/     /*Scope*/ 20, /*->22350*/
/*22330*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasDataBarrier())
/*22332*/       OPC_EmitMergeInputChains1_0,
/*22333*/       OPC_EmitConvertToTarget, 1,
/*22335*/       OPC_EmitInteger, MVT::i32, 14, 
/*22338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_void 139:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                // Dst: (t2DMB (imm:i32):$opt)
/*22350*/     0, /*End of Scope*/
/*22351*/   /*Scope*/ 49, /*->22401*/
/*22352*/     OPC_CheckInteger, 12|128,1/*140*/, 
/*22355*/     OPC_MoveParent,
/*22356*/     OPC_RecordChild2, // #1 = $opt
/*22357*/     OPC_MoveChild, 2,
/*22359*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22362*/     OPC_CheckPredicate, 29, // Predicate_imm0_15
/*22364*/     OPC_MoveParent,
/*22365*/     OPC_Scope, 12, /*->22379*/ // 2 children in Scope
/*22367*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*22369*/       OPC_EmitMergeInputChains1_0,
/*22370*/       OPC_EmitConvertToTarget, 1,
/*22372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 2, 
                // Src: (intrinsic_void 140:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                // Dst: (DSB (imm:i32):$opt)
/*22379*/     /*Scope*/ 20, /*->22400*/
/*22380*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasDataBarrier())
/*22382*/       OPC_EmitMergeInputChains1_0,
/*22383*/       OPC_EmitConvertToTarget, 1,
/*22385*/       OPC_EmitInteger, MVT::i32, 14, 
/*22388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_void 140:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                // Dst: (t2DSB (imm:i32):$opt)
/*22400*/     0, /*End of Scope*/
/*22401*/   /*Scope*/ 48, /*->22450*/
/*22402*/     OPC_CheckInteger, 27|128,2/*283*/, 
/*22405*/     OPC_MoveParent,
/*22406*/     OPC_Scope, 19, /*->22427*/ // 2 children in Scope
/*22408*/       OPC_EmitMergeInputChains1_0,
/*22409*/       OPC_EmitInteger, MVT::i32, 5, 
/*22412*/       OPC_EmitInteger, MVT::i32, 14, 
/*22415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 283:iPTR) - Complexity = 8
                // Dst: (HINT 5:i32)
/*22427*/     /*Scope*/ 21, /*->22449*/
/*22428*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22430*/       OPC_EmitMergeInputChains1_0,
/*22431*/       OPC_EmitInteger, MVT::i32, 5, 
/*22434*/       OPC_EmitInteger, MVT::i32, 14, 
/*22437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 283:iPTR) - Complexity = 8
                // Dst: (tHINT 5:i32)
/*22449*/     0, /*End of Scope*/
/*22450*/   /*Scope*/ 34, /*->22485*/
/*22451*/     OPC_CheckInteger, 4|128,1/*132*/, 
/*22454*/     OPC_MoveParent,
/*22455*/     OPC_Scope, 9, /*->22466*/ // 2 children in Scope
/*22457*/       OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22459*/       OPC_EmitMergeInputChains1_0,
/*22460*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 132:iPTR) - Complexity = 8
                // Dst: (CLREX)
/*22466*/     /*Scope*/ 17, /*->22484*/
/*22467*/       OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22469*/       OPC_EmitMergeInputChains1_0,
/*22470*/       OPC_EmitInteger, MVT::i32, 14, 
/*22473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 132:iPTR) - Complexity = 8
                // Dst: (t2CLREX)
/*22484*/     0, /*End of Scope*/
/*22485*/   /*Scope*/ 23, /*->22509*/
/*22486*/     OPC_CheckInteger, 26|128,2/*282*/, 
/*22489*/     OPC_MoveParent,
/*22490*/     OPC_RecordChild2, // #1 = $src
/*22491*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*22493*/     OPC_EmitMergeInputChains1_0,
/*22494*/     OPC_EmitInteger, MVT::i32, 14, 
/*22497*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22500*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (intrinsic_void 282:iPTR, GPR:i32:$src) - Complexity = 8
              // Dst: (VMSR GPR:i32:$src)
/*22509*/   0, /*End of Scope*/
/*22510*/ /*SwitchOpcode*/ 40|128,3/*424*/,  TARGET_VAL(ARMISD::PRELOAD),// ->22938
/*22514*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*22515*/   OPC_Scope, 94|128,2/*350*/, /*->22868*/ // 2 children in Scope
/*22518*/     OPC_RecordChild1, // #1 = $shift
/*22519*/     OPC_CheckChild1Type, MVT::i32,
/*22521*/     OPC_MoveChild, 2,
/*22523*/     OPC_CheckType, MVT::i32,
/*22525*/     OPC_Scope, 22|128,1/*150*/, /*->22678*/ // 2 children in Scope
/*22528*/       OPC_CheckInteger, 1, 
/*22530*/       OPC_MoveParent,
/*22531*/       OPC_MoveChild, 3,
/*22533*/       OPC_Scope, 34, /*->22569*/ // 2 children in Scope
/*22535*/         OPC_CheckInteger, 1, 
/*22537*/         OPC_MoveParent,
/*22538*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22540*/         OPC_Scope, 13, /*->22555*/ // 2 children in Scope
/*22542*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22545*/           OPC_EmitMergeInputChains1_0,
/*22546*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                    // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22555*/         /*Scope*/ 12, /*->22568*/
/*22556*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22559*/           OPC_EmitMergeInputChains1_0,
/*22560*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                    // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22568*/         0, /*End of Scope*/
/*22569*/       /*Scope*/ 107, /*->22677*/
/*22570*/         OPC_CheckInteger, 0, 
/*22572*/         OPC_MoveParent,
/*22573*/         OPC_Scope, 15, /*->22590*/ // 4 children in Scope
/*22575*/           OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22577*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22580*/           OPC_EmitMergeInputChains1_0,
/*22581*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                    // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22590*/         /*Scope*/ 23, /*->22614*/
/*22591*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22593*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22596*/           OPC_EmitMergeInputChains1_0,
/*22597*/           OPC_EmitInteger, MVT::i32, 14, 
/*22600*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22603*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                    // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22614*/         /*Scope*/ 14, /*->22629*/
/*22615*/           OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22617*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22620*/           OPC_EmitMergeInputChains1_0,
/*22621*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22629*/         /*Scope*/ 46, /*->22676*/
/*22630*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22632*/           OPC_Scope, 20, /*->22654*/ // 2 children in Scope
/*22634*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22637*/             OPC_EmitMergeInputChains1_0,
/*22638*/             OPC_EmitInteger, MVT::i32, 14, 
/*22641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22654*/           /*Scope*/ 20, /*->22675*/
/*22655*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22658*/             OPC_EmitMergeInputChains1_0,
/*22659*/             OPC_EmitInteger, MVT::i32, 14, 
/*22662*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22665*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22675*/           0, /*End of Scope*/
/*22676*/         0, /*End of Scope*/
/*22677*/       0, /*End of Scope*/
/*22678*/     /*Scope*/ 59|128,1/*187*/, /*->22867*/
/*22680*/       OPC_CheckInteger, 0, 
/*22682*/       OPC_MoveParent,
/*22683*/       OPC_MoveChild, 3,
/*22685*/       OPC_Scope, 107, /*->22794*/ // 2 children in Scope
/*22687*/         OPC_CheckInteger, 1, 
/*22689*/         OPC_MoveParent,
/*22690*/         OPC_Scope, 15, /*->22707*/ // 4 children in Scope
/*22692*/           OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22694*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22697*/           OPC_EmitMergeInputChains1_0,
/*22698*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                    // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22707*/         /*Scope*/ 23, /*->22731*/
/*22708*/           OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22710*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22713*/           OPC_EmitMergeInputChains1_0,
/*22714*/           OPC_EmitInteger, MVT::i32, 14, 
/*22717*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22720*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                    // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22731*/         /*Scope*/ 14, /*->22746*/
/*22732*/           OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22734*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22737*/           OPC_EmitMergeInputChains1_0,
/*22738*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22746*/         /*Scope*/ 46, /*->22793*/
/*22747*/           OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22749*/           OPC_Scope, 20, /*->22771*/ // 2 children in Scope
/*22751*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22754*/             OPC_EmitMergeInputChains1_0,
/*22755*/             OPC_EmitInteger, MVT::i32, 14, 
/*22758*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22761*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22771*/           /*Scope*/ 20, /*->22792*/
/*22772*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22775*/             OPC_EmitMergeInputChains1_0,
/*22776*/             OPC_EmitInteger, MVT::i32, 14, 
/*22779*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22782*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22792*/           0, /*End of Scope*/
/*22793*/         0, /*End of Scope*/
/*22794*/       /*Scope*/ 71, /*->22866*/
/*22795*/         OPC_CheckInteger, 0, 
/*22797*/         OPC_MoveParent,
/*22798*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22800*/         OPC_Scope, 21, /*->22823*/ // 3 children in Scope
/*22802*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22805*/           OPC_EmitMergeInputChains1_0,
/*22806*/           OPC_EmitInteger, MVT::i32, 14, 
/*22809*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22812*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                    // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22823*/         /*Scope*/ 20, /*->22844*/
/*22824*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22827*/           OPC_EmitMergeInputChains1_0,
/*22828*/           OPC_EmitInteger, MVT::i32, 14, 
/*22831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22834*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22844*/         /*Scope*/ 20, /*->22865*/
/*22845*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22848*/           OPC_EmitMergeInputChains1_0,
/*22849*/           OPC_EmitInteger, MVT::i32, 14, 
/*22852*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22855*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22865*/         0, /*End of Scope*/
/*22866*/       0, /*End of Scope*/
/*22867*/     0, /*End of Scope*/
/*22868*/   /*Scope*/ 68, /*->22937*/
/*22869*/     OPC_MoveChild, 1,
/*22871*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*22874*/     OPC_RecordChild0, // #1 = $addr
/*22875*/     OPC_MoveChild, 0,
/*22877*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*22880*/     OPC_MoveParent,
/*22881*/     OPC_MoveParent,
/*22882*/     OPC_MoveChild, 2,
/*22884*/     OPC_CheckInteger, 0, 
/*22886*/     OPC_CheckType, MVT::i32,
/*22888*/     OPC_MoveParent,
/*22889*/     OPC_MoveChild, 3,
/*22891*/     OPC_Scope, 21, /*->22914*/ // 2 children in Scope
/*22893*/       OPC_CheckInteger, 0, 
/*22895*/       OPC_MoveParent,
/*22896*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22898*/       OPC_EmitMergeInputChains1_0,
/*22899*/       OPC_EmitInteger, MVT::i32, 14, 
/*22902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*22914*/     /*Scope*/ 21, /*->22936*/
/*22915*/       OPC_CheckInteger, 1, 
/*22917*/       OPC_MoveParent,
/*22918*/       OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22920*/       OPC_EmitMergeInputChains1_0,
/*22921*/       OPC_EmitInteger, MVT::i32, 14, 
/*22924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*22936*/     0, /*End of Scope*/
/*22937*/   0, /*End of Scope*/
/*22938*/ /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->23089
/*22942*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*22943*/   OPC_Scope, 93, /*->23038*/ // 2 children in Scope
/*22945*/     OPC_MoveChild, 1,
/*22947*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->23000
/*22951*/       OPC_RecordMemRef,
/*22952*/       OPC_RecordNode, // #1 = 'ld' chained node
/*22953*/       OPC_CheckFoldableChainNode,
/*22954*/       OPC_RecordChild1, // #2 = $target
/*22955*/       OPC_CheckChild1Type, MVT::i32,
/*22957*/       OPC_CheckPredicate, 30, // Predicate_unindexedload
/*22959*/       OPC_CheckPredicate, 31, // Predicate_load
/*22961*/       OPC_CheckType, MVT::i32,
/*22963*/       OPC_MoveParent,
/*22964*/       OPC_RecordChild2, // #3 = $jt
/*22965*/       OPC_MoveChild, 2,
/*22967*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22970*/       OPC_MoveParent,
/*22971*/       OPC_RecordChild3, // #4 = $id
/*22972*/       OPC_MoveChild, 3,
/*22974*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22977*/       OPC_MoveParent,
/*22978*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22980*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*22983*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*22987*/       OPC_EmitConvertToTarget, 4,
/*22989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23000*/     /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->23037
/*23003*/       OPC_RecordChild0, // #1 = $target
/*23004*/       OPC_RecordChild1, // #2 = $idx
/*23005*/       OPC_CheckType, MVT::i32,
/*23007*/       OPC_MoveParent,
/*23008*/       OPC_RecordChild2, // #3 = $jt
/*23009*/       OPC_MoveChild, 2,
/*23011*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23014*/       OPC_MoveParent,
/*23015*/       OPC_RecordChild3, // #4 = $id
/*23016*/       OPC_MoveChild, 3,
/*23018*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23021*/       OPC_MoveParent,
/*23022*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23024*/       OPC_EmitMergeInputChains1_0,
/*23025*/       OPC_EmitConvertToTarget, 4,
/*23027*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
/*23037*/     0, // EndSwitchOpcode
/*23038*/   /*Scope*/ 49, /*->23088*/
/*23039*/     OPC_RecordChild1, // #1 = $target
/*23040*/     OPC_CheckChild1Type, MVT::i32,
/*23042*/     OPC_RecordChild2, // #2 = $jt
/*23043*/     OPC_MoveChild, 2,
/*23045*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23048*/     OPC_MoveParent,
/*23049*/     OPC_RecordChild3, // #3 = $id
/*23050*/     OPC_MoveChild, 3,
/*23052*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23055*/     OPC_MoveParent,
/*23056*/     OPC_Scope, 14, /*->23072*/ // 2 children in Scope
/*23058*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23060*/       OPC_EmitMergeInputChains1_0,
/*23061*/       OPC_EmitConvertToTarget, 3,
/*23063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23072*/     /*Scope*/ 14, /*->23087*/
/*23073*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23075*/       OPC_EmitMergeInputChains1_0,
/*23076*/       OPC_EmitConvertToTarget, 3,
/*23078*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23087*/     0, /*End of Scope*/
/*23088*/   0, /*End of Scope*/
/*23089*/ /*SwitchOpcode*/ 50|128,17/*2226*/,  TARGET_VAL(ISD::STORE),// ->25319
/*23093*/   OPC_RecordMemRef,
/*23094*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*23095*/   OPC_Scope, 85|128,2/*341*/, /*->23439*/ // 4 children in Scope
/*23098*/     OPC_MoveChild, 1,
/*23100*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->23324
/*23105*/       OPC_RecordChild0, // #1 = $Vd
/*23106*/       OPC_Scope, 53, /*->23161*/ // 4 children in Scope
/*23108*/         OPC_CheckChild0Type, MVT::v8i8,
/*23110*/         OPC_RecordChild1, // #2 = $lane
/*23111*/         OPC_MoveChild, 1,
/*23113*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23116*/         OPC_MoveParent,
/*23117*/         OPC_MoveParent,
/*23118*/         OPC_RecordChild2, // #3 = $Rn
/*23119*/         OPC_RecordChild3, // #4 = $Rm
/*23120*/         OPC_CheckChild3Type, MVT::i32,
/*23122*/         OPC_CheckPredicate, 32, // Predicate_itruncstore
/*23124*/         OPC_CheckPredicate, 33, // Predicate_post_truncst
/*23126*/         OPC_CheckPredicate, 34, // Predicate_post_truncsti8
/*23128*/         OPC_CheckType, MVT::i32,
/*23130*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23132*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23135*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23138*/         OPC_EmitMergeInputChains1_0,
/*23139*/         OPC_EmitConvertToTarget, 2,
/*23141*/         OPC_EmitInteger, MVT::i32, 14, 
/*23144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*23161*/       /*Scope*/ 53, /*->23215*/
/*23162*/         OPC_CheckChild0Type, MVT::v4i16,
/*23164*/         OPC_RecordChild1, // #2 = $lane
/*23165*/         OPC_MoveChild, 1,
/*23167*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23170*/         OPC_MoveParent,
/*23171*/         OPC_MoveParent,
/*23172*/         OPC_RecordChild2, // #3 = $Rn
/*23173*/         OPC_RecordChild3, // #4 = $Rm
/*23174*/         OPC_CheckChild3Type, MVT::i32,
/*23176*/         OPC_CheckPredicate, 32, // Predicate_itruncstore
/*23178*/         OPC_CheckPredicate, 33, // Predicate_post_truncst
/*23180*/         OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*23182*/         OPC_CheckType, MVT::i32,
/*23184*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23186*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23189*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23192*/         OPC_EmitMergeInputChains1_0,
/*23193*/         OPC_EmitConvertToTarget, 2,
/*23195*/         OPC_EmitInteger, MVT::i32, 14, 
/*23198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*23215*/       /*Scope*/ 53, /*->23269*/
/*23216*/         OPC_CheckChild0Type, MVT::v16i8,
/*23218*/         OPC_RecordChild1, // #2 = $lane
/*23219*/         OPC_MoveChild, 1,
/*23221*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23224*/         OPC_MoveParent,
/*23225*/         OPC_MoveParent,
/*23226*/         OPC_RecordChild2, // #3 = $addr
/*23227*/         OPC_RecordChild3, // #4 = $offset
/*23228*/         OPC_CheckChild3Type, MVT::i32,
/*23230*/         OPC_CheckPredicate, 32, // Predicate_itruncstore
/*23232*/         OPC_CheckPredicate, 33, // Predicate_post_truncst
/*23234*/         OPC_CheckPredicate, 34, // Predicate_post_truncsti8
/*23236*/         OPC_CheckType, MVT::i32,
/*23238*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23240*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23243*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23246*/         OPC_EmitMergeInputChains1_0,
/*23247*/         OPC_EmitConvertToTarget, 2,
/*23249*/         OPC_EmitInteger, MVT::i32, 14, 
/*23252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*23269*/       /*Scope*/ 53, /*->23323*/
/*23270*/         OPC_CheckChild0Type, MVT::v8i16,
/*23272*/         OPC_RecordChild1, // #2 = $lane
/*23273*/         OPC_MoveChild, 1,
/*23275*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23278*/         OPC_MoveParent,
/*23279*/         OPC_MoveParent,
/*23280*/         OPC_RecordChild2, // #3 = $addr
/*23281*/         OPC_RecordChild3, // #4 = $offset
/*23282*/         OPC_CheckChild3Type, MVT::i32,
/*23284*/         OPC_CheckPredicate, 32, // Predicate_itruncstore
/*23286*/         OPC_CheckPredicate, 33, // Predicate_post_truncst
/*23288*/         OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*23290*/         OPC_CheckType, MVT::i32,
/*23292*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23294*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23297*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23300*/         OPC_EmitMergeInputChains1_0,
/*23301*/         OPC_EmitConvertToTarget, 2,
/*23303*/         OPC_EmitInteger, MVT::i32, 14, 
/*23306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*23323*/       0, /*End of Scope*/
/*23324*/     /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->23438
/*23327*/       OPC_RecordChild0, // #1 = $Vd
/*23328*/       OPC_Scope, 53, /*->23383*/ // 2 children in Scope
/*23330*/         OPC_CheckChild0Type, MVT::v2i32,
/*23332*/         OPC_RecordChild1, // #2 = $lane
/*23333*/         OPC_MoveChild, 1,
/*23335*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23338*/         OPC_MoveParent,
/*23339*/         OPC_CheckType, MVT::i32,
/*23341*/         OPC_MoveParent,
/*23342*/         OPC_RecordChild2, // #3 = $Rn
/*23343*/         OPC_RecordChild3, // #4 = $Rm
/*23344*/         OPC_CheckChild3Type, MVT::i32,
/*23346*/         OPC_CheckPredicate, 36, // Predicate_istore
/*23348*/         OPC_CheckPredicate, 37, // Predicate_post_store
/*23350*/         OPC_CheckType, MVT::i32,
/*23352*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23354*/         OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23357*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23360*/         OPC_EmitMergeInputChains1_0,
/*23361*/         OPC_EmitConvertToTarget, 2,
/*23363*/         OPC_EmitInteger, MVT::i32, 14, 
/*23366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23383*/       /*Scope*/ 53, /*->23437*/
/*23384*/         OPC_CheckChild0Type, MVT::v4i32,
/*23386*/         OPC_RecordChild1, // #2 = $lane
/*23387*/         OPC_MoveChild, 1,
/*23389*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23392*/         OPC_MoveParent,
/*23393*/         OPC_CheckType, MVT::i32,
/*23395*/         OPC_MoveParent,
/*23396*/         OPC_RecordChild2, // #3 = $addr
/*23397*/         OPC_RecordChild3, // #4 = $offset
/*23398*/         OPC_CheckChild3Type, MVT::i32,
/*23400*/         OPC_CheckPredicate, 36, // Predicate_istore
/*23402*/         OPC_CheckPredicate, 37, // Predicate_post_store
/*23404*/         OPC_CheckType, MVT::i32,
/*23406*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23408*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23411*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23414*/         OPC_EmitMergeInputChains1_0,
/*23415*/         OPC_EmitConvertToTarget, 2,
/*23417*/         OPC_EmitInteger, MVT::i32, 14, 
/*23420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*23437*/       0, /*End of Scope*/
/*23438*/     0, // EndSwitchOpcode
/*23439*/   /*Scope*/ 5|128,2/*261*/, /*->23702*/
/*23441*/     OPC_RecordChild1, // #1 = $src
/*23442*/     OPC_CheckChild1Type, MVT::i32,
/*23444*/     OPC_RecordChild2, // #2 = $addr
/*23445*/     OPC_Scope, 89, /*->23536*/ // 2 children in Scope
/*23447*/       OPC_CheckChild2Type, MVT::i32,
/*23449*/       OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*23451*/       OPC_Scope, 25, /*->23478*/ // 2 children in Scope
/*23453*/         OPC_CheckPredicate, 39, // Predicate_store
/*23455*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23457*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23460*/         OPC_EmitMergeInputChains1_0,
/*23461*/         OPC_EmitInteger, MVT::i32, 14, 
/*23464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*23478*/       /*Scope*/ 56, /*->23535*/
/*23479*/         OPC_CheckPredicate, 40, // Predicate_truncstore
/*23481*/         OPC_Scope, 25, /*->23508*/ // 2 children in Scope
/*23483*/           OPC_CheckPredicate, 41, // Predicate_truncstorei16
/*23485*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23487*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23490*/           OPC_EmitMergeInputChains1_0,
/*23491*/           OPC_EmitInteger, MVT::i32, 14, 
/*23494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23497*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*23508*/         /*Scope*/ 25, /*->23534*/
/*23509*/           OPC_CheckPredicate, 42, // Predicate_truncstorei8
/*23511*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23513*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23516*/           OPC_EmitMergeInputChains1_0,
/*23517*/           OPC_EmitInteger, MVT::i32, 14, 
/*23520*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23523*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*23534*/         0, /*End of Scope*/
/*23535*/       0, /*End of Scope*/
/*23536*/     /*Scope*/ 35|128,1/*163*/, /*->23701*/
/*23538*/       OPC_RecordChild3, // #3 = $offset
/*23539*/       OPC_CheckChild3Type, MVT::i32,
/*23541*/       OPC_CheckType, MVT::i32,
/*23543*/       OPC_Scope, 59, /*->23604*/ // 2 children in Scope
/*23545*/         OPC_CheckPredicate, 36, // Predicate_istore
/*23547*/         OPC_CheckPredicate, 37, // Predicate_post_store
/*23549*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23551*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23554*/         OPC_Scope, 23, /*->23579*/ // 2 children in Scope
/*23556*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23559*/           OPC_EmitMergeInputChains1_0,
/*23560*/           OPC_EmitInteger, MVT::i32, 14, 
/*23563*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23566*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23579*/         /*Scope*/ 23, /*->23603*/
/*23580*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23583*/           OPC_EmitMergeInputChains1_0,
/*23584*/           OPC_EmitInteger, MVT::i32, 14, 
/*23587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23590*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23603*/         0, /*End of Scope*/
/*23604*/       /*Scope*/ 95, /*->23700*/
/*23605*/         OPC_CheckPredicate, 32, // Predicate_itruncstore
/*23607*/         OPC_CheckPredicate, 33, // Predicate_post_truncst
/*23609*/         OPC_Scope, 57, /*->23668*/ // 2 children in Scope
/*23611*/           OPC_CheckPredicate, 34, // Predicate_post_truncsti8
/*23613*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23615*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23618*/           OPC_Scope, 23, /*->23643*/ // 2 children in Scope
/*23620*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23623*/             OPC_EmitMergeInputChains1_0,
/*23624*/             OPC_EmitInteger, MVT::i32, 14, 
/*23627*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23630*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23643*/           /*Scope*/ 23, /*->23667*/
/*23644*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23647*/             OPC_EmitMergeInputChains1_0,
/*23648*/             OPC_EmitInteger, MVT::i32, 14, 
/*23651*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23654*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23667*/           0, /*End of Scope*/
/*23668*/         /*Scope*/ 30, /*->23699*/
/*23669*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*23671*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23673*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23676*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*23679*/           OPC_EmitMergeInputChains1_0,
/*23680*/           OPC_EmitInteger, MVT::i32, 14, 
/*23683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23686*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                    // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*23699*/         0, /*End of Scope*/
/*23700*/       0, /*End of Scope*/
/*23701*/     0, /*End of Scope*/
/*23702*/   /*Scope*/ 126|128,2/*382*/, /*->24086*/
/*23704*/     OPC_MoveChild, 1,
/*23706*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->23898
/*23711*/       OPC_RecordChild0, // #1 = $Vd
/*23712*/       OPC_Scope, 45, /*->23759*/ // 4 children in Scope
/*23714*/         OPC_CheckChild0Type, MVT::v8i8,
/*23716*/         OPC_RecordChild1, // #2 = $lane
/*23717*/         OPC_MoveChild, 1,
/*23719*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23722*/         OPC_MoveParent,
/*23723*/         OPC_MoveParent,
/*23724*/         OPC_RecordChild2, // #3 = $Rn
/*23725*/         OPC_CheckChild2Type, MVT::i32,
/*23727*/         OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*23729*/         OPC_CheckPredicate, 40, // Predicate_truncstore
/*23731*/         OPC_CheckPredicate, 42, // Predicate_truncstorei8
/*23733*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23735*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23738*/         OPC_EmitMergeInputChains1_0,
/*23739*/         OPC_EmitConvertToTarget, 2,
/*23741*/         OPC_EmitInteger, MVT::i32, 14, 
/*23744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*23759*/       /*Scope*/ 45, /*->23805*/
/*23760*/         OPC_CheckChild0Type, MVT::v4i16,
/*23762*/         OPC_RecordChild1, // #2 = $lane
/*23763*/         OPC_MoveChild, 1,
/*23765*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23768*/         OPC_MoveParent,
/*23769*/         OPC_MoveParent,
/*23770*/         OPC_RecordChild2, // #3 = $Rn
/*23771*/         OPC_CheckChild2Type, MVT::i32,
/*23773*/         OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*23775*/         OPC_CheckPredicate, 40, // Predicate_truncstore
/*23777*/         OPC_CheckPredicate, 41, // Predicate_truncstorei16
/*23779*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23781*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23784*/         OPC_EmitMergeInputChains1_0,
/*23785*/         OPC_EmitConvertToTarget, 2,
/*23787*/         OPC_EmitInteger, MVT::i32, 14, 
/*23790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*23805*/       /*Scope*/ 45, /*->23851*/
/*23806*/         OPC_CheckChild0Type, MVT::v16i8,
/*23808*/         OPC_RecordChild1, // #2 = $lane
/*23809*/         OPC_MoveChild, 1,
/*23811*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23814*/         OPC_MoveParent,
/*23815*/         OPC_MoveParent,
/*23816*/         OPC_RecordChild2, // #3 = $addr
/*23817*/         OPC_CheckChild2Type, MVT::i32,
/*23819*/         OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*23821*/         OPC_CheckPredicate, 40, // Predicate_truncstore
/*23823*/         OPC_CheckPredicate, 42, // Predicate_truncstorei8
/*23825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23827*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23830*/         OPC_EmitMergeInputChains1_0,
/*23831*/         OPC_EmitConvertToTarget, 2,
/*23833*/         OPC_EmitInteger, MVT::i32, 14, 
/*23836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23839*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*23851*/       /*Scope*/ 45, /*->23897*/
/*23852*/         OPC_CheckChild0Type, MVT::v8i16,
/*23854*/         OPC_RecordChild1, // #2 = $lane
/*23855*/         OPC_MoveChild, 1,
/*23857*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23860*/         OPC_MoveParent,
/*23861*/         OPC_MoveParent,
/*23862*/         OPC_RecordChild2, // #3 = $addr
/*23863*/         OPC_CheckChild2Type, MVT::i32,
/*23865*/         OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*23867*/         OPC_CheckPredicate, 40, // Predicate_truncstore
/*23869*/         OPC_CheckPredicate, 41, // Predicate_truncstorei16
/*23871*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23873*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23876*/         OPC_EmitMergeInputChains1_0,
/*23877*/         OPC_EmitConvertToTarget, 2,
/*23879*/         OPC_EmitInteger, MVT::i32, 14, 
/*23882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*23897*/       0, /*End of Scope*/
/*23898*/     /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->24085
/*23902*/       OPC_RecordChild0, // #1 = $Vd
/*23903*/       OPC_Scope, 45, /*->23950*/ // 4 children in Scope
/*23905*/         OPC_CheckChild0Type, MVT::v2i32,
/*23907*/         OPC_RecordChild1, // #2 = $lane
/*23908*/         OPC_MoveChild, 1,
/*23910*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23913*/         OPC_MoveParent,
/*23914*/         OPC_CheckType, MVT::i32,
/*23916*/         OPC_MoveParent,
/*23917*/         OPC_RecordChild2, // #3 = $Rn
/*23918*/         OPC_CheckChild2Type, MVT::i32,
/*23920*/         OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*23922*/         OPC_CheckPredicate, 39, // Predicate_store
/*23924*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23926*/         OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23929*/         OPC_EmitMergeInputChains1_0,
/*23930*/         OPC_EmitConvertToTarget, 2,
/*23932*/         OPC_EmitInteger, MVT::i32, 14, 
/*23935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23950*/       /*Scope*/ 45, /*->23996*/
/*23951*/         OPC_CheckChild0Type, MVT::v4i32,
/*23953*/         OPC_RecordChild1, // #2 = $lane
/*23954*/         OPC_MoveChild, 1,
/*23956*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23959*/         OPC_MoveParent,
/*23960*/         OPC_CheckType, MVT::i32,
/*23962*/         OPC_MoveParent,
/*23963*/         OPC_RecordChild2, // #3 = $addr
/*23964*/         OPC_CheckChild2Type, MVT::i32,
/*23966*/         OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*23968*/         OPC_CheckPredicate, 39, // Predicate_store
/*23970*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23972*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23975*/         OPC_EmitMergeInputChains1_0,
/*23976*/         OPC_EmitConvertToTarget, 2,
/*23978*/         OPC_EmitInteger, MVT::i32, 14, 
/*23981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*23996*/       /*Scope*/ 43, /*->24040*/
/*23997*/         OPC_CheckChild0Type, MVT::v2f32,
/*23999*/         OPC_RecordChild1, // #2 = $lane
/*24000*/         OPC_MoveChild, 1,
/*24002*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24005*/         OPC_MoveParent,
/*24006*/         OPC_CheckType, MVT::f32,
/*24008*/         OPC_MoveParent,
/*24009*/         OPC_RecordChild2, // #3 = $addr
/*24010*/         OPC_CheckChild2Type, MVT::i32,
/*24012*/         OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*24014*/         OPC_CheckPredicate, 39, // Predicate_store
/*24016*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*24019*/         OPC_EmitMergeInputChains1_0,
/*24020*/         OPC_EmitConvertToTarget, 2,
/*24022*/         OPC_EmitInteger, MVT::i32, 14, 
/*24025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*24040*/       /*Scope*/ 43, /*->24084*/
/*24041*/         OPC_CheckChild0Type, MVT::v4f32,
/*24043*/         OPC_RecordChild1, // #2 = $lane
/*24044*/         OPC_MoveChild, 1,
/*24046*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24049*/         OPC_MoveParent,
/*24050*/         OPC_CheckType, MVT::f32,
/*24052*/         OPC_MoveParent,
/*24053*/         OPC_RecordChild2, // #3 = $addr
/*24054*/         OPC_CheckChild2Type, MVT::i32,
/*24056*/         OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*24058*/         OPC_CheckPredicate, 39, // Predicate_store
/*24060*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*24063*/         OPC_EmitMergeInputChains1_0,
/*24064*/         OPC_EmitConvertToTarget, 2,
/*24066*/         OPC_EmitInteger, MVT::i32, 14, 
/*24069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*24084*/       0, /*End of Scope*/
/*24085*/     0, // EndSwitchOpcode
/*24086*/   /*Scope*/ 78|128,9/*1230*/, /*->25318*/
/*24088*/     OPC_RecordChild1, // #1 = $Rt
/*24089*/     OPC_Scope, 47|128,7/*943*/, /*->25035*/ // 4 children in Scope
/*24092*/       OPC_CheckChild1Type, MVT::i32,
/*24094*/       OPC_RecordChild2, // #2 = $shift
/*24095*/       OPC_Scope, 50|128,1/*178*/, /*->24276*/ // 4 children in Scope
/*24098*/         OPC_CheckChild2Type, MVT::i32,
/*24100*/         OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*24102*/         OPC_Scope, 26, /*->24130*/ // 4 children in Scope
/*24104*/           OPC_CheckPredicate, 39, // Predicate_store
/*24106*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24108*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*24111*/           OPC_EmitMergeInputChains1_0,
/*24112*/           OPC_EmitInteger, MVT::i32, 14, 
/*24115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*24130*/         /*Scope*/ 58, /*->24189*/
/*24131*/           OPC_CheckPredicate, 40, // Predicate_truncstore
/*24133*/           OPC_Scope, 26, /*->24161*/ // 2 children in Scope
/*24135*/             OPC_CheckPredicate, 42, // Predicate_truncstorei8
/*24137*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24139*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*24142*/             OPC_EmitMergeInputChains1_0,
/*24143*/             OPC_EmitInteger, MVT::i32, 14, 
/*24146*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24149*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*24161*/           /*Scope*/ 26, /*->24188*/
/*24162*/             OPC_CheckPredicate, 41, // Predicate_truncstorei16
/*24164*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24166*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*24169*/             OPC_EmitMergeInputChains1_0,
/*24170*/             OPC_EmitInteger, MVT::i32, 14, 
/*24173*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24176*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*24188*/           0, /*End of Scope*/
/*24189*/         /*Scope*/ 26, /*->24216*/
/*24190*/           OPC_CheckPredicate, 39, // Predicate_store
/*24192*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24194*/           OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24197*/           OPC_EmitMergeInputChains1_0,
/*24198*/           OPC_EmitInteger, MVT::i32, 14, 
/*24201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24204*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24216*/         /*Scope*/ 58, /*->24275*/
/*24217*/           OPC_CheckPredicate, 40, // Predicate_truncstore
/*24219*/           OPC_Scope, 26, /*->24247*/ // 2 children in Scope
/*24221*/             OPC_CheckPredicate, 42, // Predicate_truncstorei8
/*24223*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24225*/             OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24228*/             OPC_EmitMergeInputChains1_0,
/*24229*/             OPC_EmitInteger, MVT::i32, 14, 
/*24232*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24235*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24247*/           /*Scope*/ 26, /*->24274*/
/*24248*/             OPC_CheckPredicate, 41, // Predicate_truncstorei16
/*24250*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24252*/             OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24255*/             OPC_EmitMergeInputChains1_0,
/*24256*/             OPC_EmitInteger, MVT::i32, 14, 
/*24259*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24262*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24274*/           0, /*End of Scope*/
/*24275*/         0, /*End of Scope*/
/*24276*/       /*Scope*/ 106, /*->24383*/
/*24277*/         OPC_RecordChild3, // #3 = $offset
/*24278*/         OPC_CheckChild3Type, MVT::i32,
/*24280*/         OPC_CheckType, MVT::i32,
/*24282*/         OPC_Scope, 31, /*->24315*/ // 2 children in Scope
/*24284*/           OPC_CheckPredicate, 36, // Predicate_istore
/*24286*/           OPC_CheckPredicate, 37, // Predicate_post_store
/*24288*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24290*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*24293*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*24296*/           OPC_EmitMergeInputChains1_0,
/*24297*/           OPC_EmitInteger, MVT::i32, 14, 
/*24300*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24303*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24315*/         /*Scope*/ 66, /*->24382*/
/*24316*/           OPC_CheckPredicate, 32, // Predicate_itruncstore
/*24318*/           OPC_CheckPredicate, 33, // Predicate_post_truncst
/*24320*/           OPC_Scope, 29, /*->24351*/ // 2 children in Scope
/*24322*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*24324*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24326*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*24329*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*24332*/             OPC_EmitMergeInputChains1_0,
/*24333*/             OPC_EmitInteger, MVT::i32, 14, 
/*24336*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24339*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24351*/           /*Scope*/ 29, /*->24381*/
/*24352*/             OPC_CheckPredicate, 34, // Predicate_post_truncsti8
/*24354*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24356*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*24359*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*24362*/             OPC_EmitMergeInputChains1_0,
/*24363*/             OPC_EmitInteger, MVT::i32, 14, 
/*24366*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24369*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24381*/           0, /*End of Scope*/
/*24382*/         0, /*End of Scope*/
/*24383*/       /*Scope*/ 19|128,3/*403*/, /*->24788*/
/*24385*/         OPC_CheckChild2Type, MVT::i32,
/*24387*/         OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*24389*/         OPC_Scope, 25, /*->24416*/ // 6 children in Scope
/*24391*/           OPC_CheckPredicate, 39, // Predicate_store
/*24393*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24395*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*24398*/           OPC_EmitMergeInputChains1_0,
/*24399*/           OPC_EmitInteger, MVT::i32, 14, 
/*24402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24405*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*24416*/         /*Scope*/ 27, /*->24444*/
/*24417*/           OPC_CheckPredicate, 40, // Predicate_truncstore
/*24419*/           OPC_CheckPredicate, 42, // Predicate_truncstorei8
/*24421*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24423*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*24426*/           OPC_EmitMergeInputChains1_0,
/*24427*/           OPC_EmitInteger, MVT::i32, 14, 
/*24430*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24433*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*24444*/         /*Scope*/ 50, /*->24495*/
/*24445*/           OPC_CheckPredicate, 39, // Predicate_store
/*24447*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24449*/           OPC_Scope, 21, /*->24472*/ // 2 children in Scope
/*24451*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*24454*/             OPC_EmitMergeInputChains1_0,
/*24455*/             OPC_EmitInteger, MVT::i32, 14, 
/*24458*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24461*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*24472*/           /*Scope*/ 21, /*->24494*/
/*24473*/             OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*24476*/             OPC_EmitMergeInputChains1_0,
/*24477*/             OPC_EmitInteger, MVT::i32, 14, 
/*24480*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24483*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*24494*/           0, /*End of Scope*/
/*24495*/         /*Scope*/ 106, /*->24602*/
/*24496*/           OPC_CheckPredicate, 40, // Predicate_truncstore
/*24498*/           OPC_Scope, 50, /*->24550*/ // 2 children in Scope
/*24500*/             OPC_CheckPredicate, 42, // Predicate_truncstorei8
/*24502*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24504*/             OPC_Scope, 21, /*->24527*/ // 2 children in Scope
/*24506*/               OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*24509*/               OPC_EmitMergeInputChains1_0,
/*24510*/               OPC_EmitInteger, MVT::i32, 14, 
/*24513*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24516*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*24527*/             /*Scope*/ 21, /*->24549*/
/*24528*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*24531*/               OPC_EmitMergeInputChains1_0,
/*24532*/               OPC_EmitInteger, MVT::i32, 14, 
/*24535*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24538*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*24549*/             0, /*End of Scope*/
/*24550*/           /*Scope*/ 50, /*->24601*/
/*24551*/             OPC_CheckPredicate, 41, // Predicate_truncstorei16
/*24553*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24555*/             OPC_Scope, 21, /*->24578*/ // 2 children in Scope
/*24557*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*24560*/               OPC_EmitMergeInputChains1_0,
/*24561*/               OPC_EmitInteger, MVT::i32, 14, 
/*24564*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24567*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*24578*/             /*Scope*/ 21, /*->24600*/
/*24579*/               OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*24582*/               OPC_EmitMergeInputChains1_0,
/*24583*/               OPC_EmitInteger, MVT::i32, 14, 
/*24586*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24589*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*24600*/             0, /*End of Scope*/
/*24601*/           0, /*End of Scope*/
/*24602*/         /*Scope*/ 77, /*->24680*/
/*24603*/           OPC_CheckPredicate, 39, // Predicate_store
/*24605*/           OPC_Scope, 23, /*->24630*/ // 2 children in Scope
/*24607*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24609*/             OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*24612*/             OPC_EmitMergeInputChains1_0,
/*24613*/             OPC_EmitInteger, MVT::i32, 14, 
/*24616*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24619*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*24630*/           /*Scope*/ 48, /*->24679*/
/*24631*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24633*/             OPC_Scope, 21, /*->24656*/ // 2 children in Scope
/*24635*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24638*/               OPC_EmitMergeInputChains1_0,
/*24639*/               OPC_EmitInteger, MVT::i32, 14, 
/*24642*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24645*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24656*/             /*Scope*/ 21, /*->24678*/
/*24657*/               OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24660*/               OPC_EmitMergeInputChains1_0,
/*24661*/               OPC_EmitInteger, MVT::i32, 14, 
/*24664*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24667*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24678*/             0, /*End of Scope*/
/*24679*/           0, /*End of Scope*/
/*24680*/         /*Scope*/ 106, /*->24787*/
/*24681*/           OPC_CheckPredicate, 40, // Predicate_truncstore
/*24683*/           OPC_Scope, 50, /*->24735*/ // 2 children in Scope
/*24685*/             OPC_CheckPredicate, 42, // Predicate_truncstorei8
/*24687*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24689*/             OPC_Scope, 21, /*->24712*/ // 2 children in Scope
/*24691*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24694*/               OPC_EmitMergeInputChains1_0,
/*24695*/               OPC_EmitInteger, MVT::i32, 14, 
/*24698*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24701*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24712*/             /*Scope*/ 21, /*->24734*/
/*24713*/               OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24716*/               OPC_EmitMergeInputChains1_0,
/*24717*/               OPC_EmitInteger, MVT::i32, 14, 
/*24720*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24723*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24734*/             0, /*End of Scope*/
/*24735*/           /*Scope*/ 50, /*->24786*/
/*24736*/             OPC_CheckPredicate, 41, // Predicate_truncstorei16
/*24738*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24740*/             OPC_Scope, 21, /*->24763*/ // 2 children in Scope
/*24742*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24745*/               OPC_EmitMergeInputChains1_0,
/*24746*/               OPC_EmitInteger, MVT::i32, 14, 
/*24749*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24752*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24763*/             /*Scope*/ 21, /*->24785*/
/*24764*/               OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24767*/               OPC_EmitMergeInputChains1_0,
/*24768*/               OPC_EmitInteger, MVT::i32, 14, 
/*24771*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24774*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24785*/             0, /*End of Scope*/
/*24786*/           0, /*End of Scope*/
/*24787*/         0, /*End of Scope*/
/*24788*/       /*Scope*/ 116|128,1/*244*/, /*->25034*/
/*24790*/         OPC_RecordChild3, // #3 = $offset
/*24791*/         OPC_CheckChild3Type, MVT::i32,
/*24793*/         OPC_CheckType, MVT::i32,
/*24795*/         OPC_Scope, 56, /*->24853*/ // 4 children in Scope
/*24797*/           OPC_CheckPredicate, 36, // Predicate_istore
/*24799*/           OPC_CheckPredicate, 43, // Predicate_pre_store
/*24801*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24803*/           OPC_Scope, 23, /*->24828*/ // 2 children in Scope
/*24805*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24808*/             OPC_EmitMergeInputChains1_0,
/*24809*/             OPC_EmitInteger, MVT::i32, 14, 
/*24812*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24815*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24828*/           /*Scope*/ 23, /*->24852*/
/*24829*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24832*/             OPC_EmitMergeInputChains1_0,
/*24833*/             OPC_EmitInteger, MVT::i32, 14, 
/*24836*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24839*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24852*/           0, /*End of Scope*/
/*24853*/         /*Scope*/ 89, /*->24943*/
/*24854*/           OPC_CheckPredicate, 32, // Predicate_itruncstore
/*24856*/           OPC_CheckPredicate, 44, // Predicate_pre_truncst
/*24858*/           OPC_Scope, 54, /*->24914*/ // 2 children in Scope
/*24860*/             OPC_CheckPredicate, 45, // Predicate_pre_truncsti8
/*24862*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24864*/             OPC_Scope, 23, /*->24889*/ // 2 children in Scope
/*24866*/               OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24869*/               OPC_EmitMergeInputChains1_0,
/*24870*/               OPC_EmitInteger, MVT::i32, 14, 
/*24873*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24876*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24889*/             /*Scope*/ 23, /*->24913*/
/*24890*/               OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24893*/               OPC_EmitMergeInputChains1_0,
/*24894*/               OPC_EmitInteger, MVT::i32, 14, 
/*24897*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24900*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24913*/             0, /*End of Scope*/
/*24914*/           /*Scope*/ 27, /*->24942*/
/*24915*/             OPC_CheckPredicate, 46, // Predicate_pre_truncsti16
/*24917*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24919*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*24922*/             OPC_EmitMergeInputChains1_0,
/*24923*/             OPC_EmitInteger, MVT::i32, 14, 
/*24926*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24929*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*24942*/           0, /*End of Scope*/
/*24943*/         /*Scope*/ 28, /*->24972*/
/*24944*/           OPC_CheckPredicate, 36, // Predicate_istore
/*24946*/           OPC_CheckPredicate, 43, // Predicate_pre_store
/*24948*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24950*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24953*/           OPC_EmitMergeInputChains1_0,
/*24954*/           OPC_EmitInteger, MVT::i32, 14, 
/*24957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24960*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                    // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24972*/         /*Scope*/ 60, /*->25033*/
/*24973*/           OPC_CheckPredicate, 32, // Predicate_itruncstore
/*24975*/           OPC_CheckPredicate, 44, // Predicate_pre_truncst
/*24977*/           OPC_Scope, 26, /*->25005*/ // 2 children in Scope
/*24979*/             OPC_CheckPredicate, 45, // Predicate_pre_truncsti8
/*24981*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24983*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24986*/             OPC_EmitMergeInputChains1_0,
/*24987*/             OPC_EmitInteger, MVT::i32, 14, 
/*24990*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24993*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*25005*/           /*Scope*/ 26, /*->25032*/
/*25006*/             OPC_CheckPredicate, 46, // Predicate_pre_truncsti16
/*25008*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25010*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*25013*/             OPC_EmitMergeInputChains1_0,
/*25014*/             OPC_EmitInteger, MVT::i32, 14, 
/*25017*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25020*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*25032*/           0, /*End of Scope*/
/*25033*/         0, /*End of Scope*/
/*25034*/       0, /*End of Scope*/
/*25035*/     /*Scope*/ 115, /*->25151*/
/*25036*/       OPC_CheckChild1Type, MVT::f64,
/*25038*/       OPC_RecordChild2, // #2 = $addr
/*25039*/       OPC_CheckChild2Type, MVT::i32,
/*25041*/       OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*25043*/       OPC_CheckPredicate, 39, // Predicate_store
/*25045*/       OPC_Scope, 25, /*->25072*/ // 4 children in Scope
/*25047*/         OPC_CheckPredicate, 47, // Predicate_alignedstore32
/*25049*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*25051*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*25054*/         OPC_EmitMergeInputChains1_0,
/*25055*/         OPC_EmitInteger, MVT::i32, 14, 
/*25058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*25072*/       /*Scope*/ 25, /*->25098*/
/*25073*/         OPC_CheckPredicate, 48, // Predicate_hword_alignedstore
/*25075*/         OPC_CheckPatternPredicate, 25, // (getTargetLowering()->isLittleEndian())
/*25077*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25080*/         OPC_EmitMergeInputChains1_0,
/*25081*/         OPC_EmitInteger, MVT::i32, 14, 
/*25084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25087*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*25098*/       /*Scope*/ 25, /*->25124*/
/*25099*/         OPC_CheckPredicate, 49, // Predicate_byte_alignedstore
/*25101*/         OPC_CheckPatternPredicate, 25, // (getTargetLowering()->isLittleEndian())
/*25103*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25106*/         OPC_EmitMergeInputChains1_0,
/*25107*/         OPC_EmitInteger, MVT::i32, 14, 
/*25110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*25124*/       /*Scope*/ 25, /*->25150*/
/*25125*/         OPC_CheckPredicate, 50, // Predicate_non_word_alignedstore
/*25127*/         OPC_CheckPatternPredicate, 26, // (getTargetLowering()->isBigEndian())
/*25129*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25132*/         OPC_EmitMergeInputChains1_0,
/*25133*/         OPC_EmitInteger, MVT::i32, 14, 
/*25136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*25150*/       0, /*End of Scope*/
/*25151*/     /*Scope*/ 32, /*->25184*/
/*25152*/       OPC_CheckChild1Type, MVT::f32,
/*25154*/       OPC_RecordChild2, // #2 = $addr
/*25155*/       OPC_CheckChild2Type, MVT::i32,
/*25157*/       OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*25159*/       OPC_CheckPredicate, 39, // Predicate_store
/*25161*/       OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*25163*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*25166*/       OPC_EmitMergeInputChains1_0,
/*25167*/       OPC_EmitInteger, MVT::i32, 14, 
/*25170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*25184*/     /*Scope*/ 3|128,1/*131*/, /*->25317*/
/*25186*/       OPC_CheckChild1Type, MVT::v2f64,
/*25188*/       OPC_RecordChild2, // #2 = $addr
/*25189*/       OPC_CheckChild2Type, MVT::i32,
/*25191*/       OPC_CheckPredicate, 38, // Predicate_unindexedstore
/*25193*/       OPC_CheckPredicate, 39, // Predicate_store
/*25195*/       OPC_Scope, 23, /*->25220*/ // 5 children in Scope
/*25197*/         OPC_CheckPredicate, 51, // Predicate_dword_alignedstore
/*25199*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25202*/         OPC_EmitMergeInputChains1_0,
/*25203*/         OPC_EmitInteger, MVT::i32, 14, 
/*25206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25209*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25220*/       /*Scope*/ 23, /*->25244*/
/*25221*/         OPC_CheckPredicate, 52, // Predicate_word_alignedstore
/*25223*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25226*/         OPC_EmitMergeInputChains1_0,
/*25227*/         OPC_EmitInteger, MVT::i32, 14, 
/*25230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25244*/       /*Scope*/ 25, /*->25270*/
/*25245*/         OPC_CheckPredicate, 48, // Predicate_hword_alignedstore
/*25247*/         OPC_CheckPatternPredicate, 25, // (getTargetLowering()->isLittleEndian())
/*25249*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25252*/         OPC_EmitMergeInputChains1_0,
/*25253*/         OPC_EmitInteger, MVT::i32, 14, 
/*25256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25270*/       /*Scope*/ 25, /*->25296*/
/*25271*/         OPC_CheckPredicate, 49, // Predicate_byte_alignedstore
/*25273*/         OPC_CheckPatternPredicate, 25, // (getTargetLowering()->isLittleEndian())
/*25275*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25278*/         OPC_EmitMergeInputChains1_0,
/*25279*/         OPC_EmitInteger, MVT::i32, 14, 
/*25282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25296*/       /*Scope*/ 19, /*->25316*/
/*25297*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*25299*/         OPC_EmitMergeInputChains1_0,
/*25300*/         OPC_EmitInteger, MVT::i32, 14, 
/*25303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*25316*/       0, /*End of Scope*/
/*25317*/     0, /*End of Scope*/
/*25318*/   0, /*End of Scope*/
/*25319*/ /*SwitchOpcode*/ 77|128,11/*1485*/,  TARGET_VAL(ARMISD::CMPZ),// ->26808
/*25323*/   OPC_Scope, 6|128,1/*134*/, /*->25460*/ // 12 children in Scope
/*25326*/     OPC_MoveChild, 0,
/*25328*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->25394
/*25332*/       OPC_RecordChild0, // #0 = $Rn
/*25333*/       OPC_RecordChild1, // #1 = $shift
/*25334*/       OPC_CheckPredicate, 53, // Predicate_and_su
/*25336*/       OPC_CheckType, MVT::i32,
/*25338*/       OPC_MoveParent,
/*25339*/       OPC_MoveChild, 1,
/*25341*/       OPC_CheckInteger, 0, 
/*25343*/       OPC_MoveParent,
/*25344*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25346*/       OPC_Scope, 22, /*->25370*/ // 2 children in Scope
/*25348*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25351*/         OPC_EmitInteger, MVT::i32, 14, 
/*25354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25370*/       /*Scope*/ 22, /*->25393*/
/*25371*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25374*/         OPC_EmitInteger, MVT::i32, 14, 
/*25377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25380*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25393*/       0, /*End of Scope*/
/*25394*/     /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->25459
/*25397*/       OPC_RecordChild0, // #0 = $Rn
/*25398*/       OPC_RecordChild1, // #1 = $shift
/*25399*/       OPC_CheckPredicate, 54, // Predicate_xor_su
/*25401*/       OPC_CheckType, MVT::i32,
/*25403*/       OPC_MoveParent,
/*25404*/       OPC_MoveChild, 1,
/*25406*/       OPC_CheckInteger, 0, 
/*25408*/       OPC_MoveParent,
/*25409*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25411*/       OPC_Scope, 22, /*->25435*/ // 2 children in Scope
/*25413*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25416*/         OPC_EmitInteger, MVT::i32, 14, 
/*25419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25422*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25435*/       /*Scope*/ 22, /*->25458*/
/*25436*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25439*/         OPC_EmitInteger, MVT::i32, 14, 
/*25442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25445*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25458*/       0, /*End of Scope*/
/*25459*/     0, // EndSwitchOpcode
/*25460*/   /*Scope*/ 39, /*->25500*/
/*25461*/     OPC_RecordChild0, // #0 = $Rn
/*25462*/     OPC_CheckChild0Type, MVT::i32,
/*25464*/     OPC_MoveChild, 1,
/*25466*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25469*/     OPC_MoveChild, 0,
/*25471*/     OPC_CheckInteger, 0, 
/*25473*/     OPC_MoveParent,
/*25474*/     OPC_RecordChild1, // #1 = $shift
/*25475*/     OPC_MoveParent,
/*25476*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25478*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25481*/     OPC_EmitInteger, MVT::i32, 14, 
/*25484*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25487*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25500*/   /*Scope*/ 11|128,2/*267*/, /*->25769*/
/*25502*/     OPC_MoveChild, 0,
/*25504*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->25542
/*25508*/       OPC_MoveChild, 0,
/*25510*/       OPC_CheckInteger, 0, 
/*25512*/       OPC_MoveParent,
/*25513*/       OPC_RecordChild1, // #0 = $shift
/*25514*/       OPC_CheckType, MVT::i32,
/*25516*/       OPC_MoveParent,
/*25517*/       OPC_RecordChild1, // #1 = $Rn
/*25518*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25520*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25523*/       OPC_EmitInteger, MVT::i32, 14, 
/*25526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25542*/     /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::AND),// ->25655
/*25545*/       OPC_RecordChild0, // #0 = $Rn
/*25546*/       OPC_RecordChild1, // #1 = $shift
/*25547*/       OPC_CheckPredicate, 53, // Predicate_and_su
/*25549*/       OPC_CheckType, MVT::i32,
/*25551*/       OPC_MoveParent,
/*25552*/       OPC_MoveChild, 1,
/*25554*/       OPC_CheckInteger, 0, 
/*25556*/       OPC_MoveParent,
/*25557*/       OPC_Scope, 23, /*->25582*/ // 4 children in Scope
/*25559*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25561*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25564*/         OPC_EmitInteger, MVT::i32, 14, 
/*25567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25582*/       /*Scope*/ 23, /*->25606*/
/*25583*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25585*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25588*/         OPC_EmitInteger, MVT::i32, 14, 
/*25591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25606*/       /*Scope*/ 23, /*->25630*/
/*25607*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25609*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25612*/         OPC_EmitInteger, MVT::i32, 14, 
/*25615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25618*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25630*/       /*Scope*/ 23, /*->25654*/
/*25631*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25633*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25636*/         OPC_EmitInteger, MVT::i32, 14, 
/*25639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25654*/       0, /*End of Scope*/
/*25655*/     /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::XOR),// ->25768
/*25658*/       OPC_RecordChild0, // #0 = $Rn
/*25659*/       OPC_RecordChild1, // #1 = $shift
/*25660*/       OPC_CheckPredicate, 54, // Predicate_xor_su
/*25662*/       OPC_CheckType, MVT::i32,
/*25664*/       OPC_MoveParent,
/*25665*/       OPC_MoveChild, 1,
/*25667*/       OPC_CheckInteger, 0, 
/*25669*/       OPC_MoveParent,
/*25670*/       OPC_Scope, 23, /*->25695*/ // 4 children in Scope
/*25672*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25674*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25677*/         OPC_EmitInteger, MVT::i32, 14, 
/*25680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25695*/       /*Scope*/ 23, /*->25719*/
/*25696*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25698*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25701*/         OPC_EmitInteger, MVT::i32, 14, 
/*25704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25719*/       /*Scope*/ 23, /*->25743*/
/*25720*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25722*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25725*/         OPC_EmitInteger, MVT::i32, 14, 
/*25728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25731*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25743*/       /*Scope*/ 23, /*->25767*/
/*25744*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25746*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25749*/         OPC_EmitInteger, MVT::i32, 14, 
/*25752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25767*/       0, /*End of Scope*/
/*25768*/     0, // EndSwitchOpcode
/*25769*/   /*Scope*/ 65, /*->25835*/
/*25770*/     OPC_RecordChild0, // #0 = $Rn
/*25771*/     OPC_CheckChild0Type, MVT::i32,
/*25773*/     OPC_MoveChild, 1,
/*25775*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25778*/     OPC_MoveChild, 0,
/*25780*/     OPC_CheckInteger, 0, 
/*25782*/     OPC_MoveParent,
/*25783*/     OPC_RecordChild1, // #1 = $shift
/*25784*/     OPC_MoveParent,
/*25785*/     OPC_Scope, 23, /*->25810*/ // 2 children in Scope
/*25787*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25789*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25792*/       OPC_EmitInteger, MVT::i32, 14, 
/*25795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25798*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25810*/     /*Scope*/ 23, /*->25834*/
/*25811*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25813*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25816*/       OPC_EmitInteger, MVT::i32, 14, 
/*25819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25822*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25834*/     0, /*End of Scope*/
/*25835*/   /*Scope*/ 103|128,1/*231*/, /*->26068*/
/*25837*/     OPC_MoveChild, 0,
/*25839*/     OPC_SwitchOpcode /*3 cases */, 60,  TARGET_VAL(ISD::SUB),// ->25903
/*25843*/       OPC_MoveChild, 0,
/*25845*/       OPC_CheckInteger, 0, 
/*25847*/       OPC_MoveParent,
/*25848*/       OPC_RecordChild1, // #0 = $shift
/*25849*/       OPC_CheckType, MVT::i32,
/*25851*/       OPC_MoveParent,
/*25852*/       OPC_RecordChild1, // #1 = $Rn
/*25853*/       OPC_Scope, 23, /*->25878*/ // 2 children in Scope
/*25855*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25857*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25860*/         OPC_EmitInteger, MVT::i32, 14, 
/*25863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25878*/       /*Scope*/ 23, /*->25902*/
/*25879*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25881*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25884*/         OPC_EmitInteger, MVT::i32, 14, 
/*25887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25902*/       0, /*End of Scope*/
/*25903*/     /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->25985
/*25906*/       OPC_RecordChild0, // #0 = $Rn
/*25907*/       OPC_RecordChild1, // #1 = $imm
/*25908*/       OPC_MoveChild, 1,
/*25910*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25913*/       OPC_Scope, 34, /*->25949*/ // 2 children in Scope
/*25915*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25917*/         OPC_MoveParent,
/*25918*/         OPC_CheckPredicate, 53, // Predicate_and_su
/*25920*/         OPC_CheckType, MVT::i32,
/*25922*/         OPC_MoveParent,
/*25923*/         OPC_MoveChild, 1,
/*25925*/         OPC_CheckInteger, 0, 
/*25927*/         OPC_MoveParent,
/*25928*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25930*/         OPC_EmitConvertToTarget, 1,
/*25932*/         OPC_EmitInteger, MVT::i32, 14, 
/*25935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25949*/       /*Scope*/ 34, /*->25984*/
/*25950*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25952*/         OPC_MoveParent,
/*25953*/         OPC_CheckPredicate, 53, // Predicate_and_su
/*25955*/         OPC_CheckType, MVT::i32,
/*25957*/         OPC_MoveParent,
/*25958*/         OPC_MoveChild, 1,
/*25960*/         OPC_CheckInteger, 0, 
/*25962*/         OPC_MoveParent,
/*25963*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25965*/         OPC_EmitConvertToTarget, 1,
/*25967*/         OPC_EmitInteger, MVT::i32, 14, 
/*25970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25984*/       0, /*End of Scope*/
/*25985*/     /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->26067
/*25988*/       OPC_RecordChild0, // #0 = $Rn
/*25989*/       OPC_RecordChild1, // #1 = $imm
/*25990*/       OPC_MoveChild, 1,
/*25992*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25995*/       OPC_Scope, 34, /*->26031*/ // 2 children in Scope
/*25997*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25999*/         OPC_MoveParent,
/*26000*/         OPC_CheckPredicate, 54, // Predicate_xor_su
/*26002*/         OPC_CheckType, MVT::i32,
/*26004*/         OPC_MoveParent,
/*26005*/         OPC_MoveChild, 1,
/*26007*/         OPC_CheckInteger, 0, 
/*26009*/         OPC_MoveParent,
/*26010*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26012*/         OPC_EmitConvertToTarget, 1,
/*26014*/         OPC_EmitInteger, MVT::i32, 14, 
/*26017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26020*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*26031*/       /*Scope*/ 34, /*->26066*/
/*26032*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26034*/         OPC_MoveParent,
/*26035*/         OPC_CheckPredicate, 54, // Predicate_xor_su
/*26037*/         OPC_CheckType, MVT::i32,
/*26039*/         OPC_MoveParent,
/*26040*/         OPC_MoveChild, 1,
/*26042*/         OPC_CheckInteger, 0, 
/*26044*/         OPC_MoveParent,
/*26045*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26047*/         OPC_EmitConvertToTarget, 1,
/*26049*/         OPC_EmitInteger, MVT::i32, 14, 
/*26052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*26066*/       0, /*End of Scope*/
/*26067*/     0, // EndSwitchOpcode
/*26068*/   /*Scope*/ 76, /*->26145*/
/*26069*/     OPC_RecordChild0, // #0 = $src
/*26070*/     OPC_CheckChild0Type, MVT::i32,
/*26072*/     OPC_RecordChild1, // #1 = $rhs
/*26073*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26075*/     OPC_Scope, 22, /*->26099*/ // 3 children in Scope
/*26077*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26080*/       OPC_EmitInteger, MVT::i32, 14, 
/*26083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26099*/     /*Scope*/ 22, /*->26122*/
/*26100*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26103*/       OPC_EmitInteger, MVT::i32, 14, 
/*26106*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26109*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26122*/     /*Scope*/ 21, /*->26144*/
/*26123*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*26126*/       OPC_EmitInteger, MVT::i32, 14, 
/*26129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26144*/     0, /*End of Scope*/
/*26145*/   /*Scope*/ 95, /*->26241*/
/*26146*/     OPC_MoveChild, 0,
/*26148*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->26206
/*26152*/       OPC_RecordChild0, // #0 = $Rn
/*26153*/       OPC_RecordChild1, // #1 = $Rm
/*26154*/       OPC_CheckPredicate, 53, // Predicate_and_su
/*26156*/       OPC_CheckType, MVT::i32,
/*26158*/       OPC_MoveParent,
/*26159*/       OPC_MoveChild, 1,
/*26161*/       OPC_CheckInteger, 0, 
/*26163*/       OPC_MoveParent,
/*26164*/       OPC_Scope, 19, /*->26185*/ // 2 children in Scope
/*26166*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26168*/         OPC_EmitInteger, MVT::i32, 14, 
/*26171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26185*/       /*Scope*/ 19, /*->26205*/
/*26186*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26188*/         OPC_EmitInteger, MVT::i32, 14, 
/*26191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26205*/       0, /*End of Scope*/
/*26206*/     /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->26240
/*26209*/       OPC_RecordChild0, // #0 = $Rn
/*26210*/       OPC_RecordChild1, // #1 = $Rm
/*26211*/       OPC_CheckPredicate, 54, // Predicate_xor_su
/*26213*/       OPC_CheckType, MVT::i32,
/*26215*/       OPC_MoveParent,
/*26216*/       OPC_MoveChild, 1,
/*26218*/       OPC_CheckInteger, 0, 
/*26220*/       OPC_MoveParent,
/*26221*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26223*/       OPC_EmitInteger, MVT::i32, 14, 
/*26226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26240*/     0, // EndSwitchOpcode
/*26241*/   /*Scope*/ 27, /*->26269*/
/*26242*/     OPC_RecordChild0, // #0 = $lhs
/*26243*/     OPC_CheckChild0Type, MVT::i32,
/*26245*/     OPC_RecordChild1, // #1 = $rhs
/*26246*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26248*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26251*/     OPC_EmitInteger, MVT::i32, 14, 
/*26254*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26269*/   /*Scope*/ 102, /*->26372*/
/*26270*/     OPC_MoveChild, 0,
/*26272*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->26322
/*26276*/       OPC_RecordChild0, // #0 = $Rn
/*26277*/       OPC_RecordChild1, // #1 = $Rm
/*26278*/       OPC_CheckPredicate, 53, // Predicate_and_su
/*26280*/       OPC_CheckType, MVT::i32,
/*26282*/       OPC_MoveParent,
/*26283*/       OPC_MoveChild, 1,
/*26285*/       OPC_CheckInteger, 0, 
/*26287*/       OPC_MoveParent,
/*26288*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26290*/       OPC_EmitInteger, MVT::i32, 14, 
/*26293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26296*/       OPC_Scope, 11, /*->26309*/ // 2 children in Scope
/*26298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26309*/       /*Scope*/ 11, /*->26321*/
/*26310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26321*/       0, /*End of Scope*/
/*26322*/     /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->26371
/*26325*/       OPC_RecordChild0, // #0 = $Rn
/*26326*/       OPC_RecordChild1, // #1 = $Rm
/*26327*/       OPC_CheckPredicate, 54, // Predicate_xor_su
/*26329*/       OPC_CheckType, MVT::i32,
/*26331*/       OPC_MoveParent,
/*26332*/       OPC_MoveChild, 1,
/*26334*/       OPC_CheckInteger, 0, 
/*26336*/       OPC_MoveParent,
/*26337*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26339*/       OPC_EmitInteger, MVT::i32, 14, 
/*26342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26345*/       OPC_Scope, 11, /*->26358*/ // 2 children in Scope
/*26347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26358*/       /*Scope*/ 11, /*->26370*/
/*26359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26370*/       0, /*End of Scope*/
/*26371*/     0, // EndSwitchOpcode
/*26372*/   /*Scope*/ 4|128,1/*132*/, /*->26506*/
/*26374*/     OPC_RecordChild0, // #0 = $rhs
/*26375*/     OPC_CheckChild0Type, MVT::i32,
/*26377*/     OPC_Scope, 51, /*->26430*/ // 2 children in Scope
/*26379*/       OPC_RecordChild1, // #1 = $src
/*26380*/       OPC_Scope, 23, /*->26405*/ // 2 children in Scope
/*26382*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26384*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*26387*/         OPC_EmitInteger, MVT::i32, 14, 
/*26390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26405*/       /*Scope*/ 23, /*->26429*/
/*26406*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26408*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26411*/         OPC_EmitInteger, MVT::i32, 14, 
/*26414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26417*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                  // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26429*/       0, /*End of Scope*/
/*26430*/     /*Scope*/ 74, /*->26505*/
/*26431*/       OPC_MoveChild, 1,
/*26433*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26436*/       OPC_MoveChild, 0,
/*26438*/       OPC_CheckInteger, 0, 
/*26440*/       OPC_MoveParent,
/*26441*/       OPC_RecordChild1, // #1 = $Rm
/*26442*/       OPC_MoveParent,
/*26443*/       OPC_Scope, 19, /*->26464*/ // 3 children in Scope
/*26445*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26447*/         OPC_EmitInteger, MVT::i32, 14, 
/*26450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26464*/       /*Scope*/ 19, /*->26484*/
/*26465*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26467*/         OPC_EmitInteger, MVT::i32, 14, 
/*26470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26473*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26484*/       /*Scope*/ 19, /*->26504*/
/*26485*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26487*/         OPC_EmitInteger, MVT::i32, 14, 
/*26490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26504*/       0, /*End of Scope*/
/*26505*/     0, /*End of Scope*/
/*26506*/   /*Scope*/ 77, /*->26584*/
/*26507*/     OPC_MoveChild, 0,
/*26509*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26512*/     OPC_MoveChild, 0,
/*26514*/     OPC_CheckInteger, 0, 
/*26516*/     OPC_MoveParent,
/*26517*/     OPC_RecordChild1, // #0 = $Rm
/*26518*/     OPC_CheckType, MVT::i32,
/*26520*/     OPC_MoveParent,
/*26521*/     OPC_RecordChild1, // #1 = $Rn
/*26522*/     OPC_Scope, 19, /*->26543*/ // 3 children in Scope
/*26524*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26526*/       OPC_EmitInteger, MVT::i32, 14, 
/*26529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26543*/     /*Scope*/ 19, /*->26563*/
/*26544*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26546*/       OPC_EmitInteger, MVT::i32, 14, 
/*26549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26563*/     /*Scope*/ 19, /*->26583*/
/*26564*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26566*/       OPC_EmitInteger, MVT::i32, 14, 
/*26569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26583*/     0, /*End of Scope*/
/*26584*/   /*Scope*/ 93|128,1/*221*/, /*->26807*/
/*26586*/     OPC_RecordChild0, // #0 = $src
/*26587*/     OPC_CheckChild0Type, MVT::i32,
/*26589*/     OPC_RecordChild1, // #1 = $imm
/*26590*/     OPC_Scope, 10|128,1/*138*/, /*->26731*/ // 4 children in Scope
/*26593*/       OPC_MoveChild, 1,
/*26595*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26598*/       OPC_Scope, 24, /*->26624*/ // 5 children in Scope
/*26600*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*26602*/         OPC_MoveParent,
/*26603*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26605*/         OPC_EmitConvertToTarget, 1,
/*26607*/         OPC_EmitInteger, MVT::i32, 14, 
/*26610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*26624*/       /*Scope*/ 27, /*->26652*/
/*26625*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*26627*/         OPC_MoveParent,
/*26628*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26630*/         OPC_EmitConvertToTarget, 1,
/*26632*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*26635*/         OPC_EmitInteger, MVT::i32, 14, 
/*26638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26641*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*26652*/       /*Scope*/ 24, /*->26677*/
/*26653*/         OPC_CheckPredicate, 55, // Predicate_imm0_255
/*26655*/         OPC_MoveParent,
/*26656*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26658*/         OPC_EmitConvertToTarget, 1,
/*26660*/         OPC_EmitInteger, MVT::i32, 14, 
/*26663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*26677*/       /*Scope*/ 24, /*->26702*/
/*26678*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26680*/         OPC_MoveParent,
/*26681*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26683*/         OPC_EmitConvertToTarget, 1,
/*26685*/         OPC_EmitInteger, MVT::i32, 14, 
/*26688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*26702*/       /*Scope*/ 27, /*->26730*/
/*26703*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*26705*/         OPC_MoveParent,
/*26706*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26708*/         OPC_EmitConvertToTarget, 1,
/*26710*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*26713*/         OPC_EmitInteger, MVT::i32, 14, 
/*26716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*26730*/       0, /*End of Scope*/
/*26731*/     /*Scope*/ 19, /*->26751*/
/*26732*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26734*/       OPC_EmitInteger, MVT::i32, 14, 
/*26737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*26751*/     /*Scope*/ 19, /*->26771*/
/*26752*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26754*/       OPC_EmitInteger, MVT::i32, 14, 
/*26757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26760*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26771*/     /*Scope*/ 34, /*->26806*/
/*26772*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26774*/       OPC_EmitInteger, MVT::i32, 14, 
/*26777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26780*/       OPC_Scope, 11, /*->26793*/ // 2 children in Scope
/*26782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26793*/       /*Scope*/ 11, /*->26805*/
/*26794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26805*/       0, /*End of Scope*/
/*26806*/     0, /*End of Scope*/
/*26807*/   0, /*End of Scope*/
/*26808*/ /*SwitchOpcode*/ 20|128,5/*660*/,  TARGET_VAL(ARMISD::CMOV),// ->27472
/*26812*/   OPC_CaptureGlueInput,
/*26813*/   OPC_RecordChild0, // #0 = $false
/*26814*/   OPC_Scope, 47, /*->26863*/ // 3 children in Scope
/*26816*/     OPC_RecordChild1, // #1 = $shift
/*26817*/     OPC_RecordChild2, // #2 = $p
/*26818*/     OPC_CheckType, MVT::i32,
/*26820*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26822*/     OPC_Scope, 19, /*->26843*/ // 2 children in Scope
/*26824*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*26827*/       OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #6 #7
/*26830*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*26843*/     /*Scope*/ 18, /*->26862*/
/*26844*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*26847*/       OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #5 #6
/*26850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*26862*/     0, /*End of Scope*/
/*26863*/   /*Scope*/ 34|128,1/*162*/, /*->27027*/
/*26865*/     OPC_MoveChild, 1,
/*26867*/     OPC_SwitchOpcode /*4 cases */, 35,  TARGET_VAL(ISD::SHL),// ->26906
/*26871*/       OPC_RecordChild0, // #1 = $Rm
/*26872*/       OPC_RecordChild1, // #2 = $imm
/*26873*/       OPC_MoveChild, 1,
/*26875*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26878*/       OPC_CheckPredicate, 56, // Predicate_imm0_31
/*26880*/       OPC_CheckType, MVT::i32,
/*26882*/       OPC_MoveParent,
/*26883*/       OPC_MoveParent,
/*26884*/       OPC_RecordChild2, // #3 = $p
/*26885*/       OPC_CheckType, MVT::i32,
/*26887*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26889*/       OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*26892*/       OPC_EmitConvertToTarget, 2,
/*26894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*26906*/     /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->26947
/*26909*/       OPC_RecordChild0, // #1 = $Rm
/*26910*/       OPC_RecordChild1, // #2 = $imm
/*26911*/       OPC_MoveChild, 1,
/*26913*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26916*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*26918*/       OPC_CheckType, MVT::i32,
/*26920*/       OPC_MoveParent,
/*26921*/       OPC_MoveParent,
/*26922*/       OPC_RecordChild2, // #3 = $p
/*26923*/       OPC_CheckType, MVT::i32,
/*26925*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26927*/       OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*26930*/       OPC_EmitConvertToTarget, 2,
/*26932*/       OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*26935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*26947*/     /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRA),// ->26988
/*26950*/       OPC_RecordChild0, // #1 = $Rm
/*26951*/       OPC_RecordChild1, // #2 = $imm
/*26952*/       OPC_MoveChild, 1,
/*26954*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26957*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*26959*/       OPC_CheckType, MVT::i32,
/*26961*/       OPC_MoveParent,
/*26962*/       OPC_MoveParent,
/*26963*/       OPC_RecordChild2, // #3 = $p
/*26964*/       OPC_CheckType, MVT::i32,
/*26966*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26968*/       OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*26971*/       OPC_EmitConvertToTarget, 2,
/*26973*/       OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*26976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*26988*/     /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::ROTR),// ->27026
/*26991*/       OPC_RecordChild0, // #1 = $Rm
/*26992*/       OPC_RecordChild1, // #2 = $imm
/*26993*/       OPC_MoveChild, 1,
/*26995*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26998*/       OPC_CheckPredicate, 56, // Predicate_imm0_31
/*27000*/       OPC_CheckType, MVT::i32,
/*27002*/       OPC_MoveParent,
/*27003*/       OPC_MoveParent,
/*27004*/       OPC_RecordChild2, // #3 = $p
/*27005*/       OPC_CheckType, MVT::i32,
/*27007*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27009*/       OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*27012*/       OPC_EmitConvertToTarget, 2,
/*27014*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*27026*/     0, // EndSwitchOpcode
/*27027*/   /*Scope*/ 58|128,3/*442*/, /*->27471*/
/*27029*/     OPC_RecordChild1, // #1 = $imm
/*27030*/     OPC_Scope, 80|128,1/*208*/, /*->27241*/ // 4 children in Scope
/*27033*/       OPC_MoveChild, 1,
/*27035*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27038*/       OPC_Scope, 24, /*->27064*/ // 7 children in Scope
/*27040*/         OPC_CheckPredicate, 57, // Predicate_imm0_65535
/*27042*/         OPC_MoveParent,
/*27043*/         OPC_RecordChild2, // #2 = $p
/*27044*/         OPC_CheckType, MVT::i32,
/*27046*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*27048*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27051*/         OPC_EmitConvertToTarget, 1,
/*27053*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27064*/       /*Scope*/ 24, /*->27089*/
/*27065*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*27067*/         OPC_MoveParent,
/*27068*/         OPC_RecordChild2, // #2 = $p
/*27069*/         OPC_CheckType, MVT::i32,
/*27071*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27073*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27076*/         OPC_EmitConvertToTarget, 1,
/*27078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27089*/       /*Scope*/ 27, /*->27117*/
/*27090*/         OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*27092*/         OPC_MoveParent,
/*27093*/         OPC_RecordChild2, // #2 = $p
/*27094*/         OPC_CheckType, MVT::i32,
/*27096*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27098*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27101*/         OPC_EmitConvertToTarget, 1,
/*27103*/         OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*27106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27117*/       /*Scope*/ 24, /*->27142*/
/*27118*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*27120*/         OPC_MoveParent,
/*27121*/         OPC_RecordChild2, // #2 = $p
/*27122*/         OPC_CheckType, MVT::i32,
/*27124*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27126*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27129*/         OPC_EmitConvertToTarget, 1,
/*27131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27142*/       /*Scope*/ 24, /*->27167*/
/*27143*/         OPC_CheckPredicate, 57, // Predicate_imm0_65535
/*27145*/         OPC_MoveParent,
/*27146*/         OPC_RecordChild2, // #2 = $p
/*27147*/         OPC_CheckType, MVT::i32,
/*27149*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27151*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27154*/         OPC_EmitConvertToTarget, 1,
/*27156*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27167*/       /*Scope*/ 27, /*->27195*/
/*27168*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*27170*/         OPC_MoveParent,
/*27171*/         OPC_RecordChild2, // #2 = $p
/*27172*/         OPC_CheckType, MVT::i32,
/*27174*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27176*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27179*/         OPC_EmitConvertToTarget, 1,
/*27181*/         OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*27184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27195*/       /*Scope*/ 44, /*->27240*/
/*27196*/         OPC_MoveParent,
/*27197*/         OPC_RecordChild2, // #2 = $p
/*27198*/         OPC_CheckType, MVT::i32,
/*27200*/         OPC_Scope, 18, /*->27220*/ // 2 children in Scope
/*27202*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*27204*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27207*/           OPC_EmitConvertToTarget, 1,
/*27209*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                    // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*27220*/         /*Scope*/ 18, /*->27239*/
/*27221*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27223*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27226*/           OPC_EmitConvertToTarget, 1,
/*27228*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                    // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*27239*/         0, /*End of Scope*/
/*27240*/       0, /*End of Scope*/
/*27241*/     /*Scope*/ 54, /*->27296*/
/*27242*/       OPC_RecordChild2, // #2 = $p
/*27243*/       OPC_CheckType, MVT::i32,
/*27245*/       OPC_Scope, 16, /*->27263*/ // 3 children in Scope
/*27247*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27249*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27252*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                  // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*27263*/       /*Scope*/ 16, /*->27280*/
/*27264*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27266*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                  // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*27280*/       /*Scope*/ 14, /*->27295*/
/*27281*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27284*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                  // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                  // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*27295*/       0, /*End of Scope*/
/*27296*/     /*Scope*/ 4|128,1/*132*/, /*->27430*/
/*27298*/       OPC_MoveChild, 2,
/*27300*/       OPC_Scope, 31, /*->27333*/ // 4 children in Scope
/*27302*/         OPC_CheckInteger, 12, 
/*27304*/         OPC_MoveParent,
/*27305*/         OPC_SwitchType /*2 cases */, 11,  MVT::f32,// ->27319
/*27308*/           OPC_CheckPatternPredicate, 27, // (Subtarget->hasFPARMv8())
/*27310*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27319*/         /*SwitchType*/ 11,  MVT::f64,// ->27332
/*27321*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27323*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27332*/         0, // EndSwitchType
/*27333*/       /*Scope*/ 31, /*->27365*/
/*27334*/         OPC_CheckInteger, 10, 
/*27336*/         OPC_MoveParent,
/*27337*/         OPC_SwitchType /*2 cases */, 11,  MVT::f32,// ->27351
/*27340*/           OPC_CheckPatternPredicate, 27, // (Subtarget->hasFPARMv8())
/*27342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27351*/         /*SwitchType*/ 11,  MVT::f64,// ->27364
/*27353*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27355*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27364*/         0, // EndSwitchType
/*27365*/       /*Scope*/ 31, /*->27397*/
/*27366*/         OPC_CheckInteger, 0, 
/*27368*/         OPC_MoveParent,
/*27369*/         OPC_SwitchType /*2 cases */, 11,  MVT::f32,// ->27383
/*27372*/           OPC_CheckPatternPredicate, 27, // (Subtarget->hasFPARMv8())
/*27374*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27383*/         /*SwitchType*/ 11,  MVT::f64,// ->27396
/*27385*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27387*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27396*/         0, // EndSwitchType
/*27397*/       /*Scope*/ 31, /*->27429*/
/*27398*/         OPC_CheckInteger, 6, 
/*27400*/         OPC_MoveParent,
/*27401*/         OPC_SwitchType /*2 cases */, 11,  MVT::f32,// ->27415
/*27404*/           OPC_CheckPatternPredicate, 27, // (Subtarget->hasFPARMv8())
/*27406*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27415*/         /*SwitchType*/ 11,  MVT::f64,// ->27428
/*27417*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27419*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27428*/         0, // EndSwitchType
/*27429*/       0, /*End of Scope*/
/*27430*/     /*Scope*/ 39, /*->27470*/
/*27431*/       OPC_RecordChild2, // #2 = $p
/*27432*/       OPC_SwitchType /*2 cases */, 16,  MVT::f64,// ->27451
/*27435*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*27437*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27440*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                  // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                  // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*27451*/       /*SwitchType*/ 16,  MVT::f32,// ->27469
/*27453*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*27455*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                  // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                  // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*27469*/       0, // EndSwitchType
/*27470*/     0, /*End of Scope*/
/*27471*/   0, /*End of Scope*/
/*27472*/ /*SwitchOpcode*/ 113|128,37/*4849*/,  TARGET_VAL(ISD::LOAD),// ->32325
/*27476*/   OPC_RecordMemRef,
/*27477*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*27478*/   OPC_Scope, 74|128,1/*202*/, /*->27683*/ // 5 children in Scope
/*27481*/     OPC_RecordChild1, // #1 = $addr
/*27482*/     OPC_CheckChild1Type, MVT::i32,
/*27484*/     OPC_CheckPredicate, 30, // Predicate_unindexedload
/*27486*/     OPC_CheckType, MVT::i32,
/*27488*/     OPC_Scope, 25, /*->27515*/ // 3 children in Scope
/*27490*/       OPC_CheckPredicate, 31, // Predicate_load
/*27492*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27494*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27497*/       OPC_EmitMergeInputChains1_0,
/*27498*/       OPC_EmitInteger, MVT::i32, 14, 
/*27501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*27515*/     /*Scope*/ 56, /*->27572*/
/*27516*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*27518*/       OPC_Scope, 25, /*->27545*/ // 2 children in Scope
/*27520*/         OPC_CheckPredicate, 59, // Predicate_zextloadi16
/*27522*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27524*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27527*/         OPC_EmitMergeInputChains1_0,
/*27528*/         OPC_EmitInteger, MVT::i32, 14, 
/*27531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27545*/       /*Scope*/ 25, /*->27571*/
/*27546*/         OPC_CheckPredicate, 60, // Predicate_zextloadi8
/*27548*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27550*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27553*/         OPC_EmitMergeInputChains1_0,
/*27554*/         OPC_EmitInteger, MVT::i32, 14, 
/*27557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27571*/       0, /*End of Scope*/
/*27572*/     /*Scope*/ 109, /*->27682*/
/*27573*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*27575*/       OPC_Scope, 25, /*->27602*/ // 3 children in Scope
/*27577*/         OPC_CheckPredicate, 62, // Predicate_sextloadi16
/*27579*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27581*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27584*/         OPC_EmitMergeInputChains1_0,
/*27585*/         OPC_EmitInteger, MVT::i32, 14, 
/*27588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27591*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*27602*/       /*Scope*/ 52, /*->27655*/
/*27603*/         OPC_CheckPredicate, 63, // Predicate_sextloadi8
/*27605*/         OPC_Scope, 23, /*->27630*/ // 2 children in Scope
/*27607*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27609*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27612*/           OPC_EmitMergeInputChains1_0,
/*27613*/           OPC_EmitInteger, MVT::i32, 14, 
/*27616*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27619*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*27630*/         /*Scope*/ 23, /*->27654*/
/*27631*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27633*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27636*/           OPC_EmitMergeInputChains1_0,
/*27637*/           OPC_EmitInteger, MVT::i32, 14, 
/*27640*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27643*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*27654*/         0, /*End of Scope*/
/*27655*/       /*Scope*/ 25, /*->27681*/
/*27656*/         OPC_CheckPredicate, 62, // Predicate_sextloadi16
/*27658*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27660*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27663*/         OPC_EmitMergeInputChains1_0,
/*27664*/         OPC_EmitInteger, MVT::i32, 14, 
/*27667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*27681*/       0, /*End of Scope*/
/*27682*/     0, /*End of Scope*/
/*27683*/   /*Scope*/ 30, /*->27714*/
/*27684*/     OPC_MoveChild, 1,
/*27686*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*27689*/     OPC_RecordChild0, // #1 = $addr
/*27690*/     OPC_MoveChild, 0,
/*27692*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*27695*/     OPC_MoveParent,
/*27696*/     OPC_MoveParent,
/*27697*/     OPC_CheckPredicate, 30, // Predicate_unindexedload
/*27699*/     OPC_CheckPredicate, 31, // Predicate_load
/*27701*/     OPC_CheckType, MVT::i32,
/*27703*/     OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*27705*/     OPC_EmitMergeInputChains1_0,
/*27706*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*27714*/   /*Scope*/ 37|128,16/*2085*/, /*->29801*/
/*27716*/     OPC_RecordChild1, // #1 = $shift
/*27717*/     OPC_CheckChild1Type, MVT::i32,
/*27719*/     OPC_CheckPredicate, 30, // Predicate_unindexedload
/*27721*/     OPC_CheckType, MVT::i32,
/*27723*/     OPC_Scope, 26, /*->27751*/ // 24 children in Scope
/*27725*/       OPC_CheckPredicate, 31, // Predicate_load
/*27727*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27729*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*27732*/       OPC_EmitMergeInputChains1_0,
/*27733*/       OPC_EmitInteger, MVT::i32, 14, 
/*27736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*27751*/     /*Scope*/ 58, /*->27810*/
/*27752*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*27754*/       OPC_Scope, 26, /*->27782*/ // 2 children in Scope
/*27756*/         OPC_CheckPredicate, 60, // Predicate_zextloadi8
/*27758*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27760*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*27763*/         OPC_EmitMergeInputChains1_0,
/*27764*/         OPC_EmitInteger, MVT::i32, 14, 
/*27767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27770*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*27782*/       /*Scope*/ 26, /*->27809*/
/*27783*/         OPC_CheckPredicate, 59, // Predicate_zextloadi16
/*27785*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27787*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27790*/         OPC_EmitMergeInputChains1_0,
/*27791*/         OPC_EmitInteger, MVT::i32, 14, 
/*27794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*27809*/       0, /*End of Scope*/
/*27810*/     /*Scope*/ 58, /*->27869*/
/*27811*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*27813*/       OPC_Scope, 26, /*->27841*/ // 2 children in Scope
/*27815*/         OPC_CheckPredicate, 62, // Predicate_sextloadi16
/*27817*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27819*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27822*/         OPC_EmitMergeInputChains1_0,
/*27823*/         OPC_EmitInteger, MVT::i32, 14, 
/*27826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*27841*/       /*Scope*/ 26, /*->27868*/
/*27842*/         OPC_CheckPredicate, 63, // Predicate_sextloadi8
/*27844*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27846*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27849*/         OPC_EmitMergeInputChains1_0,
/*27850*/         OPC_EmitInteger, MVT::i32, 14, 
/*27853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27856*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*27868*/       0, /*End of Scope*/
/*27869*/     /*Scope*/ 28, /*->27898*/
/*27870*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*27872*/       OPC_CheckPredicate, 64, // Predicate_zextloadi1
/*27874*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27876*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27879*/       OPC_EmitMergeInputChains1_0,
/*27880*/       OPC_EmitInteger, MVT::i32, 14, 
/*27883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27898*/     /*Scope*/ 85, /*->27984*/
/*27899*/       OPC_CheckPredicate, 65, // Predicate_extload
/*27901*/       OPC_Scope, 26, /*->27929*/ // 3 children in Scope
/*27903*/         OPC_CheckPredicate, 66, // Predicate_extloadi1
/*27905*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27907*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27910*/         OPC_EmitMergeInputChains1_0,
/*27911*/         OPC_EmitInteger, MVT::i32, 14, 
/*27914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27929*/       /*Scope*/ 26, /*->27956*/
/*27930*/         OPC_CheckPredicate, 67, // Predicate_extloadi8
/*27932*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27934*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27937*/         OPC_EmitMergeInputChains1_0,
/*27938*/         OPC_EmitInteger, MVT::i32, 14, 
/*27941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27956*/       /*Scope*/ 26, /*->27983*/
/*27957*/         OPC_CheckPredicate, 68, // Predicate_extloadi16
/*27959*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27961*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27964*/         OPC_EmitMergeInputChains1_0,
/*27965*/         OPC_EmitInteger, MVT::i32, 14, 
/*27968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27971*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*27983*/       0, /*End of Scope*/
/*27984*/     /*Scope*/ 26, /*->28011*/
/*27985*/       OPC_CheckPredicate, 31, // Predicate_load
/*27987*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27989*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27992*/       OPC_EmitMergeInputChains1_0,
/*27993*/       OPC_EmitInteger, MVT::i32, 14, 
/*27996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*28011*/     /*Scope*/ 58, /*->28070*/
/*28012*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*28014*/       OPC_Scope, 26, /*->28042*/ // 2 children in Scope
/*28016*/         OPC_CheckPredicate, 59, // Predicate_zextloadi16
/*28018*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28020*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28023*/         OPC_EmitMergeInputChains1_0,
/*28024*/         OPC_EmitInteger, MVT::i32, 14, 
/*28027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*28042*/       /*Scope*/ 26, /*->28069*/
/*28043*/         OPC_CheckPredicate, 60, // Predicate_zextloadi8
/*28045*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28047*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28050*/         OPC_EmitMergeInputChains1_0,
/*28051*/         OPC_EmitInteger, MVT::i32, 14, 
/*28054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28069*/       0, /*End of Scope*/
/*28070*/     /*Scope*/ 58, /*->28129*/
/*28071*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*28073*/       OPC_Scope, 26, /*->28101*/ // 2 children in Scope
/*28075*/         OPC_CheckPredicate, 62, // Predicate_sextloadi16
/*28077*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28079*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28082*/         OPC_EmitMergeInputChains1_0,
/*28083*/         OPC_EmitInteger, MVT::i32, 14, 
/*28086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28089*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*28101*/       /*Scope*/ 26, /*->28128*/
/*28102*/         OPC_CheckPredicate, 63, // Predicate_sextloadi8
/*28104*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28106*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28109*/         OPC_EmitMergeInputChains1_0,
/*28110*/         OPC_EmitInteger, MVT::i32, 14, 
/*28113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*28128*/       0, /*End of Scope*/
/*28129*/     /*Scope*/ 28, /*->28158*/
/*28130*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*28132*/       OPC_CheckPredicate, 64, // Predicate_zextloadi1
/*28134*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28136*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28139*/       OPC_EmitMergeInputChains1_0,
/*28140*/       OPC_EmitInteger, MVT::i32, 14, 
/*28143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28158*/     /*Scope*/ 85, /*->28244*/
/*28159*/       OPC_CheckPredicate, 65, // Predicate_extload
/*28161*/       OPC_Scope, 26, /*->28189*/ // 3 children in Scope
/*28163*/         OPC_CheckPredicate, 66, // Predicate_extloadi1
/*28165*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28167*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28170*/         OPC_EmitMergeInputChains1_0,
/*28171*/         OPC_EmitInteger, MVT::i32, 14, 
/*28174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28189*/       /*Scope*/ 26, /*->28216*/
/*28190*/         OPC_CheckPredicate, 67, // Predicate_extloadi8
/*28192*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28194*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28197*/         OPC_EmitMergeInputChains1_0,
/*28198*/         OPC_EmitInteger, MVT::i32, 14, 
/*28201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28204*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28216*/       /*Scope*/ 26, /*->28243*/
/*28217*/         OPC_CheckPredicate, 68, // Predicate_extloadi16
/*28219*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28221*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28224*/         OPC_EmitMergeInputChains1_0,
/*28225*/         OPC_EmitInteger, MVT::i32, 14, 
/*28228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*28243*/       0, /*End of Scope*/
/*28244*/     /*Scope*/ 25, /*->28270*/
/*28245*/       OPC_CheckPredicate, 31, // Predicate_load
/*28247*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28249*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28252*/       OPC_EmitMergeInputChains1_0,
/*28253*/       OPC_EmitInteger, MVT::i32, 14, 
/*28256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28259*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*28270*/     /*Scope*/ 56, /*->28327*/
/*28271*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*28273*/       OPC_Scope, 25, /*->28300*/ // 2 children in Scope
/*28275*/         OPC_CheckPredicate, 60, // Predicate_zextloadi8
/*28277*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28279*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28282*/         OPC_EmitMergeInputChains1_0,
/*28283*/         OPC_EmitInteger, MVT::i32, 14, 
/*28286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28300*/       /*Scope*/ 25, /*->28326*/
/*28301*/         OPC_CheckPredicate, 64, // Predicate_zextloadi1
/*28303*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28305*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28308*/         OPC_EmitMergeInputChains1_0,
/*28309*/         OPC_EmitInteger, MVT::i32, 14, 
/*28312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28326*/       0, /*End of Scope*/
/*28327*/     /*Scope*/ 107, /*->28435*/
/*28328*/       OPC_CheckPredicate, 65, // Predicate_extload
/*28330*/       OPC_Scope, 25, /*->28357*/ // 3 children in Scope
/*28332*/         OPC_CheckPredicate, 66, // Predicate_extloadi1
/*28334*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28336*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28339*/         OPC_EmitMergeInputChains1_0,
/*28340*/         OPC_EmitInteger, MVT::i32, 14, 
/*28343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28357*/       /*Scope*/ 50, /*->28408*/
/*28358*/         OPC_CheckPredicate, 67, // Predicate_extloadi8
/*28360*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28362*/         OPC_Scope, 21, /*->28385*/ // 2 children in Scope
/*28364*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28367*/           OPC_EmitMergeInputChains1_0,
/*28368*/           OPC_EmitInteger, MVT::i32, 14, 
/*28371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28374*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28385*/         /*Scope*/ 21, /*->28407*/
/*28386*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28389*/           OPC_EmitMergeInputChains1_0,
/*28390*/           OPC_EmitInteger, MVT::i32, 14, 
/*28393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*28407*/         0, /*End of Scope*/
/*28408*/       /*Scope*/ 25, /*->28434*/
/*28409*/         OPC_CheckPredicate, 68, // Predicate_extloadi16
/*28411*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28413*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28416*/         OPC_EmitMergeInputChains1_0,
/*28417*/         OPC_EmitInteger, MVT::i32, 14, 
/*28420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*28434*/       0, /*End of Scope*/
/*28435*/     /*Scope*/ 50, /*->28486*/
/*28436*/       OPC_CheckPredicate, 31, // Predicate_load
/*28438*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28440*/       OPC_Scope, 21, /*->28463*/ // 2 children in Scope
/*28442*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*28445*/         OPC_EmitMergeInputChains1_0,
/*28446*/         OPC_EmitInteger, MVT::i32, 14, 
/*28449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28452*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*28463*/       /*Scope*/ 21, /*->28485*/
/*28464*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*28467*/         OPC_EmitMergeInputChains1_0,
/*28468*/         OPC_EmitInteger, MVT::i32, 14, 
/*28471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*28485*/       0, /*End of Scope*/
/*28486*/     /*Scope*/ 106, /*->28593*/
/*28487*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*28489*/       OPC_Scope, 50, /*->28541*/ // 2 children in Scope
/*28491*/         OPC_CheckPredicate, 60, // Predicate_zextloadi8
/*28493*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28495*/         OPC_Scope, 21, /*->28518*/ // 2 children in Scope
/*28497*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28500*/           OPC_EmitMergeInputChains1_0,
/*28501*/           OPC_EmitInteger, MVT::i32, 14, 
/*28504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28507*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28518*/         /*Scope*/ 21, /*->28540*/
/*28519*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28522*/           OPC_EmitMergeInputChains1_0,
/*28523*/           OPC_EmitInteger, MVT::i32, 14, 
/*28526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28529*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28540*/         0, /*End of Scope*/
/*28541*/       /*Scope*/ 50, /*->28592*/
/*28542*/         OPC_CheckPredicate, 59, // Predicate_zextloadi16
/*28544*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28546*/         OPC_Scope, 21, /*->28569*/ // 2 children in Scope
/*28548*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28551*/           OPC_EmitMergeInputChains1_0,
/*28552*/           OPC_EmitInteger, MVT::i32, 14, 
/*28555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28558*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*28569*/         /*Scope*/ 21, /*->28591*/
/*28570*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28573*/           OPC_EmitMergeInputChains1_0,
/*28574*/           OPC_EmitInteger, MVT::i32, 14, 
/*28577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28580*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*28591*/         0, /*End of Scope*/
/*28592*/       0, /*End of Scope*/
/*28593*/     /*Scope*/ 25, /*->28619*/
/*28594*/       OPC_CheckPredicate, 31, // Predicate_load
/*28596*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28598*/       OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*28601*/       OPC_EmitMergeInputChains1_0,
/*28602*/       OPC_EmitInteger, MVT::i32, 14, 
/*28605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*28619*/     /*Scope*/ 52, /*->28672*/
/*28620*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*28622*/       OPC_CheckPredicate, 64, // Predicate_zextloadi1
/*28624*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28626*/       OPC_Scope, 21, /*->28649*/ // 2 children in Scope
/*28628*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28631*/         OPC_EmitMergeInputChains1_0,
/*28632*/         OPC_EmitInteger, MVT::i32, 14, 
/*28635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28638*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28649*/       /*Scope*/ 21, /*->28671*/
/*28650*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28653*/         OPC_EmitMergeInputChains1_0,
/*28654*/         OPC_EmitInteger, MVT::i32, 14, 
/*28657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28671*/       0, /*End of Scope*/
/*28672*/     /*Scope*/ 29|128,1/*157*/, /*->28831*/
/*28674*/       OPC_CheckPredicate, 65, // Predicate_extload
/*28676*/       OPC_Scope, 50, /*->28728*/ // 3 children in Scope
/*28678*/         OPC_CheckPredicate, 66, // Predicate_extloadi1
/*28680*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28682*/         OPC_Scope, 21, /*->28705*/ // 2 children in Scope
/*28684*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28687*/           OPC_EmitMergeInputChains1_0,
/*28688*/           OPC_EmitInteger, MVT::i32, 14, 
/*28691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28694*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28705*/         /*Scope*/ 21, /*->28727*/
/*28706*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28709*/           OPC_EmitMergeInputChains1_0,
/*28710*/           OPC_EmitInteger, MVT::i32, 14, 
/*28713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28716*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28727*/         0, /*End of Scope*/
/*28728*/       /*Scope*/ 50, /*->28779*/
/*28729*/         OPC_CheckPredicate, 67, // Predicate_extloadi8
/*28731*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28733*/         OPC_Scope, 21, /*->28756*/ // 2 children in Scope
/*28735*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28738*/           OPC_EmitMergeInputChains1_0,
/*28739*/           OPC_EmitInteger, MVT::i32, 14, 
/*28742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28756*/         /*Scope*/ 21, /*->28778*/
/*28757*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28760*/           OPC_EmitMergeInputChains1_0,
/*28761*/           OPC_EmitInteger, MVT::i32, 14, 
/*28764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28767*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28778*/         0, /*End of Scope*/
/*28779*/       /*Scope*/ 50, /*->28830*/
/*28780*/         OPC_CheckPredicate, 68, // Predicate_extloadi16
/*28782*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28784*/         OPC_Scope, 21, /*->28807*/ // 2 children in Scope
/*28786*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28789*/           OPC_EmitMergeInputChains1_0,
/*28790*/           OPC_EmitInteger, MVT::i32, 14, 
/*28793*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28796*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*28807*/         /*Scope*/ 21, /*->28829*/
/*28808*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28811*/           OPC_EmitMergeInputChains1_0,
/*28812*/           OPC_EmitInteger, MVT::i32, 14, 
/*28815*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28818*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*28829*/         0, /*End of Scope*/
/*28830*/       0, /*End of Scope*/
/*28831*/     /*Scope*/ 50, /*->28882*/
/*28832*/       OPC_CheckPredicate, 31, // Predicate_load
/*28834*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28836*/       OPC_Scope, 21, /*->28859*/ // 2 children in Scope
/*28838*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28841*/         OPC_EmitMergeInputChains1_0,
/*28842*/         OPC_EmitInteger, MVT::i32, 14, 
/*28845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*28859*/       /*Scope*/ 21, /*->28881*/
/*28860*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28863*/         OPC_EmitMergeInputChains1_0,
/*28864*/         OPC_EmitInteger, MVT::i32, 14, 
/*28867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*28881*/       0, /*End of Scope*/
/*28882*/     /*Scope*/ 106, /*->28989*/
/*28883*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*28885*/       OPC_Scope, 50, /*->28937*/ // 2 children in Scope
/*28887*/         OPC_CheckPredicate, 59, // Predicate_zextloadi16
/*28889*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28891*/         OPC_Scope, 21, /*->28914*/ // 2 children in Scope
/*28893*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28896*/           OPC_EmitMergeInputChains1_0,
/*28897*/           OPC_EmitInteger, MVT::i32, 14, 
/*28900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28914*/         /*Scope*/ 21, /*->28936*/
/*28915*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28918*/           OPC_EmitMergeInputChains1_0,
/*28919*/           OPC_EmitInteger, MVT::i32, 14, 
/*28922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28925*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28936*/         0, /*End of Scope*/
/*28937*/       /*Scope*/ 50, /*->28988*/
/*28938*/         OPC_CheckPredicate, 60, // Predicate_zextloadi8
/*28940*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28942*/         OPC_Scope, 21, /*->28965*/ // 2 children in Scope
/*28944*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28947*/           OPC_EmitMergeInputChains1_0,
/*28948*/           OPC_EmitInteger, MVT::i32, 14, 
/*28951*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28954*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28965*/         /*Scope*/ 21, /*->28987*/
/*28966*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28969*/           OPC_EmitMergeInputChains1_0,
/*28970*/           OPC_EmitInteger, MVT::i32, 14, 
/*28973*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28976*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28987*/         0, /*End of Scope*/
/*28988*/       0, /*End of Scope*/
/*28989*/     /*Scope*/ 106, /*->29096*/
/*28990*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*28992*/       OPC_Scope, 50, /*->29044*/ // 2 children in Scope
/*28994*/         OPC_CheckPredicate, 62, // Predicate_sextloadi16
/*28996*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28998*/         OPC_Scope, 21, /*->29021*/ // 2 children in Scope
/*29000*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29003*/           OPC_EmitMergeInputChains1_0,
/*29004*/           OPC_EmitInteger, MVT::i32, 14, 
/*29007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*29021*/         /*Scope*/ 21, /*->29043*/
/*29022*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29025*/           OPC_EmitMergeInputChains1_0,
/*29026*/           OPC_EmitInteger, MVT::i32, 14, 
/*29029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29032*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*29043*/         0, /*End of Scope*/
/*29044*/       /*Scope*/ 50, /*->29095*/
/*29045*/         OPC_CheckPredicate, 63, // Predicate_sextloadi8
/*29047*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29049*/         OPC_Scope, 21, /*->29072*/ // 2 children in Scope
/*29051*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29054*/           OPC_EmitMergeInputChains1_0,
/*29055*/           OPC_EmitInteger, MVT::i32, 14, 
/*29058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29061*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*29072*/         /*Scope*/ 21, /*->29094*/
/*29073*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29076*/           OPC_EmitMergeInputChains1_0,
/*29077*/           OPC_EmitInteger, MVT::i32, 14, 
/*29080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29083*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29094*/         0, /*End of Scope*/
/*29095*/       0, /*End of Scope*/
/*29096*/     /*Scope*/ 52, /*->29149*/
/*29097*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*29099*/       OPC_CheckPredicate, 64, // Predicate_zextloadi1
/*29101*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29103*/       OPC_Scope, 21, /*->29126*/ // 2 children in Scope
/*29105*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29108*/         OPC_EmitMergeInputChains1_0,
/*29109*/         OPC_EmitInteger, MVT::i32, 14, 
/*29112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29126*/       /*Scope*/ 21, /*->29148*/
/*29127*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29130*/         OPC_EmitMergeInputChains1_0,
/*29131*/         OPC_EmitInteger, MVT::i32, 14, 
/*29134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29148*/       0, /*End of Scope*/
/*29149*/     /*Scope*/ 29|128,1/*157*/, /*->29308*/
/*29151*/       OPC_CheckPredicate, 65, // Predicate_extload
/*29153*/       OPC_Scope, 50, /*->29205*/ // 3 children in Scope
/*29155*/         OPC_CheckPredicate, 66, // Predicate_extloadi1
/*29157*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29159*/         OPC_Scope, 21, /*->29182*/ // 2 children in Scope
/*29161*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29164*/           OPC_EmitMergeInputChains1_0,
/*29165*/           OPC_EmitInteger, MVT::i32, 14, 
/*29168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29171*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29182*/         /*Scope*/ 21, /*->29204*/
/*29183*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29186*/           OPC_EmitMergeInputChains1_0,
/*29187*/           OPC_EmitInteger, MVT::i32, 14, 
/*29190*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29193*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29204*/         0, /*End of Scope*/
/*29205*/       /*Scope*/ 50, /*->29256*/
/*29206*/         OPC_CheckPredicate, 67, // Predicate_extloadi8
/*29208*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29210*/         OPC_Scope, 21, /*->29233*/ // 2 children in Scope
/*29212*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29215*/           OPC_EmitMergeInputChains1_0,
/*29216*/           OPC_EmitInteger, MVT::i32, 14, 
/*29219*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29222*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29233*/         /*Scope*/ 21, /*->29255*/
/*29234*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29237*/           OPC_EmitMergeInputChains1_0,
/*29238*/           OPC_EmitInteger, MVT::i32, 14, 
/*29241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29255*/         0, /*End of Scope*/
/*29256*/       /*Scope*/ 50, /*->29307*/
/*29257*/         OPC_CheckPredicate, 68, // Predicate_extloadi16
/*29259*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29261*/         OPC_Scope, 21, /*->29284*/ // 2 children in Scope
/*29263*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29266*/           OPC_EmitMergeInputChains1_0,
/*29267*/           OPC_EmitInteger, MVT::i32, 14, 
/*29270*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29273*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*29284*/         /*Scope*/ 21, /*->29306*/
/*29285*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29288*/           OPC_EmitMergeInputChains1_0,
/*29289*/           OPC_EmitInteger, MVT::i32, 14, 
/*29292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*29306*/         0, /*End of Scope*/
/*29307*/       0, /*End of Scope*/
/*29308*/     /*Scope*/ 106|128,3/*490*/, /*->29800*/
/*29310*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*29312*/       OPC_Scope, 88, /*->29402*/ // 4 children in Scope
/*29314*/         OPC_CheckPredicate, 63, // Predicate_sextloadi8
/*29316*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*29318*/         OPC_Scope, 40, /*->29360*/ // 2 children in Scope
/*29320*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*29323*/           OPC_EmitMergeInputChains1_0,
/*29324*/           OPC_EmitInteger, MVT::i32, 14, 
/*29327*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29330*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29341*/           OPC_EmitInteger, MVT::i32, 14, 
/*29344*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29347*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29357*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*29360*/         /*Scope*/ 40, /*->29401*/
/*29361*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*29364*/           OPC_EmitMergeInputChains1_0,
/*29365*/           OPC_EmitInteger, MVT::i32, 14, 
/*29368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29371*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29382*/           OPC_EmitInteger, MVT::i32, 14, 
/*29385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29388*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29398*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*29401*/         0, /*End of Scope*/
/*29402*/       /*Scope*/ 88, /*->29491*/
/*29403*/         OPC_CheckPredicate, 62, // Predicate_sextloadi16
/*29405*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*29407*/         OPC_Scope, 40, /*->29449*/ // 2 children in Scope
/*29409*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*29412*/           OPC_EmitMergeInputChains1_0,
/*29413*/           OPC_EmitInteger, MVT::i32, 14, 
/*29416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29419*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29430*/           OPC_EmitInteger, MVT::i32, 14, 
/*29433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29436*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29446*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*29449*/         /*Scope*/ 40, /*->29490*/
/*29450*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*29453*/           OPC_EmitMergeInputChains1_0,
/*29454*/           OPC_EmitInteger, MVT::i32, 14, 
/*29457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29460*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29471*/           OPC_EmitInteger, MVT::i32, 14, 
/*29474*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29477*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29487*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*29490*/         0, /*End of Scope*/
/*29491*/       /*Scope*/ 24|128,1/*152*/, /*->29645*/
/*29493*/         OPC_CheckPredicate, 63, // Predicate_sextloadi8
/*29495*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29497*/         OPC_Scope, 72, /*->29571*/ // 2 children in Scope
/*29499*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*29502*/           OPC_EmitMergeInputChains1_0,
/*29503*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29506*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29509*/           OPC_EmitInteger, MVT::i32, 14, 
/*29512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29515*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29526*/           OPC_EmitInteger, MVT::i32, 24, 
/*29529*/           OPC_EmitInteger, MVT::i32, 14, 
/*29532*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29535*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29547*/           OPC_EmitInteger, MVT::i32, 24, 
/*29550*/           OPC_EmitInteger, MVT::i32, 14, 
/*29553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29556*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29568*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*29571*/         /*Scope*/ 72, /*->29644*/
/*29572*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*29575*/           OPC_EmitMergeInputChains1_0,
/*29576*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29579*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29582*/           OPC_EmitInteger, MVT::i32, 14, 
/*29585*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29588*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29599*/           OPC_EmitInteger, MVT::i32, 24, 
/*29602*/           OPC_EmitInteger, MVT::i32, 14, 
/*29605*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29608*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29620*/           OPC_EmitInteger, MVT::i32, 24, 
/*29623*/           OPC_EmitInteger, MVT::i32, 14, 
/*29626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29629*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29641*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*29644*/         0, /*End of Scope*/
/*29645*/       /*Scope*/ 24|128,1/*152*/, /*->29799*/
/*29647*/         OPC_CheckPredicate, 62, // Predicate_sextloadi16
/*29649*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29651*/         OPC_Scope, 72, /*->29725*/ // 2 children in Scope
/*29653*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*29656*/           OPC_EmitMergeInputChains1_0,
/*29657*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29660*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29663*/           OPC_EmitInteger, MVT::i32, 14, 
/*29666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29669*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29680*/           OPC_EmitInteger, MVT::i32, 16, 
/*29683*/           OPC_EmitInteger, MVT::i32, 14, 
/*29686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29689*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29701*/           OPC_EmitInteger, MVT::i32, 16, 
/*29704*/           OPC_EmitInteger, MVT::i32, 14, 
/*29707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29710*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29722*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*29725*/         /*Scope*/ 72, /*->29798*/
/*29726*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*29729*/           OPC_EmitMergeInputChains1_0,
/*29730*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29733*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29736*/           OPC_EmitInteger, MVT::i32, 14, 
/*29739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29742*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29753*/           OPC_EmitInteger, MVT::i32, 16, 
/*29756*/           OPC_EmitInteger, MVT::i32, 14, 
/*29759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29762*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29774*/           OPC_EmitInteger, MVT::i32, 16, 
/*29777*/           OPC_EmitInteger, MVT::i32, 14, 
/*29780*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29783*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29795*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*29798*/         0, /*End of Scope*/
/*29799*/       0, /*End of Scope*/
/*29800*/     0, /*End of Scope*/
/*29801*/   /*Scope*/ 1|128,2/*257*/, /*->30060*/
/*29803*/     OPC_MoveChild, 1,
/*29805*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*29808*/     OPC_RecordChild0, // #1 = $addr
/*29809*/     OPC_MoveChild, 0,
/*29811*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*29814*/     OPC_MoveParent,
/*29815*/     OPC_MoveParent,
/*29816*/     OPC_CheckPredicate, 30, // Predicate_unindexedload
/*29818*/     OPC_CheckType, MVT::i32,
/*29820*/     OPC_Scope, 44, /*->29866*/ // 5 children in Scope
/*29822*/       OPC_CheckPredicate, 31, // Predicate_load
/*29824*/       OPC_Scope, 19, /*->29845*/ // 2 children in Scope
/*29826*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29828*/         OPC_EmitMergeInputChains1_0,
/*29829*/         OPC_EmitInteger, MVT::i32, 14, 
/*29832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*29845*/       /*Scope*/ 19, /*->29865*/
/*29846*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29848*/         OPC_EmitMergeInputChains1_0,
/*29849*/         OPC_EmitInteger, MVT::i32, 14, 
/*29852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*29865*/       0, /*End of Scope*/
/*29866*/     /*Scope*/ 48, /*->29915*/
/*29867*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*29869*/       OPC_Scope, 21, /*->29892*/ // 2 children in Scope
/*29871*/         OPC_CheckPredicate, 59, // Predicate_zextloadi16
/*29873*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29875*/         OPC_EmitMergeInputChains1_0,
/*29876*/         OPC_EmitInteger, MVT::i32, 14, 
/*29879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29882*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*29892*/       /*Scope*/ 21, /*->29914*/
/*29893*/         OPC_CheckPredicate, 60, // Predicate_zextloadi8
/*29895*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29897*/         OPC_EmitMergeInputChains1_0,
/*29898*/         OPC_EmitInteger, MVT::i32, 14, 
/*29901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29904*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29914*/       0, /*End of Scope*/
/*29915*/     /*Scope*/ 48, /*->29964*/
/*29916*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*29918*/       OPC_Scope, 21, /*->29941*/ // 2 children in Scope
/*29920*/         OPC_CheckPredicate, 62, // Predicate_sextloadi16
/*29922*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29924*/         OPC_EmitMergeInputChains1_0,
/*29925*/         OPC_EmitInteger, MVT::i32, 14, 
/*29928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*29941*/       /*Scope*/ 21, /*->29963*/
/*29942*/         OPC_CheckPredicate, 63, // Predicate_sextloadi8
/*29944*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29946*/         OPC_EmitMergeInputChains1_0,
/*29947*/         OPC_EmitInteger, MVT::i32, 14, 
/*29950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*29963*/       0, /*End of Scope*/
/*29964*/     /*Scope*/ 23, /*->29988*/
/*29965*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*29967*/       OPC_CheckPredicate, 64, // Predicate_zextloadi1
/*29969*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29971*/       OPC_EmitMergeInputChains1_0,
/*29972*/       OPC_EmitInteger, MVT::i32, 14, 
/*29975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29978*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29988*/     /*Scope*/ 70, /*->30059*/
/*29989*/       OPC_CheckPredicate, 65, // Predicate_extload
/*29991*/       OPC_Scope, 21, /*->30014*/ // 3 children in Scope
/*29993*/         OPC_CheckPredicate, 66, // Predicate_extloadi1
/*29995*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29997*/         OPC_EmitMergeInputChains1_0,
/*29998*/         OPC_EmitInteger, MVT::i32, 14, 
/*30001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30014*/       /*Scope*/ 21, /*->30036*/
/*30015*/         OPC_CheckPredicate, 67, // Predicate_extloadi8
/*30017*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30019*/         OPC_EmitMergeInputChains1_0,
/*30020*/         OPC_EmitInteger, MVT::i32, 14, 
/*30023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30036*/       /*Scope*/ 21, /*->30058*/
/*30037*/         OPC_CheckPredicate, 68, // Predicate_extloadi16
/*30039*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30041*/         OPC_EmitMergeInputChains1_0,
/*30042*/         OPC_EmitInteger, MVT::i32, 14, 
/*30045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*30058*/       0, /*End of Scope*/
/*30059*/     0, /*End of Scope*/
/*30060*/   /*Scope*/ 86|128,17/*2262*/, /*->32324*/
/*30062*/     OPC_RecordChild1, // #1 = $addr
/*30063*/     OPC_CheckChild1Type, MVT::i32,
/*30065*/     OPC_CheckPredicate, 30, // Predicate_unindexedload
/*30067*/     OPC_Scope, 12|128,1/*140*/, /*->30210*/ // 29 children in Scope
/*30070*/       OPC_CheckPredicate, 31, // Predicate_load
/*30072*/       OPC_SwitchType /*2 cases */, 109,  MVT::f64,// ->30184
/*30075*/         OPC_Scope, 25, /*->30102*/ // 2 children in Scope
/*30077*/           OPC_CheckPredicate, 69, // Predicate_alignedload32
/*30079*/           OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*30081*/           OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*30084*/           OPC_EmitMergeInputChains1_0,
/*30085*/           OPC_EmitInteger, MVT::i32, 14, 
/*30088*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30091*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                    // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*30102*/         /*Scope*/ 80, /*->30183*/
/*30103*/           OPC_Scope, 25, /*->30130*/ // 3 children in Scope
/*30105*/             OPC_CheckPredicate, 70, // Predicate_hword_alignedload
/*30107*/             OPC_CheckPatternPredicate, 25, // (getTargetLowering()->isLittleEndian())
/*30109*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30112*/             OPC_EmitMergeInputChains1_0,
/*30113*/             OPC_EmitInteger, MVT::i32, 14, 
/*30116*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30119*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                      // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*30130*/           /*Scope*/ 25, /*->30156*/
/*30131*/             OPC_CheckPredicate, 71, // Predicate_byte_alignedload
/*30133*/             OPC_CheckPatternPredicate, 25, // (getTargetLowering()->isLittleEndian())
/*30135*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30138*/             OPC_EmitMergeInputChains1_0,
/*30139*/             OPC_EmitInteger, MVT::i32, 14, 
/*30142*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30145*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*30156*/           /*Scope*/ 25, /*->30182*/
/*30157*/             OPC_CheckPredicate, 72, // Predicate_non_word_alignedload
/*30159*/             OPC_CheckPatternPredicate, 26, // (getTargetLowering()->isBigEndian())
/*30161*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30164*/             OPC_EmitMergeInputChains1_0,
/*30165*/             OPC_EmitInteger, MVT::i32, 14, 
/*30168*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30171*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                      // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*30182*/           0, /*End of Scope*/
/*30183*/         0, /*End of Scope*/
/*30184*/       /*SwitchType*/ 23,  MVT::f32,// ->30209
/*30186*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*30188*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*30191*/         OPC_EmitMergeInputChains1_0,
/*30192*/         OPC_EmitInteger, MVT::i32, 14, 
/*30195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*30209*/       0, // EndSwitchType
/*30210*/     /*Scope*/ 46, /*->30257*/
/*30211*/       OPC_CheckPredicate, 65, // Predicate_extload
/*30213*/       OPC_CheckPredicate, 73, // Predicate_extloadvi8
/*30215*/       OPC_CheckType, MVT::v8i16,
/*30217*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30220*/       OPC_EmitMergeInputChains1_0,
/*30221*/       OPC_EmitInteger, MVT::i32, 14, 
/*30224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30227*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30238*/       OPC_EmitInteger, MVT::i32, 14, 
/*30241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30244*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30254*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30257*/     /*Scope*/ 46, /*->30304*/
/*30258*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*30260*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi8
/*30262*/       OPC_CheckType, MVT::v8i16,
/*30264*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30267*/       OPC_EmitMergeInputChains1_0,
/*30268*/       OPC_EmitInteger, MVT::i32, 14, 
/*30271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30274*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30285*/       OPC_EmitInteger, MVT::i32, 14, 
/*30288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30291*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30301*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30304*/     /*Scope*/ 46, /*->30351*/
/*30305*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*30307*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi8
/*30309*/       OPC_CheckType, MVT::v8i16,
/*30311*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30314*/       OPC_EmitMergeInputChains1_0,
/*30315*/       OPC_EmitInteger, MVT::i32, 14, 
/*30318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30321*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30332*/       OPC_EmitInteger, MVT::i32, 14, 
/*30335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30338*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30348*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30351*/     /*Scope*/ 46, /*->30398*/
/*30352*/       OPC_CheckPredicate, 65, // Predicate_extload
/*30354*/       OPC_CheckPredicate, 76, // Predicate_extloadvi16
/*30356*/       OPC_CheckType, MVT::v4i32,
/*30358*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30361*/       OPC_EmitMergeInputChains1_0,
/*30362*/       OPC_EmitInteger, MVT::i32, 14, 
/*30365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30368*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30379*/       OPC_EmitInteger, MVT::i32, 14, 
/*30382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30385*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30395*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*30398*/     /*Scope*/ 46, /*->30445*/
/*30399*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*30401*/       OPC_CheckPredicate, 77, // Predicate_zextloadvi16
/*30403*/       OPC_CheckType, MVT::v4i32,
/*30405*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30408*/       OPC_EmitMergeInputChains1_0,
/*30409*/       OPC_EmitInteger, MVT::i32, 14, 
/*30412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30415*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30426*/       OPC_EmitInteger, MVT::i32, 14, 
/*30429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30432*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30442*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*30445*/     /*Scope*/ 46, /*->30492*/
/*30446*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*30448*/       OPC_CheckPredicate, 78, // Predicate_sextloadvi16
/*30450*/       OPC_CheckType, MVT::v4i32,
/*30452*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30455*/       OPC_EmitMergeInputChains1_0,
/*30456*/       OPC_EmitInteger, MVT::i32, 14, 
/*30459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30462*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30473*/       OPC_EmitInteger, MVT::i32, 14, 
/*30476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30479*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30489*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*30492*/     /*Scope*/ 46, /*->30539*/
/*30493*/       OPC_CheckPredicate, 65, // Predicate_extload
/*30495*/       OPC_CheckPredicate, 79, // Predicate_extloadvi32
/*30497*/       OPC_CheckType, MVT::v2i64,
/*30499*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30502*/       OPC_EmitMergeInputChains1_0,
/*30503*/       OPC_EmitInteger, MVT::i32, 14, 
/*30506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30509*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30520*/       OPC_EmitInteger, MVT::i32, 14, 
/*30523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30526*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30536*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*30539*/     /*Scope*/ 46, /*->30586*/
/*30540*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*30542*/       OPC_CheckPredicate, 80, // Predicate_zextloadvi32
/*30544*/       OPC_CheckType, MVT::v2i64,
/*30546*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30549*/       OPC_EmitMergeInputChains1_0,
/*30550*/       OPC_EmitInteger, MVT::i32, 14, 
/*30553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30556*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30567*/       OPC_EmitInteger, MVT::i32, 14, 
/*30570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30573*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30583*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*30586*/     /*Scope*/ 46, /*->30633*/
/*30587*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*30589*/       OPC_CheckPredicate, 81, // Predicate_sextloadvi32
/*30591*/       OPC_CheckType, MVT::v2i64,
/*30593*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30596*/       OPC_EmitMergeInputChains1_0,
/*30597*/       OPC_EmitInteger, MVT::i32, 14, 
/*30600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30603*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30614*/       OPC_EmitInteger, MVT::i32, 14, 
/*30617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30620*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30630*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*30633*/     /*Scope*/ 67, /*->30701*/
/*30634*/       OPC_CheckPredicate, 65, // Predicate_extload
/*30636*/       OPC_CheckPredicate, 73, // Predicate_extloadvi8
/*30638*/       OPC_CheckType, MVT::v4i16,
/*30640*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30643*/       OPC_EmitMergeInputChains1_0,
/*30644*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30651*/       OPC_EmitInteger, MVT::i32, 0, 
/*30654*/       OPC_EmitInteger, MVT::i32, 14, 
/*30657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30660*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30673*/       OPC_EmitInteger, MVT::i32, 14, 
/*30676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30679*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30689*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30692*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30701*/     /*Scope*/ 67, /*->30769*/
/*30702*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*30704*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi8
/*30706*/       OPC_CheckType, MVT::v4i16,
/*30708*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30711*/       OPC_EmitMergeInputChains1_0,
/*30712*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30719*/       OPC_EmitInteger, MVT::i32, 0, 
/*30722*/       OPC_EmitInteger, MVT::i32, 14, 
/*30725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30728*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30741*/       OPC_EmitInteger, MVT::i32, 14, 
/*30744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30747*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30757*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30760*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30769*/     /*Scope*/ 67, /*->30837*/
/*30770*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*30772*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi8
/*30774*/       OPC_CheckType, MVT::v4i16,
/*30776*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30779*/       OPC_EmitMergeInputChains1_0,
/*30780*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30787*/       OPC_EmitInteger, MVT::i32, 0, 
/*30790*/       OPC_EmitInteger, MVT::i32, 14, 
/*30793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30796*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30809*/       OPC_EmitInteger, MVT::i32, 14, 
/*30812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30815*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30825*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30828*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30837*/     /*Scope*/ 67, /*->30905*/
/*30838*/       OPC_CheckPredicate, 65, // Predicate_extload
/*30840*/       OPC_CheckPredicate, 76, // Predicate_extloadvi16
/*30842*/       OPC_CheckType, MVT::v2i32,
/*30844*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30847*/       OPC_EmitMergeInputChains1_0,
/*30848*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30855*/       OPC_EmitInteger, MVT::i32, 0, 
/*30858*/       OPC_EmitInteger, MVT::i32, 14, 
/*30861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30864*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30877*/       OPC_EmitInteger, MVT::i32, 14, 
/*30880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30883*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30893*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30896*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30905*/     /*Scope*/ 67, /*->30973*/
/*30906*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*30908*/       OPC_CheckPredicate, 77, // Predicate_zextloadvi16
/*30910*/       OPC_CheckType, MVT::v2i32,
/*30912*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30915*/       OPC_EmitMergeInputChains1_0,
/*30916*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30923*/       OPC_EmitInteger, MVT::i32, 0, 
/*30926*/       OPC_EmitInteger, MVT::i32, 14, 
/*30929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30932*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30945*/       OPC_EmitInteger, MVT::i32, 14, 
/*30948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30951*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30961*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30964*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30973*/     /*Scope*/ 67, /*->31041*/
/*30974*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*30976*/       OPC_CheckPredicate, 78, // Predicate_sextloadvi16
/*30978*/       OPC_CheckType, MVT::v2i32,
/*30980*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30983*/       OPC_EmitMergeInputChains1_0,
/*30984*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30991*/       OPC_EmitInteger, MVT::i32, 0, 
/*30994*/       OPC_EmitInteger, MVT::i32, 14, 
/*30997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31000*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31013*/       OPC_EmitInteger, MVT::i32, 14, 
/*31016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31019*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31029*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31032*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31041*/     /*Scope*/ 86, /*->31128*/
/*31042*/       OPC_CheckPredicate, 65, // Predicate_extload
/*31044*/       OPC_CheckPredicate, 73, // Predicate_extloadvi8
/*31046*/       OPC_CheckType, MVT::v4i32,
/*31048*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31051*/       OPC_EmitMergeInputChains1_0,
/*31052*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31059*/       OPC_EmitInteger, MVT::i32, 0, 
/*31062*/       OPC_EmitInteger, MVT::i32, 14, 
/*31065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31068*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31081*/       OPC_EmitInteger, MVT::i32, 14, 
/*31084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31087*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31097*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31100*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31109*/       OPC_EmitInteger, MVT::i32, 14, 
/*31112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31115*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31125*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31128*/     /*Scope*/ 86, /*->31215*/
/*31129*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*31131*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi8
/*31133*/       OPC_CheckType, MVT::v4i32,
/*31135*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31138*/       OPC_EmitMergeInputChains1_0,
/*31139*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31146*/       OPC_EmitInteger, MVT::i32, 0, 
/*31149*/       OPC_EmitInteger, MVT::i32, 14, 
/*31152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31155*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31168*/       OPC_EmitInteger, MVT::i32, 14, 
/*31171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31174*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31184*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31187*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31196*/       OPC_EmitInteger, MVT::i32, 14, 
/*31199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31202*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31212*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31215*/     /*Scope*/ 86, /*->31302*/
/*31216*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*31218*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi8
/*31220*/       OPC_CheckType, MVT::v4i32,
/*31222*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31225*/       OPC_EmitMergeInputChains1_0,
/*31226*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31233*/       OPC_EmitInteger, MVT::i32, 0, 
/*31236*/       OPC_EmitInteger, MVT::i32, 14, 
/*31239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31242*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31255*/       OPC_EmitInteger, MVT::i32, 14, 
/*31258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31261*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31271*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31274*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31283*/       OPC_EmitInteger, MVT::i32, 14, 
/*31286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31289*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31299*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31302*/     /*Scope*/ 86, /*->31389*/
/*31303*/       OPC_CheckPredicate, 65, // Predicate_extload
/*31305*/       OPC_CheckPredicate, 76, // Predicate_extloadvi16
/*31307*/       OPC_CheckType, MVT::v2i64,
/*31309*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31312*/       OPC_EmitMergeInputChains1_0,
/*31313*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31320*/       OPC_EmitInteger, MVT::i32, 0, 
/*31323*/       OPC_EmitInteger, MVT::i32, 14, 
/*31326*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31329*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31342*/       OPC_EmitInteger, MVT::i32, 14, 
/*31345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31348*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31358*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31361*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31370*/       OPC_EmitInteger, MVT::i32, 14, 
/*31373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31376*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31386*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31389*/     /*Scope*/ 86, /*->31476*/
/*31390*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*31392*/       OPC_CheckPredicate, 77, // Predicate_zextloadvi16
/*31394*/       OPC_CheckType, MVT::v2i64,
/*31396*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31399*/       OPC_EmitMergeInputChains1_0,
/*31400*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31407*/       OPC_EmitInteger, MVT::i32, 0, 
/*31410*/       OPC_EmitInteger, MVT::i32, 14, 
/*31413*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31416*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31429*/       OPC_EmitInteger, MVT::i32, 14, 
/*31432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31435*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31445*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31448*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31457*/       OPC_EmitInteger, MVT::i32, 14, 
/*31460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31463*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31473*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31476*/     /*Scope*/ 86, /*->31563*/
/*31477*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*31479*/       OPC_CheckPredicate, 78, // Predicate_sextloadvi16
/*31481*/       OPC_CheckType, MVT::v2i64,
/*31483*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31486*/       OPC_EmitMergeInputChains1_0,
/*31487*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31494*/       OPC_EmitInteger, MVT::i32, 0, 
/*31497*/       OPC_EmitInteger, MVT::i32, 14, 
/*31500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31503*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31516*/       OPC_EmitInteger, MVT::i32, 14, 
/*31519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31522*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31532*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31535*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31544*/       OPC_EmitInteger, MVT::i32, 14, 
/*31547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31550*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31560*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31563*/     /*Scope*/ 95, /*->31659*/
/*31564*/       OPC_CheckPredicate, 65, // Predicate_extload
/*31566*/       OPC_CheckPredicate, 73, // Predicate_extloadvi8
/*31568*/       OPC_CheckType, MVT::v2i32,
/*31570*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31573*/       OPC_EmitMergeInputChains1_0,
/*31574*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31581*/       OPC_EmitInteger, MVT::i32, 0, 
/*31584*/       OPC_EmitInteger, MVT::i32, 14, 
/*31587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31590*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31603*/       OPC_EmitInteger, MVT::i32, 14, 
/*31606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31609*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31619*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31622*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31631*/       OPC_EmitInteger, MVT::i32, 14, 
/*31634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31637*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31647*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31650*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31659*/     /*Scope*/ 95, /*->31755*/
/*31660*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*31662*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi8
/*31664*/       OPC_CheckType, MVT::v2i32,
/*31666*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31669*/       OPC_EmitMergeInputChains1_0,
/*31670*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31677*/       OPC_EmitInteger, MVT::i32, 0, 
/*31680*/       OPC_EmitInteger, MVT::i32, 14, 
/*31683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31686*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31699*/       OPC_EmitInteger, MVT::i32, 14, 
/*31702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31705*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31715*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31718*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31727*/       OPC_EmitInteger, MVT::i32, 14, 
/*31730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31733*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31743*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31746*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31755*/     /*Scope*/ 95, /*->31851*/
/*31756*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*31758*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi8
/*31760*/       OPC_CheckType, MVT::v2i32,
/*31762*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31765*/       OPC_EmitMergeInputChains1_0,
/*31766*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31773*/       OPC_EmitInteger, MVT::i32, 0, 
/*31776*/       OPC_EmitInteger, MVT::i32, 14, 
/*31779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31782*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31795*/       OPC_EmitInteger, MVT::i32, 14, 
/*31798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31801*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31811*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31814*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31823*/       OPC_EmitInteger, MVT::i32, 14, 
/*31826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31829*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31839*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31842*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31851*/     /*Scope*/ 114, /*->31966*/
/*31852*/       OPC_CheckPredicate, 65, // Predicate_extload
/*31854*/       OPC_CheckPredicate, 73, // Predicate_extloadvi8
/*31856*/       OPC_CheckType, MVT::v2i64,
/*31858*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31861*/       OPC_EmitMergeInputChains1_0,
/*31862*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31869*/       OPC_EmitInteger, MVT::i32, 0, 
/*31872*/       OPC_EmitInteger, MVT::i32, 14, 
/*31875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31878*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31891*/       OPC_EmitInteger, MVT::i32, 14, 
/*31894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31897*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31907*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31910*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31919*/       OPC_EmitInteger, MVT::i32, 14, 
/*31922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31925*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31935*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31938*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31947*/       OPC_EmitInteger, MVT::i32, 14, 
/*31950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31953*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31963*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31966*/     /*Scope*/ 114, /*->32081*/
/*31967*/       OPC_CheckPredicate, 58, // Predicate_zextload
/*31969*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi8
/*31971*/       OPC_CheckType, MVT::v2i64,
/*31973*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31976*/       OPC_EmitMergeInputChains1_0,
/*31977*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31984*/       OPC_EmitInteger, MVT::i32, 0, 
/*31987*/       OPC_EmitInteger, MVT::i32, 14, 
/*31990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31993*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32006*/       OPC_EmitInteger, MVT::i32, 14, 
/*32009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32012*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32022*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32025*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32034*/       OPC_EmitInteger, MVT::i32, 14, 
/*32037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32040*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32050*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32053*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32062*/       OPC_EmitInteger, MVT::i32, 14, 
/*32065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32068*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32078*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32081*/     /*Scope*/ 114, /*->32196*/
/*32082*/       OPC_CheckPredicate, 61, // Predicate_sextload
/*32084*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi8
/*32086*/       OPC_CheckType, MVT::v2i64,
/*32088*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32091*/       OPC_EmitMergeInputChains1_0,
/*32092*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32099*/       OPC_EmitInteger, MVT::i32, 0, 
/*32102*/       OPC_EmitInteger, MVT::i32, 14, 
/*32105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32108*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32121*/       OPC_EmitInteger, MVT::i32, 14, 
/*32124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32127*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32137*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32140*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32149*/       OPC_EmitInteger, MVT::i32, 14, 
/*32152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32155*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32165*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32168*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32177*/       OPC_EmitInteger, MVT::i32, 14, 
/*32180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32183*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32193*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32196*/     /*Scope*/ 126, /*->32323*/
/*32197*/       OPC_CheckPredicate, 31, // Predicate_load
/*32199*/       OPC_CheckType, MVT::v2f64,
/*32201*/       OPC_Scope, 23, /*->32226*/ // 5 children in Scope
/*32203*/         OPC_CheckPredicate, 82, // Predicate_dword_alignedload
/*32205*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32208*/         OPC_EmitMergeInputChains1_0,
/*32209*/         OPC_EmitInteger, MVT::i32, 14, 
/*32212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*32226*/       /*Scope*/ 23, /*->32250*/
/*32227*/         OPC_CheckPredicate, 83, // Predicate_word_alignedload
/*32229*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32232*/         OPC_EmitMergeInputChains1_0,
/*32233*/         OPC_EmitInteger, MVT::i32, 14, 
/*32236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                  // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*32250*/       /*Scope*/ 25, /*->32276*/
/*32251*/         OPC_CheckPredicate, 70, // Predicate_hword_alignedload
/*32253*/         OPC_CheckPatternPredicate, 25, // (getTargetLowering()->isLittleEndian())
/*32255*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32258*/         OPC_EmitMergeInputChains1_0,
/*32259*/         OPC_EmitInteger, MVT::i32, 14, 
/*32262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32265*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*32276*/       /*Scope*/ 25, /*->32302*/
/*32277*/         OPC_CheckPredicate, 71, // Predicate_byte_alignedload
/*32279*/         OPC_CheckPatternPredicate, 25, // (getTargetLowering()->isLittleEndian())
/*32281*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32284*/         OPC_EmitMergeInputChains1_0,
/*32285*/         OPC_EmitInteger, MVT::i32, 14, 
/*32288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                  // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*32302*/       /*Scope*/ 19, /*->32322*/
/*32303*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*32305*/         OPC_EmitMergeInputChains1_0,
/*32306*/         OPC_EmitInteger, MVT::i32, 14, 
/*32309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*32322*/       0, /*End of Scope*/
/*32323*/     0, /*End of Scope*/
/*32324*/   0, /*End of Scope*/
/*32325*/ /*SwitchOpcode*/ 56|128,5/*696*/,  TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->33025
/*32329*/   OPC_RecordNode,   // #0 = 'intrinsic_w_chain' chained node
/*32330*/   OPC_MoveChild, 1,
/*32332*/   OPC_Scope, 59|128,2/*315*/, /*->32650*/ // 4 children in Scope
/*32335*/     OPC_CheckInteger, 29|128,2/*285*/, 
/*32338*/     OPC_MoveParent,
/*32339*/     OPC_Scope, 14|128,1/*142*/, /*->32484*/ // 2 children in Scope
/*32342*/       OPC_MoveChild, 2,
/*32344*/       OPC_Scope, 33, /*->32379*/ // 4 children in Scope
/*32346*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*32349*/         OPC_RecordChild0, // #1 = $Rt
/*32350*/         OPC_MoveParent,
/*32351*/         OPC_RecordChild3, // #2 = $addr
/*32352*/         OPC_CheckChild3Type, MVT::i32,
/*32354*/         OPC_CheckPredicate, 84, // Predicate_strex_1
/*32356*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32358*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32361*/         OPC_EmitMergeInputChains1_0,
/*32362*/         OPC_EmitInteger, MVT::i32, 14, 
/*32365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 285:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                  // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32379*/       /*Scope*/ 34, /*->32414*/
/*32380*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32384*/         OPC_RecordChild0, // #1 = $Rt
/*32385*/         OPC_MoveParent,
/*32386*/         OPC_RecordChild3, // #2 = $addr
/*32387*/         OPC_CheckChild3Type, MVT::i32,
/*32389*/         OPC_CheckPredicate, 85, // Predicate_strex_2
/*32391*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32393*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32396*/         OPC_EmitMergeInputChains1_0,
/*32397*/         OPC_EmitInteger, MVT::i32, 14, 
/*32400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 285:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                  // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32414*/       /*Scope*/ 33, /*->32448*/
/*32415*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*32418*/         OPC_RecordChild0, // #1 = $Rt
/*32419*/         OPC_MoveParent,
/*32420*/         OPC_RecordChild3, // #2 = $addr
/*32421*/         OPC_CheckChild3Type, MVT::i32,
/*32423*/         OPC_CheckPredicate, 84, // Predicate_strex_1
/*32425*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32427*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32430*/         OPC_EmitMergeInputChains1_0,
/*32431*/         OPC_EmitInteger, MVT::i32, 14, 
/*32434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 285:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                  // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32448*/       /*Scope*/ 34, /*->32483*/
/*32449*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32453*/         OPC_RecordChild0, // #1 = $Rt
/*32454*/         OPC_MoveParent,
/*32455*/         OPC_RecordChild3, // #2 = $addr
/*32456*/         OPC_CheckChild3Type, MVT::i32,
/*32458*/         OPC_CheckPredicate, 85, // Predicate_strex_2
/*32460*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32462*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32465*/         OPC_EmitMergeInputChains1_0,
/*32466*/         OPC_EmitInteger, MVT::i32, 14, 
/*32469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 285:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                  // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32483*/       0, /*End of Scope*/
/*32484*/     /*Scope*/ 35|128,1/*163*/, /*->32649*/
/*32486*/       OPC_RecordChild2, // #1 = $Rt
/*32487*/       OPC_RecordChild3, // #2 = $addr
/*32488*/       OPC_CheckChild3Type, MVT::i32,
/*32490*/       OPC_Scope, 26, /*->32518*/ // 6 children in Scope
/*32492*/         OPC_CheckPredicate, 86, // Predicate_strex_4
/*32494*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32496*/         OPC_CheckComplexPat, /*CP*/31, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*32499*/         OPC_EmitMergeInputChains1_0,
/*32500*/         OPC_EmitInteger, MVT::i32, 14, 
/*32503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (intrinsic_w_chain:i32 285:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                  // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*32518*/       /*Scope*/ 25, /*->32544*/
/*32519*/         OPC_CheckPredicate, 84, // Predicate_strex_1
/*32521*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32523*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32526*/         OPC_EmitMergeInputChains1_0,
/*32527*/         OPC_EmitInteger, MVT::i32, 14, 
/*32530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 285:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                  // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32544*/       /*Scope*/ 25, /*->32570*/
/*32545*/         OPC_CheckPredicate, 85, // Predicate_strex_2
/*32547*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32549*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32552*/         OPC_EmitMergeInputChains1_0,
/*32553*/         OPC_EmitInteger, MVT::i32, 14, 
/*32556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32559*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 285:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                  // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32570*/       /*Scope*/ 25, /*->32596*/
/*32571*/         OPC_CheckPredicate, 86, // Predicate_strex_4
/*32573*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32575*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32578*/         OPC_EmitMergeInputChains1_0,
/*32579*/         OPC_EmitInteger, MVT::i32, 14, 
/*32582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32585*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 285:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                  // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32596*/       /*Scope*/ 25, /*->32622*/
/*32597*/         OPC_CheckPredicate, 84, // Predicate_strex_1
/*32599*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32601*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32604*/         OPC_EmitMergeInputChains1_0,
/*32605*/         OPC_EmitInteger, MVT::i32, 14, 
/*32608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 285:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                  // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32622*/       /*Scope*/ 25, /*->32648*/
/*32623*/         OPC_CheckPredicate, 85, // Predicate_strex_2
/*32625*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32627*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32630*/         OPC_EmitMergeInputChains1_0,
/*32631*/         OPC_EmitInteger, MVT::i32, 14, 
/*32634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 285:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                  // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32648*/       0, /*End of Scope*/
/*32649*/     0, /*End of Scope*/
/*32650*/   /*Scope*/ 109, /*->32760*/
/*32651*/     OPC_CheckInteger, 20|128,1/*148*/, 
/*32654*/     OPC_MoveParent,
/*32655*/     OPC_RecordChild2, // #1 = $cop
/*32656*/     OPC_MoveChild, 2,
/*32658*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32661*/     OPC_MoveParent,
/*32662*/     OPC_RecordChild3, // #2 = $opc1
/*32663*/     OPC_MoveChild, 3,
/*32665*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32668*/     OPC_MoveParent,
/*32669*/     OPC_RecordChild4, // #3 = $CRn
/*32670*/     OPC_MoveChild, 4,
/*32672*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32675*/     OPC_MoveParent,
/*32676*/     OPC_RecordChild5, // #4 = $CRm
/*32677*/     OPC_MoveChild, 5,
/*32679*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32682*/     OPC_MoveParent,
/*32683*/     OPC_RecordChild6, // #5 = $opc2
/*32684*/     OPC_MoveChild, 6,
/*32686*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32689*/     OPC_MoveParent,
/*32690*/     OPC_Scope, 33, /*->32725*/ // 2 children in Scope
/*32692*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32694*/       OPC_EmitMergeInputChains1_0,
/*32695*/       OPC_EmitConvertToTarget, 1,
/*32697*/       OPC_EmitConvertToTarget, 2,
/*32699*/       OPC_EmitConvertToTarget, 3,
/*32701*/       OPC_EmitConvertToTarget, 4,
/*32703*/       OPC_EmitConvertToTarget, 5,
/*32705*/       OPC_EmitInteger, MVT::i32, 14, 
/*32708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 148:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32725*/     /*Scope*/ 33, /*->32759*/
/*32726*/       OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*32728*/       OPC_EmitMergeInputChains1_0,
/*32729*/       OPC_EmitConvertToTarget, 1,
/*32731*/       OPC_EmitConvertToTarget, 2,
/*32733*/       OPC_EmitConvertToTarget, 3,
/*32735*/       OPC_EmitConvertToTarget, 4,
/*32737*/       OPC_EmitConvertToTarget, 5,
/*32739*/       OPC_EmitInteger, MVT::i32, 14, 
/*32742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 148:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32759*/     0, /*End of Scope*/
/*32760*/   /*Scope*/ 101, /*->32862*/
/*32761*/     OPC_CheckInteger, 21|128,1/*149*/, 
/*32764*/     OPC_MoveParent,
/*32765*/     OPC_RecordChild2, // #1 = $cop
/*32766*/     OPC_MoveChild, 2,
/*32768*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32771*/     OPC_MoveParent,
/*32772*/     OPC_RecordChild3, // #2 = $opc1
/*32773*/     OPC_MoveChild, 3,
/*32775*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32778*/     OPC_MoveParent,
/*32779*/     OPC_RecordChild4, // #3 = $CRn
/*32780*/     OPC_MoveChild, 4,
/*32782*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32785*/     OPC_MoveParent,
/*32786*/     OPC_RecordChild5, // #4 = $CRm
/*32787*/     OPC_MoveChild, 5,
/*32789*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32792*/     OPC_MoveParent,
/*32793*/     OPC_RecordChild6, // #5 = $opc2
/*32794*/     OPC_MoveChild, 6,
/*32796*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32799*/     OPC_MoveParent,
/*32800*/     OPC_Scope, 25, /*->32827*/ // 2 children in Scope
/*32802*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*32804*/       OPC_EmitMergeInputChains1_0,
/*32805*/       OPC_EmitConvertToTarget, 1,
/*32807*/       OPC_EmitConvertToTarget, 2,
/*32809*/       OPC_EmitConvertToTarget, 3,
/*32811*/       OPC_EmitConvertToTarget, 4,
/*32813*/       OPC_EmitConvertToTarget, 5,
/*32815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 149:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32827*/     /*Scope*/ 33, /*->32861*/
/*32828*/       OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*32830*/       OPC_EmitMergeInputChains1_0,
/*32831*/       OPC_EmitConvertToTarget, 1,
/*32833*/       OPC_EmitConvertToTarget, 2,
/*32835*/       OPC_EmitConvertToTarget, 3,
/*32837*/       OPC_EmitConvertToTarget, 4,
/*32839*/       OPC_EmitConvertToTarget, 5,
/*32841*/       OPC_EmitInteger, MVT::i32, 14, 
/*32844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 149:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32861*/     0, /*End of Scope*/
/*32862*/   /*Scope*/ 32|128,1/*160*/, /*->33024*/
/*32864*/     OPC_CheckInteger, 14|128,1/*142*/, 
/*32867*/     OPC_MoveParent,
/*32868*/     OPC_RecordChild2, // #1 = $addr
/*32869*/     OPC_CheckChild2Type, MVT::i32,
/*32871*/     OPC_Scope, 25, /*->32898*/ // 6 children in Scope
/*32873*/       OPC_CheckPredicate, 87, // Predicate_ldrex_4
/*32875*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32877*/       OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*32880*/       OPC_EmitMergeInputChains1_0,
/*32881*/       OPC_EmitInteger, MVT::i32, 14, 
/*32884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32887*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (intrinsic_w_chain:i32 142:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*32898*/     /*Scope*/ 24, /*->32923*/
/*32899*/       OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*32901*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32903*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32906*/       OPC_EmitMergeInputChains1_0,
/*32907*/       OPC_EmitInteger, MVT::i32, 14, 
/*32910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 142:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*32923*/     /*Scope*/ 24, /*->32948*/
/*32924*/       OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*32926*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32928*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32931*/       OPC_EmitMergeInputChains1_0,
/*32932*/       OPC_EmitInteger, MVT::i32, 14, 
/*32935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 142:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*32948*/     /*Scope*/ 24, /*->32973*/
/*32949*/       OPC_CheckPredicate, 87, // Predicate_ldrex_4
/*32951*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32953*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32956*/       OPC_EmitMergeInputChains1_0,
/*32957*/       OPC_EmitInteger, MVT::i32, 14, 
/*32960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 142:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*32973*/     /*Scope*/ 24, /*->32998*/
/*32974*/       OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*32976*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32978*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32981*/       OPC_EmitMergeInputChains1_0,
/*32982*/       OPC_EmitInteger, MVT::i32, 14, 
/*32985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32988*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 142:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*32998*/     /*Scope*/ 24, /*->33023*/
/*32999*/       OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*33001*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33003*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33006*/       OPC_EmitMergeInputChains1_0,
/*33007*/       OPC_EmitInteger, MVT::i32, 14, 
/*33010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 142:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*33023*/     0, /*End of Scope*/
/*33024*/   0, /*End of Scope*/
/*33025*/ /*SwitchOpcode*/ 48|128,16/*2096*/,  TARGET_VAL(ISD::XOR),// ->35125
/*33029*/   OPC_Scope, 87|128,1/*215*/, /*->33247*/ // 7 children in Scope
/*33032*/     OPC_RecordChild0, // #0 = $shift
/*33033*/     OPC_Scope, 100, /*->33135*/ // 3 children in Scope
/*33035*/       OPC_MoveChild, 1,
/*33037*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33048*/       OPC_MoveParent,
/*33049*/       OPC_CheckType, MVT::i32,
/*33051*/       OPC_Scope, 27, /*->33080*/ // 3 children in Scope
/*33053*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33055*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*33058*/         OPC_EmitInteger, MVT::i32, 14, 
/*33061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*33080*/       /*Scope*/ 26, /*->33107*/
/*33081*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33083*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*33086*/         OPC_EmitInteger, MVT::i32, 14, 
/*33089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33095*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*33107*/       /*Scope*/ 26, /*->33134*/
/*33108*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33110*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*33113*/         OPC_EmitInteger, MVT::i32, 14, 
/*33116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                  // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*33134*/       0, /*End of Scope*/
/*33135*/     /*Scope*/ 61, /*->33197*/
/*33136*/       OPC_RecordChild1, // #1 = $shift
/*33137*/       OPC_CheckType, MVT::i32,
/*33139*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33141*/       OPC_Scope, 26, /*->33169*/ // 2 children in Scope
/*33143*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*33146*/         OPC_EmitInteger, MVT::i32, 14, 
/*33149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33169*/       /*Scope*/ 26, /*->33196*/
/*33170*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*33173*/         OPC_EmitInteger, MVT::i32, 14, 
/*33176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33196*/       0, /*End of Scope*/
/*33197*/     /*Scope*/ 48, /*->33246*/
/*33198*/       OPC_MoveChild, 0,
/*33200*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33203*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*33205*/       OPC_MoveParent,
/*33206*/       OPC_MoveChild, 1,
/*33208*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33219*/       OPC_MoveParent,
/*33220*/       OPC_CheckType, MVT::i32,
/*33222*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33224*/       OPC_EmitConvertToTarget, 0,
/*33226*/       OPC_EmitInteger, MVT::i32, 14, 
/*33229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33246*/     0, /*End of Scope*/
/*33247*/   /*Scope*/ 49, /*->33297*/
/*33248*/     OPC_MoveChild, 0,
/*33250*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33261*/     OPC_MoveParent,
/*33262*/     OPC_RecordChild1, // #0 = $imm
/*33263*/     OPC_MoveChild, 1,
/*33265*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33268*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*33270*/     OPC_MoveParent,
/*33271*/     OPC_CheckType, MVT::i32,
/*33273*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33275*/     OPC_EmitConvertToTarget, 0,
/*33277*/     OPC_EmitInteger, MVT::i32, 14, 
/*33280*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33283*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33286*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33297*/   /*Scope*/ 105|128,2/*361*/, /*->33660*/
/*33299*/     OPC_RecordChild0, // #0 = $Rn
/*33300*/     OPC_Scope, 117, /*->33419*/ // 3 children in Scope
/*33302*/       OPC_RecordChild1, // #1 = $shift
/*33303*/       OPC_CheckType, MVT::i32,
/*33305*/       OPC_Scope, 27, /*->33334*/ // 4 children in Scope
/*33307*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33309*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*33312*/         OPC_EmitInteger, MVT::i32, 14, 
/*33315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33321*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33334*/       /*Scope*/ 27, /*->33362*/
/*33335*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33337*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*33340*/         OPC_EmitInteger, MVT::i32, 14, 
/*33343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33362*/       /*Scope*/ 27, /*->33390*/
/*33363*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33365*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*33368*/         OPC_EmitInteger, MVT::i32, 14, 
/*33371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33377*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33390*/       /*Scope*/ 27, /*->33418*/
/*33391*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33393*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*33396*/         OPC_EmitInteger, MVT::i32, 14, 
/*33399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33405*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33418*/       0, /*End of Scope*/
/*33419*/     /*Scope*/ 87, /*->33507*/
/*33420*/       OPC_MoveChild, 1,
/*33422*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33433*/       OPC_MoveParent,
/*33434*/       OPC_CheckType, MVT::i32,
/*33436*/       OPC_Scope, 22, /*->33460*/ // 3 children in Scope
/*33438*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33440*/         OPC_EmitInteger, MVT::i32, 14, 
/*33443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*33460*/       /*Scope*/ 22, /*->33483*/
/*33461*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33463*/         OPC_EmitInteger, MVT::i32, 14, 
/*33466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*33483*/       /*Scope*/ 22, /*->33506*/
/*33484*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33486*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33489*/         OPC_EmitInteger, MVT::i32, 14, 
/*33492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*33506*/       0, /*End of Scope*/
/*33507*/     /*Scope*/ 22|128,1/*150*/, /*->33659*/
/*33509*/       OPC_RecordChild1, // #1 = $imm
/*33510*/       OPC_Scope, 69, /*->33581*/ // 2 children in Scope
/*33512*/         OPC_MoveChild, 1,
/*33514*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33517*/         OPC_Scope, 30, /*->33549*/ // 2 children in Scope
/*33519*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*33521*/           OPC_MoveParent,
/*33522*/           OPC_CheckType, MVT::i32,
/*33524*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33526*/           OPC_EmitConvertToTarget, 1,
/*33528*/           OPC_EmitInteger, MVT::i32, 14, 
/*33531*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33534*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33537*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33549*/         /*Scope*/ 30, /*->33580*/
/*33550*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*33552*/           OPC_MoveParent,
/*33553*/           OPC_CheckType, MVT::i32,
/*33555*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33557*/           OPC_EmitConvertToTarget, 1,
/*33559*/           OPC_EmitInteger, MVT::i32, 14, 
/*33562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*33580*/         0, /*End of Scope*/
/*33581*/       /*Scope*/ 76, /*->33658*/
/*33582*/         OPC_CheckType, MVT::i32,
/*33584*/         OPC_Scope, 23, /*->33609*/ // 3 children in Scope
/*33586*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33588*/           OPC_EmitInteger, MVT::i32, 14, 
/*33591*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33597*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*33609*/         /*Scope*/ 23, /*->33633*/
/*33610*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33612*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33615*/           OPC_EmitInteger, MVT::i32, 14, 
/*33618*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33621*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33633*/         /*Scope*/ 23, /*->33657*/
/*33634*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33636*/           OPC_EmitInteger, MVT::i32, 14, 
/*33639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33657*/         0, /*End of Scope*/
/*33658*/       0, /*End of Scope*/
/*33659*/     0, /*End of Scope*/
/*33660*/   /*Scope*/ 42|128,9/*1194*/, /*->34856*/
/*33662*/     OPC_MoveChild, 0,
/*33664*/     OPC_SwitchOpcode /*3 cases */, 97|128,6/*865*/,  TARGET_VAL(ISD::BITCAST),// ->34534
/*33669*/       OPC_MoveChild, 0,
/*33671*/       OPC_SwitchOpcode /*2 cases */, 3|128,3/*387*/,  TARGET_VAL(ARMISD::VSHRs),// ->34063
/*33676*/         OPC_RecordChild0, // #0 = $src
/*33677*/         OPC_MoveChild, 1,
/*33679*/         OPC_Scope, 61|128,1/*189*/, /*->33871*/ // 2 children in Scope
/*33682*/           OPC_CheckInteger, 7, 
/*33684*/           OPC_MoveParent,
/*33685*/           OPC_SwitchType /*2 cases */, 90,  MVT::v8i8,// ->33778
/*33688*/             OPC_MoveParent,
/*33689*/             OPC_MoveParent,
/*33690*/             OPC_MoveChild, 1,
/*33692*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33695*/             OPC_MoveChild, 0,
/*33697*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33700*/             OPC_Scope, 37, /*->33739*/ // 2 children in Scope
/*33702*/               OPC_CheckChild0Same, 0,
/*33704*/               OPC_MoveChild, 1,
/*33706*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33709*/               OPC_CheckChild0Same, 0,
/*33711*/               OPC_MoveChild, 1,
/*33713*/               OPC_CheckInteger, 7, 
/*33715*/               OPC_MoveParent,
/*33716*/               OPC_MoveParent,
/*33717*/               OPC_CheckType, MVT::v8i8,
/*33719*/               OPC_MoveParent,
/*33720*/               OPC_MoveParent,
/*33721*/               OPC_CheckType, MVT::v2i32,
/*33723*/               OPC_EmitInteger, MVT::i32, 14, 
/*33726*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33729*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                        // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33739*/             /*Scope*/ 37, /*->33777*/
/*33740*/               OPC_MoveChild, 0,
/*33742*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33745*/               OPC_CheckChild0Same, 0,
/*33747*/               OPC_MoveChild, 1,
/*33749*/               OPC_CheckInteger, 7, 
/*33751*/               OPC_MoveParent,
/*33752*/               OPC_MoveParent,
/*33753*/               OPC_CheckChild1Same, 0,
/*33755*/               OPC_CheckType, MVT::v8i8,
/*33757*/               OPC_MoveParent,
/*33758*/               OPC_MoveParent,
/*33759*/               OPC_CheckType, MVT::v2i32,
/*33761*/               OPC_EmitInteger, MVT::i32, 14, 
/*33764*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33767*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                        // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33777*/             0, /*End of Scope*/
/*33778*/           /*SwitchType*/ 90,  MVT::v16i8,// ->33870
/*33780*/             OPC_MoveParent,
/*33781*/             OPC_MoveParent,
/*33782*/             OPC_MoveChild, 1,
/*33784*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33787*/             OPC_MoveChild, 0,
/*33789*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33792*/             OPC_Scope, 37, /*->33831*/ // 2 children in Scope
/*33794*/               OPC_CheckChild0Same, 0,
/*33796*/               OPC_MoveChild, 1,
/*33798*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33801*/               OPC_CheckChild0Same, 0,
/*33803*/               OPC_MoveChild, 1,
/*33805*/               OPC_CheckInteger, 7, 
/*33807*/               OPC_MoveParent,
/*33808*/               OPC_MoveParent,
/*33809*/               OPC_CheckType, MVT::v16i8,
/*33811*/               OPC_MoveParent,
/*33812*/               OPC_MoveParent,
/*33813*/               OPC_CheckType, MVT::v4i32,
/*33815*/               OPC_EmitInteger, MVT::i32, 14, 
/*33818*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33821*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                        // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33831*/             /*Scope*/ 37, /*->33869*/
/*33832*/               OPC_MoveChild, 0,
/*33834*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33837*/               OPC_CheckChild0Same, 0,
/*33839*/               OPC_MoveChild, 1,
/*33841*/               OPC_CheckInteger, 7, 
/*33843*/               OPC_MoveParent,
/*33844*/               OPC_MoveParent,
/*33845*/               OPC_CheckChild1Same, 0,
/*33847*/               OPC_CheckType, MVT::v16i8,
/*33849*/               OPC_MoveParent,
/*33850*/               OPC_MoveParent,
/*33851*/               OPC_CheckType, MVT::v4i32,
/*33853*/               OPC_EmitInteger, MVT::i32, 14, 
/*33856*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33859*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                        // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33869*/             0, /*End of Scope*/
/*33870*/           0, // EndSwitchType
/*33871*/         /*Scope*/ 61|128,1/*189*/, /*->34062*/
/*33873*/           OPC_CheckInteger, 15, 
/*33875*/           OPC_MoveParent,
/*33876*/           OPC_SwitchType /*2 cases */, 90,  MVT::v4i16,// ->33969
/*33879*/             OPC_MoveParent,
/*33880*/             OPC_MoveParent,
/*33881*/             OPC_MoveChild, 1,
/*33883*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33886*/             OPC_MoveChild, 0,
/*33888*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33891*/             OPC_Scope, 37, /*->33930*/ // 2 children in Scope
/*33893*/               OPC_CheckChild0Same, 0,
/*33895*/               OPC_MoveChild, 1,
/*33897*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33900*/               OPC_CheckChild0Same, 0,
/*33902*/               OPC_MoveChild, 1,
/*33904*/               OPC_CheckInteger, 15, 
/*33906*/               OPC_MoveParent,
/*33907*/               OPC_MoveParent,
/*33908*/               OPC_CheckType, MVT::v4i16,
/*33910*/               OPC_MoveParent,
/*33911*/               OPC_MoveParent,
/*33912*/               OPC_CheckType, MVT::v2i32,
/*33914*/               OPC_EmitInteger, MVT::i32, 14, 
/*33917*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33920*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                        // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33930*/             /*Scope*/ 37, /*->33968*/
/*33931*/               OPC_MoveChild, 0,
/*33933*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33936*/               OPC_CheckChild0Same, 0,
/*33938*/               OPC_MoveChild, 1,
/*33940*/               OPC_CheckInteger, 15, 
/*33942*/               OPC_MoveParent,
/*33943*/               OPC_MoveParent,
/*33944*/               OPC_CheckChild1Same, 0,
/*33946*/               OPC_CheckType, MVT::v4i16,
/*33948*/               OPC_MoveParent,
/*33949*/               OPC_MoveParent,
/*33950*/               OPC_CheckType, MVT::v2i32,
/*33952*/               OPC_EmitInteger, MVT::i32, 14, 
/*33955*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33958*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                        // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33968*/             0, /*End of Scope*/
/*33969*/           /*SwitchType*/ 90,  MVT::v8i16,// ->34061
/*33971*/             OPC_MoveParent,
/*33972*/             OPC_MoveParent,
/*33973*/             OPC_MoveChild, 1,
/*33975*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33978*/             OPC_MoveChild, 0,
/*33980*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33983*/             OPC_Scope, 37, /*->34022*/ // 2 children in Scope
/*33985*/               OPC_CheckChild0Same, 0,
/*33987*/               OPC_MoveChild, 1,
/*33989*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33992*/               OPC_CheckChild0Same, 0,
/*33994*/               OPC_MoveChild, 1,
/*33996*/               OPC_CheckInteger, 15, 
/*33998*/               OPC_MoveParent,
/*33999*/               OPC_MoveParent,
/*34000*/               OPC_CheckType, MVT::v8i16,
/*34002*/               OPC_MoveParent,
/*34003*/               OPC_MoveParent,
/*34004*/               OPC_CheckType, MVT::v4i32,
/*34006*/               OPC_EmitInteger, MVT::i32, 14, 
/*34009*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34012*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                        // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34022*/             /*Scope*/ 37, /*->34060*/
/*34023*/               OPC_MoveChild, 0,
/*34025*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34028*/               OPC_CheckChild0Same, 0,
/*34030*/               OPC_MoveChild, 1,
/*34032*/               OPC_CheckInteger, 15, 
/*34034*/               OPC_MoveParent,
/*34035*/               OPC_MoveParent,
/*34036*/               OPC_CheckChild1Same, 0,
/*34038*/               OPC_CheckType, MVT::v8i16,
/*34040*/               OPC_MoveParent,
/*34041*/               OPC_MoveParent,
/*34042*/               OPC_CheckType, MVT::v4i32,
/*34044*/               OPC_EmitInteger, MVT::i32, 14, 
/*34047*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34050*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                        // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34060*/             0, /*End of Scope*/
/*34061*/           0, // EndSwitchType
/*34062*/         0, /*End of Scope*/
/*34063*/       /*SwitchOpcode*/ 82|128,3/*466*/,  TARGET_VAL(ISD::ADD),// ->34533
/*34067*/         OPC_Scope, 57, /*->34126*/ // 8 children in Scope
/*34069*/           OPC_RecordChild0, // #0 = $src
/*34070*/           OPC_MoveChild, 1,
/*34072*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34075*/           OPC_CheckChild0Same, 0,
/*34077*/           OPC_MoveChild, 1,
/*34079*/           OPC_CheckInteger, 7, 
/*34081*/           OPC_MoveParent,
/*34082*/           OPC_MoveParent,
/*34083*/           OPC_CheckType, MVT::v16i8,
/*34085*/           OPC_MoveParent,
/*34086*/           OPC_MoveParent,
/*34087*/           OPC_MoveChild, 1,
/*34089*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34092*/           OPC_MoveChild, 0,
/*34094*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34097*/           OPC_CheckChild0Same, 0,
/*34099*/           OPC_MoveChild, 1,
/*34101*/           OPC_CheckInteger, 7, 
/*34103*/           OPC_MoveParent,
/*34104*/           OPC_CheckType, MVT::v16i8,
/*34106*/           OPC_MoveParent,
/*34107*/           OPC_MoveParent,
/*34108*/           OPC_CheckType, MVT::v4i32,
/*34110*/           OPC_EmitInteger, MVT::i32, 14, 
/*34113*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34116*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34126*/         /*Scope*/ 57, /*->34184*/
/*34127*/           OPC_MoveChild, 0,
/*34129*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34132*/           OPC_RecordChild0, // #0 = $src
/*34133*/           OPC_MoveChild, 1,
/*34135*/           OPC_CheckInteger, 7, 
/*34137*/           OPC_MoveParent,
/*34138*/           OPC_MoveParent,
/*34139*/           OPC_CheckChild1Same, 0,
/*34141*/           OPC_CheckType, MVT::v16i8,
/*34143*/           OPC_MoveParent,
/*34144*/           OPC_MoveParent,
/*34145*/           OPC_MoveChild, 1,
/*34147*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34150*/           OPC_MoveChild, 0,
/*34152*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34155*/           OPC_CheckChild0Same, 0,
/*34157*/           OPC_MoveChild, 1,
/*34159*/           OPC_CheckInteger, 7, 
/*34161*/           OPC_MoveParent,
/*34162*/           OPC_CheckType, MVT::v16i8,
/*34164*/           OPC_MoveParent,
/*34165*/           OPC_MoveParent,
/*34166*/           OPC_CheckType, MVT::v4i32,
/*34168*/           OPC_EmitInteger, MVT::i32, 14, 
/*34171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34174*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34184*/         /*Scope*/ 57, /*->34242*/
/*34185*/           OPC_RecordChild0, // #0 = $src
/*34186*/           OPC_MoveChild, 1,
/*34188*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34191*/           OPC_CheckChild0Same, 0,
/*34193*/           OPC_MoveChild, 1,
/*34195*/           OPC_CheckInteger, 15, 
/*34197*/           OPC_MoveParent,
/*34198*/           OPC_MoveParent,
/*34199*/           OPC_CheckType, MVT::v8i16,
/*34201*/           OPC_MoveParent,
/*34202*/           OPC_MoveParent,
/*34203*/           OPC_MoveChild, 1,
/*34205*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34208*/           OPC_MoveChild, 0,
/*34210*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34213*/           OPC_CheckChild0Same, 0,
/*34215*/           OPC_MoveChild, 1,
/*34217*/           OPC_CheckInteger, 15, 
/*34219*/           OPC_MoveParent,
/*34220*/           OPC_CheckType, MVT::v8i16,
/*34222*/           OPC_MoveParent,
/*34223*/           OPC_MoveParent,
/*34224*/           OPC_CheckType, MVT::v4i32,
/*34226*/           OPC_EmitInteger, MVT::i32, 14, 
/*34229*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34232*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34242*/         /*Scope*/ 57, /*->34300*/
/*34243*/           OPC_MoveChild, 0,
/*34245*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34248*/           OPC_RecordChild0, // #0 = $src
/*34249*/           OPC_MoveChild, 1,
/*34251*/           OPC_CheckInteger, 15, 
/*34253*/           OPC_MoveParent,
/*34254*/           OPC_MoveParent,
/*34255*/           OPC_CheckChild1Same, 0,
/*34257*/           OPC_CheckType, MVT::v8i16,
/*34259*/           OPC_MoveParent,
/*34260*/           OPC_MoveParent,
/*34261*/           OPC_MoveChild, 1,
/*34263*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34266*/           OPC_MoveChild, 0,
/*34268*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34271*/           OPC_CheckChild0Same, 0,
/*34273*/           OPC_MoveChild, 1,
/*34275*/           OPC_CheckInteger, 15, 
/*34277*/           OPC_MoveParent,
/*34278*/           OPC_CheckType, MVT::v8i16,
/*34280*/           OPC_MoveParent,
/*34281*/           OPC_MoveParent,
/*34282*/           OPC_CheckType, MVT::v4i32,
/*34284*/           OPC_EmitInteger, MVT::i32, 14, 
/*34287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34290*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34300*/         /*Scope*/ 57, /*->34358*/
/*34301*/           OPC_RecordChild0, // #0 = $src
/*34302*/           OPC_MoveChild, 1,
/*34304*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34307*/           OPC_CheckChild0Same, 0,
/*34309*/           OPC_MoveChild, 1,
/*34311*/           OPC_CheckInteger, 7, 
/*34313*/           OPC_MoveParent,
/*34314*/           OPC_MoveParent,
/*34315*/           OPC_CheckType, MVT::v8i8,
/*34317*/           OPC_MoveParent,
/*34318*/           OPC_MoveParent,
/*34319*/           OPC_MoveChild, 1,
/*34321*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34324*/           OPC_MoveChild, 0,
/*34326*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34329*/           OPC_CheckChild0Same, 0,
/*34331*/           OPC_MoveChild, 1,
/*34333*/           OPC_CheckInteger, 7, 
/*34335*/           OPC_MoveParent,
/*34336*/           OPC_CheckType, MVT::v8i8,
/*34338*/           OPC_MoveParent,
/*34339*/           OPC_MoveParent,
/*34340*/           OPC_CheckType, MVT::v2i32,
/*34342*/           OPC_EmitInteger, MVT::i32, 14, 
/*34345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34348*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34358*/         /*Scope*/ 57, /*->34416*/
/*34359*/           OPC_MoveChild, 0,
/*34361*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34364*/           OPC_RecordChild0, // #0 = $src
/*34365*/           OPC_MoveChild, 1,
/*34367*/           OPC_CheckInteger, 7, 
/*34369*/           OPC_MoveParent,
/*34370*/           OPC_MoveParent,
/*34371*/           OPC_CheckChild1Same, 0,
/*34373*/           OPC_CheckType, MVT::v8i8,
/*34375*/           OPC_MoveParent,
/*34376*/           OPC_MoveParent,
/*34377*/           OPC_MoveChild, 1,
/*34379*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34382*/           OPC_MoveChild, 0,
/*34384*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34387*/           OPC_CheckChild0Same, 0,
/*34389*/           OPC_MoveChild, 1,
/*34391*/           OPC_CheckInteger, 7, 
/*34393*/           OPC_MoveParent,
/*34394*/           OPC_CheckType, MVT::v8i8,
/*34396*/           OPC_MoveParent,
/*34397*/           OPC_MoveParent,
/*34398*/           OPC_CheckType, MVT::v2i32,
/*34400*/           OPC_EmitInteger, MVT::i32, 14, 
/*34403*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34406*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34416*/         /*Scope*/ 57, /*->34474*/
/*34417*/           OPC_RecordChild0, // #0 = $src
/*34418*/           OPC_MoveChild, 1,
/*34420*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34423*/           OPC_CheckChild0Same, 0,
/*34425*/           OPC_MoveChild, 1,
/*34427*/           OPC_CheckInteger, 15, 
/*34429*/           OPC_MoveParent,
/*34430*/           OPC_MoveParent,
/*34431*/           OPC_CheckType, MVT::v4i16,
/*34433*/           OPC_MoveParent,
/*34434*/           OPC_MoveParent,
/*34435*/           OPC_MoveChild, 1,
/*34437*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34440*/           OPC_MoveChild, 0,
/*34442*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34445*/           OPC_CheckChild0Same, 0,
/*34447*/           OPC_MoveChild, 1,
/*34449*/           OPC_CheckInteger, 15, 
/*34451*/           OPC_MoveParent,
/*34452*/           OPC_CheckType, MVT::v4i16,
/*34454*/           OPC_MoveParent,
/*34455*/           OPC_MoveParent,
/*34456*/           OPC_CheckType, MVT::v2i32,
/*34458*/           OPC_EmitInteger, MVT::i32, 14, 
/*34461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34464*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34474*/         /*Scope*/ 57, /*->34532*/
/*34475*/           OPC_MoveChild, 0,
/*34477*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34480*/           OPC_RecordChild0, // #0 = $src
/*34481*/           OPC_MoveChild, 1,
/*34483*/           OPC_CheckInteger, 15, 
/*34485*/           OPC_MoveParent,
/*34486*/           OPC_MoveParent,
/*34487*/           OPC_CheckChild1Same, 0,
/*34489*/           OPC_CheckType, MVT::v4i16,
/*34491*/           OPC_MoveParent,
/*34492*/           OPC_MoveParent,
/*34493*/           OPC_MoveChild, 1,
/*34495*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34498*/           OPC_MoveChild, 0,
/*34500*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34503*/           OPC_CheckChild0Same, 0,
/*34505*/           OPC_MoveChild, 1,
/*34507*/           OPC_CheckInteger, 15, 
/*34509*/           OPC_MoveParent,
/*34510*/           OPC_CheckType, MVT::v4i16,
/*34512*/           OPC_MoveParent,
/*34513*/           OPC_MoveParent,
/*34514*/           OPC_CheckType, MVT::v2i32,
/*34516*/           OPC_EmitInteger, MVT::i32, 14, 
/*34519*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34522*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34532*/         0, /*End of Scope*/
/*34533*/       0, // EndSwitchOpcode
/*34534*/     /*SwitchOpcode*/ 124,  TARGET_VAL(ARMISD::VSHRs),// ->34661
/*34537*/       OPC_RecordChild0, // #0 = $src
/*34538*/       OPC_MoveChild, 1,
/*34540*/       OPC_CheckInteger, 31, 
/*34542*/       OPC_MoveParent,
/*34543*/       OPC_MoveParent,
/*34544*/       OPC_MoveChild, 1,
/*34546*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34549*/       OPC_Scope, 54, /*->34605*/ // 2 children in Scope
/*34551*/         OPC_CheckChild0Same, 0,
/*34553*/         OPC_MoveChild, 1,
/*34555*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34558*/         OPC_CheckChild0Same, 0,
/*34560*/         OPC_MoveChild, 1,
/*34562*/         OPC_CheckInteger, 31, 
/*34564*/         OPC_MoveParent,
/*34565*/         OPC_MoveParent,
/*34566*/         OPC_MoveParent,
/*34567*/         OPC_SwitchType /*2 cases */, 16,  MVT::v2i32,// ->34586
/*34570*/           OPC_EmitInteger, MVT::i32, 14, 
/*34573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34576*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*34586*/         /*SwitchType*/ 16,  MVT::v4i32,// ->34604
/*34588*/           OPC_EmitInteger, MVT::i32, 14, 
/*34591*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34594*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34604*/         0, // EndSwitchType
/*34605*/       /*Scope*/ 54, /*->34660*/
/*34606*/         OPC_MoveChild, 0,
/*34608*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34611*/         OPC_CheckChild0Same, 0,
/*34613*/         OPC_MoveChild, 1,
/*34615*/         OPC_CheckInteger, 31, 
/*34617*/         OPC_MoveParent,
/*34618*/         OPC_MoveParent,
/*34619*/         OPC_CheckChild1Same, 0,
/*34621*/         OPC_MoveParent,
/*34622*/         OPC_SwitchType /*2 cases */, 16,  MVT::v2i32,// ->34641
/*34625*/           OPC_EmitInteger, MVT::i32, 14, 
/*34628*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34631*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*34641*/         /*SwitchType*/ 16,  MVT::v4i32,// ->34659
/*34643*/           OPC_EmitInteger, MVT::i32, 14, 
/*34646*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34649*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34659*/         0, // EndSwitchType
/*34660*/       0, /*End of Scope*/
/*34661*/     /*SwitchOpcode*/ 62|128,1/*190*/,  TARGET_VAL(ISD::ADD),// ->34855
/*34665*/       OPC_Scope, 46, /*->34713*/ // 4 children in Scope
/*34667*/         OPC_RecordChild0, // #0 = $src
/*34668*/         OPC_MoveChild, 1,
/*34670*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34673*/         OPC_CheckChild0Same, 0,
/*34675*/         OPC_MoveChild, 1,
/*34677*/         OPC_CheckInteger, 31, 
/*34679*/         OPC_MoveParent,
/*34680*/         OPC_MoveParent,
/*34681*/         OPC_MoveParent,
/*34682*/         OPC_MoveChild, 1,
/*34684*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34687*/         OPC_CheckChild0Same, 0,
/*34689*/         OPC_MoveChild, 1,
/*34691*/         OPC_CheckInteger, 31, 
/*34693*/         OPC_MoveParent,
/*34694*/         OPC_MoveParent,
/*34695*/         OPC_CheckType, MVT::v2i32,
/*34697*/         OPC_EmitInteger, MVT::i32, 14, 
/*34700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*34713*/       /*Scope*/ 46, /*->34760*/
/*34714*/         OPC_MoveChild, 0,
/*34716*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34719*/         OPC_RecordChild0, // #0 = $src
/*34720*/         OPC_MoveChild, 1,
/*34722*/         OPC_CheckInteger, 31, 
/*34724*/         OPC_MoveParent,
/*34725*/         OPC_MoveParent,
/*34726*/         OPC_CheckChild1Same, 0,
/*34728*/         OPC_MoveParent,
/*34729*/         OPC_MoveChild, 1,
/*34731*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34734*/         OPC_CheckChild0Same, 0,
/*34736*/         OPC_MoveChild, 1,
/*34738*/         OPC_CheckInteger, 31, 
/*34740*/         OPC_MoveParent,
/*34741*/         OPC_MoveParent,
/*34742*/         OPC_CheckType, MVT::v2i32,
/*34744*/         OPC_EmitInteger, MVT::i32, 14, 
/*34747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34750*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*34760*/       /*Scope*/ 46, /*->34807*/
/*34761*/         OPC_RecordChild0, // #0 = $src
/*34762*/         OPC_MoveChild, 1,
/*34764*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34767*/         OPC_CheckChild0Same, 0,
/*34769*/         OPC_MoveChild, 1,
/*34771*/         OPC_CheckInteger, 31, 
/*34773*/         OPC_MoveParent,
/*34774*/         OPC_MoveParent,
/*34775*/         OPC_MoveParent,
/*34776*/         OPC_MoveChild, 1,
/*34778*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34781*/         OPC_CheckChild0Same, 0,
/*34783*/         OPC_MoveChild, 1,
/*34785*/         OPC_CheckInteger, 31, 
/*34787*/         OPC_MoveParent,
/*34788*/         OPC_MoveParent,
/*34789*/         OPC_CheckType, MVT::v4i32,
/*34791*/         OPC_EmitInteger, MVT::i32, 14, 
/*34794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34807*/       /*Scope*/ 46, /*->34854*/
/*34808*/         OPC_MoveChild, 0,
/*34810*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34813*/         OPC_RecordChild0, // #0 = $src
/*34814*/         OPC_MoveChild, 1,
/*34816*/         OPC_CheckInteger, 31, 
/*34818*/         OPC_MoveParent,
/*34819*/         OPC_MoveParent,
/*34820*/         OPC_CheckChild1Same, 0,
/*34822*/         OPC_MoveParent,
/*34823*/         OPC_MoveChild, 1,
/*34825*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34828*/         OPC_CheckChild0Same, 0,
/*34830*/         OPC_MoveChild, 1,
/*34832*/         OPC_CheckInteger, 31, 
/*34834*/         OPC_MoveParent,
/*34835*/         OPC_MoveParent,
/*34836*/         OPC_CheckType, MVT::v4i32,
/*34838*/         OPC_EmitInteger, MVT::i32, 14, 
/*34841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34844*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34854*/       0, /*End of Scope*/
/*34855*/     0, // EndSwitchOpcode
/*34856*/   /*Scope*/ 109, /*->34966*/
/*34857*/     OPC_RecordChild0, // #0 = $Vm
/*34858*/     OPC_MoveChild, 1,
/*34860*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34863*/     OPC_MoveChild, 0,
/*34865*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34868*/     OPC_MoveChild, 0,
/*34870*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34873*/     OPC_MoveParent,
/*34874*/     OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*34876*/     OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->34921
/*34879*/       OPC_MoveParent,
/*34880*/       OPC_MoveParent,
/*34881*/       OPC_CheckType, MVT::v2i32,
/*34883*/       OPC_Scope, 18, /*->34903*/ // 2 children in Scope
/*34885*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34887*/         OPC_EmitInteger, MVT::i32, 14, 
/*34890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*34903*/       /*Scope*/ 16, /*->34920*/
/*34904*/         OPC_EmitInteger, MVT::i32, 14, 
/*34907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*34920*/       0, /*End of Scope*/
/*34921*/     /*SwitchType*/ 42,  MVT::v16i8,// ->34965
/*34923*/       OPC_MoveParent,
/*34924*/       OPC_MoveParent,
/*34925*/       OPC_CheckType, MVT::v4i32,
/*34927*/       OPC_Scope, 18, /*->34947*/ // 2 children in Scope
/*34929*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34931*/         OPC_EmitInteger, MVT::i32, 14, 
/*34934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34937*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*34947*/       /*Scope*/ 16, /*->34964*/
/*34948*/         OPC_EmitInteger, MVT::i32, 14, 
/*34951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*34964*/       0, /*End of Scope*/
/*34965*/     0, // EndSwitchType
/*34966*/   /*Scope*/ 110, /*->35077*/
/*34967*/     OPC_MoveChild, 0,
/*34969*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34972*/     OPC_MoveChild, 0,
/*34974*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34977*/     OPC_MoveChild, 0,
/*34979*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34982*/     OPC_MoveParent,
/*34983*/     OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*34985*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->35031
/*34988*/       OPC_MoveParent,
/*34989*/       OPC_MoveParent,
/*34990*/       OPC_RecordChild1, // #0 = $Vm
/*34991*/       OPC_CheckType, MVT::v2i32,
/*34993*/       OPC_Scope, 18, /*->35013*/ // 2 children in Scope
/*34995*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34997*/         OPC_EmitInteger, MVT::i32, 14, 
/*35000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35003*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35013*/       /*Scope*/ 16, /*->35030*/
/*35014*/         OPC_EmitInteger, MVT::i32, 14, 
/*35017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35020*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35030*/       0, /*End of Scope*/
/*35031*/     /*SwitchType*/ 43,  MVT::v16i8,// ->35076
/*35033*/       OPC_MoveParent,
/*35034*/       OPC_MoveParent,
/*35035*/       OPC_RecordChild1, // #0 = $Vm
/*35036*/       OPC_CheckType, MVT::v4i32,
/*35038*/       OPC_Scope, 18, /*->35058*/ // 2 children in Scope
/*35040*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35042*/         OPC_EmitInteger, MVT::i32, 14, 
/*35045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35058*/       /*Scope*/ 16, /*->35075*/
/*35059*/         OPC_EmitInteger, MVT::i32, 14, 
/*35062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35075*/       0, /*End of Scope*/
/*35076*/     0, // EndSwitchType
/*35077*/   /*Scope*/ 46, /*->35124*/
/*35078*/     OPC_RecordChild0, // #0 = $Vn
/*35079*/     OPC_RecordChild1, // #1 = $Vm
/*35080*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->35102
/*35083*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35085*/       OPC_EmitInteger, MVT::i32, 14, 
/*35088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35102*/     /*SwitchType*/ 19,  MVT::v4i32,// ->35123
/*35104*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35106*/       OPC_EmitInteger, MVT::i32, 14, 
/*35109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35112*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*35123*/     0, // EndSwitchType
/*35124*/   0, /*End of Scope*/
/*35125*/ /*SwitchOpcode*/ 51|128,5/*691*/,  TARGET_VAL(ISD::ATOMIC_LOAD),// ->35820
/*35129*/   OPC_RecordMemRef,
/*35130*/   OPC_RecordNode,   // #0 = 'atomic_load' chained node
/*35131*/   OPC_RecordChild1, // #1 = $addr
/*35132*/   OPC_CheckChild1Type, MVT::i32,
/*35134*/   OPC_CheckType, MVT::i32,
/*35136*/   OPC_Scope, 26, /*->35164*/ // 20 children in Scope
/*35138*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35140*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_acquire_8
/*35142*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35144*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35147*/     OPC_EmitMergeInputChains1_0,
/*35148*/     OPC_EmitInteger, MVT::i32, 14, 
/*35151*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35154*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
              // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*35164*/   /*Scope*/ 26, /*->35191*/
/*35165*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_16
/*35167*/     OPC_CheckPredicate, 91, // Predicate_atomic_load_acquire_16
/*35169*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35171*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35174*/     OPC_EmitMergeInputChains1_0,
/*35175*/     OPC_EmitInteger, MVT::i32, 14, 
/*35178*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
              // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*35191*/   /*Scope*/ 26, /*->35218*/
/*35192*/     OPC_CheckPredicate, 92, // Predicate_atomic_load_32
/*35194*/     OPC_CheckPredicate, 93, // Predicate_atomic_load_acquire_32
/*35196*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35198*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35201*/     OPC_EmitMergeInputChains1_0,
/*35202*/     OPC_EmitInteger, MVT::i32, 14, 
/*35205*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35208*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
              // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*35218*/   /*Scope*/ 26, /*->35245*/
/*35219*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35221*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_acquire_8
/*35223*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35225*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35228*/     OPC_EmitMergeInputChains1_0,
/*35229*/     OPC_EmitInteger, MVT::i32, 14, 
/*35232*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35235*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
              // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*35245*/   /*Scope*/ 26, /*->35272*/
/*35246*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_16
/*35248*/     OPC_CheckPredicate, 91, // Predicate_atomic_load_acquire_16
/*35250*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35252*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35255*/     OPC_EmitMergeInputChains1_0,
/*35256*/     OPC_EmitInteger, MVT::i32, 14, 
/*35259*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35262*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
              // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*35272*/   /*Scope*/ 26, /*->35299*/
/*35273*/     OPC_CheckPredicate, 92, // Predicate_atomic_load_32
/*35275*/     OPC_CheckPredicate, 93, // Predicate_atomic_load_acquire_32
/*35277*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35279*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35282*/     OPC_EmitMergeInputChains1_0,
/*35283*/     OPC_EmitInteger, MVT::i32, 14, 
/*35286*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35289*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
              // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*35299*/   /*Scope*/ 26, /*->35326*/
/*35300*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35302*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35304*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*35307*/     OPC_EmitMergeInputChains1_0,
/*35308*/     OPC_EmitInteger, MVT::i32, 14, 
/*35311*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35314*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*35326*/   /*Scope*/ 26, /*->35353*/
/*35327*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_16
/*35329*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35331*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*35334*/     OPC_EmitMergeInputChains1_0,
/*35335*/     OPC_EmitInteger, MVT::i32, 14, 
/*35338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35341*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (LDRH:i32 addrmode3:i32:$src)
/*35353*/   /*Scope*/ 26, /*->35380*/
/*35354*/     OPC_CheckPredicate, 92, // Predicate_atomic_load_32
/*35356*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35358*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*35361*/     OPC_EmitMergeInputChains1_0,
/*35362*/     OPC_EmitInteger, MVT::i32, 14, 
/*35365*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35368*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*35380*/   /*Scope*/ 26, /*->35407*/
/*35381*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35383*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35385*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*35388*/     OPC_EmitMergeInputChains1_0,
/*35389*/     OPC_EmitInteger, MVT::i32, 14, 
/*35392*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35395*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*35407*/   /*Scope*/ 26, /*->35434*/
/*35408*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_16
/*35410*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35412*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*35415*/     OPC_EmitMergeInputChains1_0,
/*35416*/     OPC_EmitInteger, MVT::i32, 14, 
/*35419*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35422*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*35434*/   /*Scope*/ 26, /*->35461*/
/*35435*/     OPC_CheckPredicate, 92, // Predicate_atomic_load_32
/*35437*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35439*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*35442*/     OPC_EmitMergeInputChains1_0,
/*35443*/     OPC_EmitInteger, MVT::i32, 14, 
/*35446*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35449*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*35461*/   /*Scope*/ 25, /*->35487*/
/*35462*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35464*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35466*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*35469*/     OPC_EmitMergeInputChains1_0,
/*35470*/     OPC_EmitInteger, MVT::i32, 14, 
/*35473*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35476*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
              // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*35487*/   /*Scope*/ 25, /*->35513*/
/*35488*/     OPC_CheckPredicate, 92, // Predicate_atomic_load_32
/*35490*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35492*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*35495*/     OPC_EmitMergeInputChains1_0,
/*35496*/     OPC_EmitInteger, MVT::i32, 14, 
/*35499*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35502*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
              // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*35513*/   /*Scope*/ 50, /*->35564*/
/*35514*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35516*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35518*/     OPC_Scope, 21, /*->35541*/ // 2 children in Scope
/*35520*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*35523*/       OPC_EmitMergeInputChains1_0,
/*35524*/       OPC_EmitInteger, MVT::i32, 14, 
/*35527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*35541*/     /*Scope*/ 21, /*->35563*/
/*35542*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*35545*/       OPC_EmitMergeInputChains1_0,
/*35546*/       OPC_EmitInteger, MVT::i32, 14, 
/*35549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*35563*/     0, /*End of Scope*/
/*35564*/   /*Scope*/ 50, /*->35615*/
/*35565*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_16
/*35567*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35569*/     OPC_Scope, 21, /*->35592*/ // 2 children in Scope
/*35571*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*35574*/       OPC_EmitMergeInputChains1_0,
/*35575*/       OPC_EmitInteger, MVT::i32, 14, 
/*35578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*35592*/     /*Scope*/ 21, /*->35614*/
/*35593*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*35596*/       OPC_EmitMergeInputChains1_0,
/*35597*/       OPC_EmitInteger, MVT::i32, 14, 
/*35600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*35614*/     0, /*End of Scope*/
/*35615*/   /*Scope*/ 50, /*->35666*/
/*35616*/     OPC_CheckPredicate, 92, // Predicate_atomic_load_32
/*35618*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35620*/     OPC_Scope, 21, /*->35643*/ // 2 children in Scope
/*35622*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*35625*/       OPC_EmitMergeInputChains1_0,
/*35626*/       OPC_EmitInteger, MVT::i32, 14, 
/*35629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*35643*/     /*Scope*/ 21, /*->35665*/
/*35644*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*35647*/       OPC_EmitMergeInputChains1_0,
/*35648*/       OPC_EmitInteger, MVT::i32, 14, 
/*35651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*35665*/     0, /*End of Scope*/
/*35666*/   /*Scope*/ 50, /*->35717*/
/*35667*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35669*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35671*/     OPC_Scope, 21, /*->35694*/ // 2 children in Scope
/*35673*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*35676*/       OPC_EmitMergeInputChains1_0,
/*35677*/       OPC_EmitInteger, MVT::i32, 14, 
/*35680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*35694*/     /*Scope*/ 21, /*->35716*/
/*35695*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*35698*/       OPC_EmitMergeInputChains1_0,
/*35699*/       OPC_EmitInteger, MVT::i32, 14, 
/*35702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*35716*/     0, /*End of Scope*/
/*35717*/   /*Scope*/ 50, /*->35768*/
/*35718*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_16
/*35720*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35722*/     OPC_Scope, 21, /*->35745*/ // 2 children in Scope
/*35724*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*35727*/       OPC_EmitMergeInputChains1_0,
/*35728*/       OPC_EmitInteger, MVT::i32, 14, 
/*35731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*35745*/     /*Scope*/ 21, /*->35767*/
/*35746*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*35749*/       OPC_EmitMergeInputChains1_0,
/*35750*/       OPC_EmitInteger, MVT::i32, 14, 
/*35753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*35767*/     0, /*End of Scope*/
/*35768*/   /*Scope*/ 50, /*->35819*/
/*35769*/     OPC_CheckPredicate, 92, // Predicate_atomic_load_32
/*35771*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35773*/     OPC_Scope, 21, /*->35796*/ // 2 children in Scope
/*35775*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*35778*/       OPC_EmitMergeInputChains1_0,
/*35779*/       OPC_EmitInteger, MVT::i32, 14, 
/*35782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*35796*/     /*Scope*/ 21, /*->35818*/
/*35797*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*35800*/       OPC_EmitMergeInputChains1_0,
/*35801*/       OPC_EmitInteger, MVT::i32, 14, 
/*35804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*35818*/     0, /*End of Scope*/
/*35819*/   0, /*End of Scope*/
/*35820*/ /*SwitchOpcode*/ 52|128,5/*692*/,  TARGET_VAL(ISD::ATOMIC_STORE),// ->36516
/*35824*/   OPC_RecordMemRef,
/*35825*/   OPC_RecordNode,   // #0 = 'atomic_store' chained node
/*35826*/   OPC_RecordChild1, // #1 = $addr
/*35827*/   OPC_CheckChild1Type, MVT::i32,
/*35829*/   OPC_RecordChild2, // #2 = $val
/*35830*/   OPC_CheckChild2Type, MVT::i32,
/*35832*/   OPC_Scope, 26, /*->35860*/ // 20 children in Scope
/*35834*/     OPC_CheckPredicate, 94, // Predicate_atomic_store_8
/*35836*/     OPC_CheckPredicate, 95, // Predicate_atomic_store_release_8
/*35838*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35840*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*35843*/     OPC_EmitMergeInputChains1_0,
/*35844*/     OPC_EmitInteger, MVT::i32, 14, 
/*35847*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35850*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
              // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*35860*/   /*Scope*/ 26, /*->35887*/
/*35861*/     OPC_CheckPredicate, 96, // Predicate_atomic_store_16
/*35863*/     OPC_CheckPredicate, 97, // Predicate_atomic_store_release_16
/*35865*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35867*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*35870*/     OPC_EmitMergeInputChains1_0,
/*35871*/     OPC_EmitInteger, MVT::i32, 14, 
/*35874*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35877*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
              // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*35887*/   /*Scope*/ 26, /*->35914*/
/*35888*/     OPC_CheckPredicate, 98, // Predicate_atomic_store_32
/*35890*/     OPC_CheckPredicate, 99, // Predicate_atomic_store_release_32
/*35892*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35894*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*35897*/     OPC_EmitMergeInputChains1_0,
/*35898*/     OPC_EmitInteger, MVT::i32, 14, 
/*35901*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35904*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
              // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*35914*/   /*Scope*/ 26, /*->35941*/
/*35915*/     OPC_CheckPredicate, 94, // Predicate_atomic_store_8
/*35917*/     OPC_CheckPredicate, 95, // Predicate_atomic_store_release_8
/*35919*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35921*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*35924*/     OPC_EmitMergeInputChains1_0,
/*35925*/     OPC_EmitInteger, MVT::i32, 14, 
/*35928*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35931*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
              // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*35941*/   /*Scope*/ 26, /*->35968*/
/*35942*/     OPC_CheckPredicate, 96, // Predicate_atomic_store_16
/*35944*/     OPC_CheckPredicate, 97, // Predicate_atomic_store_release_16
/*35946*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35948*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*35951*/     OPC_EmitMergeInputChains1_0,
/*35952*/     OPC_EmitInteger, MVT::i32, 14, 
/*35955*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35958*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
              // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*35968*/   /*Scope*/ 26, /*->35995*/
/*35969*/     OPC_CheckPredicate, 98, // Predicate_atomic_store_32
/*35971*/     OPC_CheckPredicate, 99, // Predicate_atomic_store_release_32
/*35973*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35975*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*35978*/     OPC_EmitMergeInputChains1_0,
/*35979*/     OPC_EmitInteger, MVT::i32, 14, 
/*35982*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35985*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
              // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*35995*/   /*Scope*/ 26, /*->36022*/
/*35996*/     OPC_CheckPredicate, 94, // Predicate_atomic_store_8
/*35998*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36000*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*36003*/     OPC_EmitMergeInputChains1_0,
/*36004*/     OPC_EmitInteger, MVT::i32, 14, 
/*36007*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36010*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*36022*/   /*Scope*/ 26, /*->36049*/
/*36023*/     OPC_CheckPredicate, 96, // Predicate_atomic_store_16
/*36025*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36027*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*36030*/     OPC_EmitMergeInputChains1_0,
/*36031*/     OPC_EmitInteger, MVT::i32, 14, 
/*36034*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36037*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*36049*/   /*Scope*/ 26, /*->36076*/
/*36050*/     OPC_CheckPredicate, 98, // Predicate_atomic_store_32
/*36052*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36054*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*36057*/     OPC_EmitMergeInputChains1_0,
/*36058*/     OPC_EmitInteger, MVT::i32, 14, 
/*36061*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36064*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*36076*/   /*Scope*/ 26, /*->36103*/
/*36077*/     OPC_CheckPredicate, 94, // Predicate_atomic_store_8
/*36079*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36081*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*36084*/     OPC_EmitMergeInputChains1_0,
/*36085*/     OPC_EmitInteger, MVT::i32, 14, 
/*36088*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36091*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*36103*/   /*Scope*/ 26, /*->36130*/
/*36104*/     OPC_CheckPredicate, 96, // Predicate_atomic_store_16
/*36106*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36108*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*36111*/     OPC_EmitMergeInputChains1_0,
/*36112*/     OPC_EmitInteger, MVT::i32, 14, 
/*36115*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36118*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*36130*/   /*Scope*/ 26, /*->36157*/
/*36131*/     OPC_CheckPredicate, 98, // Predicate_atomic_store_32
/*36133*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36135*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*36138*/     OPC_EmitMergeInputChains1_0,
/*36139*/     OPC_EmitInteger, MVT::i32, 14, 
/*36142*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36145*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*36157*/   /*Scope*/ 25, /*->36183*/
/*36158*/     OPC_CheckPredicate, 94, // Predicate_atomic_store_8
/*36160*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36162*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*36165*/     OPC_EmitMergeInputChains1_0,
/*36166*/     OPC_EmitInteger, MVT::i32, 14, 
/*36169*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36172*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
              // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*36183*/   /*Scope*/ 25, /*->36209*/
/*36184*/     OPC_CheckPredicate, 98, // Predicate_atomic_store_32
/*36186*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36188*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*36191*/     OPC_EmitMergeInputChains1_0,
/*36192*/     OPC_EmitInteger, MVT::i32, 14, 
/*36195*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36198*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
              // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*36209*/   /*Scope*/ 50, /*->36260*/
/*36210*/     OPC_CheckPredicate, 94, // Predicate_atomic_store_8
/*36212*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36214*/     OPC_Scope, 21, /*->36237*/ // 2 children in Scope
/*36216*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*36219*/       OPC_EmitMergeInputChains1_0,
/*36220*/       OPC_EmitInteger, MVT::i32, 14, 
/*36223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36226*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*36237*/     /*Scope*/ 21, /*->36259*/
/*36238*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*36241*/       OPC_EmitMergeInputChains1_0,
/*36242*/       OPC_EmitInteger, MVT::i32, 14, 
/*36245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*36259*/     0, /*End of Scope*/
/*36260*/   /*Scope*/ 50, /*->36311*/
/*36261*/     OPC_CheckPredicate, 96, // Predicate_atomic_store_16
/*36263*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36265*/     OPC_Scope, 21, /*->36288*/ // 2 children in Scope
/*36267*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*36270*/       OPC_EmitMergeInputChains1_0,
/*36271*/       OPC_EmitInteger, MVT::i32, 14, 
/*36274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36277*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*36288*/     /*Scope*/ 21, /*->36310*/
/*36289*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*36292*/       OPC_EmitMergeInputChains1_0,
/*36293*/       OPC_EmitInteger, MVT::i32, 14, 
/*36296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36299*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*36310*/     0, /*End of Scope*/
/*36311*/   /*Scope*/ 50, /*->36362*/
/*36312*/     OPC_CheckPredicate, 98, // Predicate_atomic_store_32
/*36314*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36316*/     OPC_Scope, 21, /*->36339*/ // 2 children in Scope
/*36318*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*36321*/       OPC_EmitMergeInputChains1_0,
/*36322*/       OPC_EmitInteger, MVT::i32, 14, 
/*36325*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36328*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*36339*/     /*Scope*/ 21, /*->36361*/
/*36340*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*36343*/       OPC_EmitMergeInputChains1_0,
/*36344*/       OPC_EmitInteger, MVT::i32, 14, 
/*36347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36350*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*36361*/     0, /*End of Scope*/
/*36362*/   /*Scope*/ 50, /*->36413*/
/*36363*/     OPC_CheckPredicate, 94, // Predicate_atomic_store_8
/*36365*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36367*/     OPC_Scope, 21, /*->36390*/ // 2 children in Scope
/*36369*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*36372*/       OPC_EmitMergeInputChains1_0,
/*36373*/       OPC_EmitInteger, MVT::i32, 14, 
/*36376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36379*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*36390*/     /*Scope*/ 21, /*->36412*/
/*36391*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*36394*/       OPC_EmitMergeInputChains1_0,
/*36395*/       OPC_EmitInteger, MVT::i32, 14, 
/*36398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*36412*/     0, /*End of Scope*/
/*36413*/   /*Scope*/ 50, /*->36464*/
/*36414*/     OPC_CheckPredicate, 96, // Predicate_atomic_store_16
/*36416*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36418*/     OPC_Scope, 21, /*->36441*/ // 2 children in Scope
/*36420*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*36423*/       OPC_EmitMergeInputChains1_0,
/*36424*/       OPC_EmitInteger, MVT::i32, 14, 
/*36427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*36441*/     /*Scope*/ 21, /*->36463*/
/*36442*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*36445*/       OPC_EmitMergeInputChains1_0,
/*36446*/       OPC_EmitInteger, MVT::i32, 14, 
/*36449*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36452*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*36463*/     0, /*End of Scope*/
/*36464*/   /*Scope*/ 50, /*->36515*/
/*36465*/     OPC_CheckPredicate, 98, // Predicate_atomic_store_32
/*36467*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36469*/     OPC_Scope, 21, /*->36492*/ // 2 children in Scope
/*36471*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*36474*/       OPC_EmitMergeInputChains1_0,
/*36475*/       OPC_EmitInteger, MVT::i32, 14, 
/*36478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*36492*/     /*Scope*/ 21, /*->36514*/
/*36493*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*36496*/       OPC_EmitMergeInputChains1_0,
/*36497*/       OPC_EmitInteger, MVT::i32, 14, 
/*36500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36503*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*36514*/     0, /*End of Scope*/
/*36515*/   0, /*End of Scope*/
/*36516*/ /*SwitchOpcode*/ 41|128,2/*297*/,  TARGET_VAL(ISD::ROTR),// ->36817
/*36520*/   OPC_Scope, 34, /*->36556*/ // 6 children in Scope
/*36522*/     OPC_MoveChild, 0,
/*36524*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*36527*/     OPC_RecordChild0, // #0 = $Rm
/*36528*/     OPC_MoveParent,
/*36529*/     OPC_MoveChild, 1,
/*36531*/     OPC_CheckInteger, 16, 
/*36533*/     OPC_CheckType, MVT::i32,
/*36535*/     OPC_MoveParent,
/*36536*/     OPC_CheckType, MVT::i32,
/*36538*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*36540*/     OPC_EmitInteger, MVT::i32, 14, 
/*36543*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36546*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
              // Dst: (REV16:i32 GPR:i32:$Rm)
/*36556*/   /*Scope*/ 30, /*->36587*/
/*36557*/     OPC_RecordNode, // #0 = $src
/*36558*/     OPC_CheckType, MVT::i32,
/*36560*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36562*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*36565*/     OPC_EmitInteger, MVT::i32, 14, 
/*36568*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36571*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36574*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*36587*/   /*Scope*/ 56, /*->36644*/
/*36588*/     OPC_MoveChild, 0,
/*36590*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*36593*/     OPC_RecordChild0, // #0 = $Rm
/*36594*/     OPC_MoveParent,
/*36595*/     OPC_MoveChild, 1,
/*36597*/     OPC_CheckInteger, 16, 
/*36599*/     OPC_CheckType, MVT::i32,
/*36601*/     OPC_MoveParent,
/*36602*/     OPC_CheckType, MVT::i32,
/*36604*/     OPC_Scope, 18, /*->36624*/ // 2 children in Scope
/*36606*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*36608*/       OPC_EmitInteger, MVT::i32, 14, 
/*36611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*36624*/     /*Scope*/ 18, /*->36643*/
/*36625*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36627*/       OPC_EmitInteger, MVT::i32, 14, 
/*36630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*36643*/     0, /*End of Scope*/
/*36644*/   /*Scope*/ 43, /*->36688*/
/*36645*/     OPC_RecordChild0, // #0 = $lhs
/*36646*/     OPC_MoveChild, 1,
/*36648*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*36651*/     OPC_RecordChild0, // #1 = $rhs
/*36652*/     OPC_MoveChild, 1,
/*36654*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36657*/     OPC_CheckPredicate, 100, // Predicate_lo5AllOne
/*36659*/     OPC_MoveParent,
/*36660*/     OPC_CheckType, MVT::i32,
/*36662*/     OPC_MoveParent,
/*36663*/     OPC_CheckType, MVT::i32,
/*36665*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36667*/     OPC_EmitInteger, MVT::i32, 14, 
/*36670*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36673*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36676*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
              // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*36688*/   /*Scope*/ 29, /*->36718*/
/*36689*/     OPC_RecordNode, // #0 = $src
/*36690*/     OPC_CheckType, MVT::i32,
/*36692*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36694*/     OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*36697*/     OPC_EmitInteger, MVT::i32, 14, 
/*36700*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36703*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36706*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*36718*/   /*Scope*/ 97, /*->36816*/
/*36719*/     OPC_RecordChild0, // #0 = $Rm
/*36720*/     OPC_RecordChild1, // #1 = $imm
/*36721*/     OPC_Scope, 37, /*->36760*/ // 2 children in Scope
/*36723*/       OPC_MoveChild, 1,
/*36725*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36728*/       OPC_CheckPredicate, 56, // Predicate_imm0_31
/*36730*/       OPC_CheckType, MVT::i32,
/*36732*/       OPC_MoveParent,
/*36733*/       OPC_CheckType, MVT::i32,
/*36735*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36737*/       OPC_EmitConvertToTarget, 1,
/*36739*/       OPC_EmitInteger, MVT::i32, 14, 
/*36742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*36760*/     /*Scope*/ 54, /*->36815*/
/*36761*/       OPC_CheckChild1Type, MVT::i32,
/*36763*/       OPC_CheckType, MVT::i32,
/*36765*/       OPC_Scope, 23, /*->36790*/ // 2 children in Scope
/*36767*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36769*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36772*/         OPC_EmitInteger, MVT::i32, 14, 
/*36775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36790*/       /*Scope*/ 23, /*->36814*/
/*36791*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36793*/         OPC_EmitInteger, MVT::i32, 14, 
/*36796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36814*/       0, /*End of Scope*/
/*36815*/     0, /*End of Scope*/
/*36816*/   0, /*End of Scope*/
/*36817*/ /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->36939
/*36820*/   OPC_Scope, 67, /*->36889*/ // 2 children in Scope
/*36822*/     OPC_MoveChild, 0,
/*36824*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*36827*/     OPC_RecordMemRef,
/*36828*/     OPC_RecordNode, // #0 = 'ld' chained node
/*36829*/     OPC_CheckFoldableChainNode,
/*36830*/     OPC_MoveChild, 1,
/*36832*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*36835*/     OPC_RecordChild0, // #1 = $addr
/*36836*/     OPC_MoveChild, 0,
/*36838*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*36841*/     OPC_MoveParent,
/*36842*/     OPC_MoveParent,
/*36843*/     OPC_CheckPredicate, 30, // Predicate_unindexedload
/*36845*/     OPC_CheckPredicate, 31, // Predicate_load
/*36847*/     OPC_MoveParent,
/*36848*/     OPC_RecordChild1, // #2 = $cp
/*36849*/     OPC_MoveChild, 1,
/*36851*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36854*/     OPC_MoveParent,
/*36855*/     OPC_CheckType, MVT::i32,
/*36857*/     OPC_Scope, 14, /*->36873*/ // 2 children in Scope
/*36859*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36861*/       OPC_EmitMergeInputChains1_0,
/*36862*/       OPC_EmitConvertToTarget, 2,
/*36864*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36873*/     /*Scope*/ 14, /*->36888*/
/*36874*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36876*/       OPC_EmitMergeInputChains1_0,
/*36877*/       OPC_EmitConvertToTarget, 2,
/*36879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36888*/     0, /*End of Scope*/
/*36889*/   /*Scope*/ 48, /*->36938*/
/*36890*/     OPC_RecordChild0, // #0 = $a
/*36891*/     OPC_RecordChild1, // #1 = $cp
/*36892*/     OPC_MoveChild, 1,
/*36894*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36897*/     OPC_MoveParent,
/*36898*/     OPC_CheckType, MVT::i32,
/*36900*/     OPC_Scope, 21, /*->36923*/ // 2 children in Scope
/*36902*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36904*/       OPC_EmitConvertToTarget, 1,
/*36906*/       OPC_EmitInteger, MVT::i32, 14, 
/*36909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36912*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*36923*/     /*Scope*/ 13, /*->36937*/
/*36924*/       OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb())
/*36926*/       OPC_EmitConvertToTarget, 1,
/*36928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*36937*/     0, /*End of Scope*/
/*36938*/   0, /*End of Scope*/
/*36939*/ /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->37012
/*36942*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*36943*/   OPC_RecordChild1, // #1 = $cc
/*36944*/   OPC_MoveChild, 1,
/*36946*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36949*/   OPC_MoveParent,
/*36950*/   OPC_RecordChild2, // #2 = $lhs1
/*36951*/   OPC_RecordChild3, // #3 = $lhs2
/*36952*/   OPC_Scope, 31, /*->36985*/ // 2 children in Scope
/*36954*/     OPC_MoveChild, 4,
/*36956*/     OPC_CheckInteger, 0, 
/*36958*/     OPC_MoveParent,
/*36959*/     OPC_MoveChild, 5,
/*36961*/     OPC_CheckInteger, 0, 
/*36963*/     OPC_MoveParent,
/*36964*/     OPC_RecordChild6, // #4 = $dst
/*36965*/     OPC_MoveChild, 6,
/*36967*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*36970*/     OPC_MoveParent,
/*36971*/     OPC_EmitMergeInputChains1_0,
/*36972*/     OPC_EmitConvertToTarget, 1,
/*36974*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*36985*/   /*Scope*/ 25, /*->37011*/
/*36986*/     OPC_RecordChild4, // #4 = $rhs1
/*36987*/     OPC_RecordChild5, // #5 = $rhs2
/*36988*/     OPC_RecordChild6, // #6 = $dst
/*36989*/     OPC_MoveChild, 6,
/*36991*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*36994*/     OPC_MoveParent,
/*36995*/     OPC_EmitMergeInputChains1_0,
/*36996*/     OPC_EmitConvertToTarget, 1,
/*36998*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*37011*/   0, /*End of Scope*/
/*37012*/ /*SwitchOpcode*/ 10|128,19/*2442*/,  TARGET_VAL(ISD::SUB),// ->39458
/*37016*/   OPC_Scope, 46|128,1/*174*/, /*->37193*/ // 7 children in Scope
/*37019*/     OPC_RecordChild0, // #0 = $Rn
/*37020*/     OPC_RecordChild1, // #1 = $shift
/*37021*/     OPC_CheckType, MVT::i32,
/*37023*/     OPC_Scope, 110, /*->37135*/ // 2 children in Scope
/*37025*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37027*/       OPC_Scope, 26, /*->37055*/ // 4 children in Scope
/*37029*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*37032*/         OPC_EmitInteger, MVT::i32, 14, 
/*37035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*37055*/       /*Scope*/ 26, /*->37082*/
/*37056*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*37059*/         OPC_EmitInteger, MVT::i32, 14, 
/*37062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*37082*/       /*Scope*/ 25, /*->37108*/
/*37083*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*37086*/         OPC_EmitInteger, MVT::i32, 14, 
/*37089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37095*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37108*/       /*Scope*/ 25, /*->37134*/
/*37109*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*37112*/         OPC_EmitInteger, MVT::i32, 14, 
/*37115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37134*/       0, /*End of Scope*/
/*37135*/     /*Scope*/ 56, /*->37192*/
/*37136*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37138*/       OPC_Scope, 25, /*->37165*/ // 2 children in Scope
/*37140*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*37143*/         OPC_EmitInteger, MVT::i32, 14, 
/*37146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37152*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*37165*/       /*Scope*/ 25, /*->37191*/
/*37166*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*37169*/         OPC_EmitInteger, MVT::i32, 14, 
/*37172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*37191*/       0, /*End of Scope*/
/*37192*/     0, /*End of Scope*/
/*37193*/   /*Scope*/ 30, /*->37224*/
/*37194*/     OPC_MoveChild, 0,
/*37196*/     OPC_CheckInteger, 0, 
/*37198*/     OPC_MoveParent,
/*37199*/     OPC_RecordChild1, // #0 = $Rn
/*37200*/     OPC_CheckType, MVT::i32,
/*37202*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37204*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37207*/     OPC_EmitInteger, MVT::i32, 14, 
/*37210*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37213*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
              // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*37224*/   /*Scope*/ 88|128,2/*344*/, /*->37570*/
/*37226*/     OPC_RecordChild0, // #0 = $Rn
/*37227*/     OPC_Scope, 36, /*->37265*/ // 6 children in Scope
/*37229*/       OPC_RecordChild1, // #1 = $imm
/*37230*/       OPC_MoveChild, 1,
/*37232*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37235*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*37237*/       OPC_MoveParent,
/*37238*/       OPC_CheckType, MVT::i32,
/*37240*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37242*/       OPC_EmitConvertToTarget, 1,
/*37244*/       OPC_EmitInteger, MVT::i32, 14, 
/*37247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37265*/     /*Scope*/ 36, /*->37302*/
/*37266*/       OPC_MoveChild, 0,
/*37268*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37271*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*37273*/       OPC_MoveParent,
/*37274*/       OPC_RecordChild1, // #1 = $Rn
/*37275*/       OPC_CheckType, MVT::i32,
/*37277*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37279*/       OPC_EmitConvertToTarget, 0,
/*37281*/       OPC_EmitInteger, MVT::i32, 14, 
/*37284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37290*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37302*/     /*Scope*/ 66, /*->37369*/
/*37303*/       OPC_RecordChild1, // #1 = $imm
/*37304*/       OPC_MoveChild, 1,
/*37306*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37309*/       OPC_Scope, 30, /*->37341*/ // 2 children in Scope
/*37311*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37313*/         OPC_MoveParent,
/*37314*/         OPC_CheckType, MVT::i32,
/*37316*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37318*/         OPC_EmitConvertToTarget, 1,
/*37320*/         OPC_EmitInteger, MVT::i32, 14, 
/*37323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*37341*/       /*Scope*/ 26, /*->37368*/
/*37342*/         OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*37344*/         OPC_MoveParent,
/*37345*/         OPC_CheckType, MVT::i32,
/*37347*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37349*/         OPC_EmitConvertToTarget, 1,
/*37351*/         OPC_EmitInteger, MVT::i32, 14, 
/*37354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37368*/       0, /*End of Scope*/
/*37369*/     /*Scope*/ 36, /*->37406*/
/*37370*/       OPC_MoveChild, 0,
/*37372*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37375*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37377*/       OPC_MoveParent,
/*37378*/       OPC_RecordChild1, // #1 = $Rn
/*37379*/       OPC_CheckType, MVT::i32,
/*37381*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37383*/       OPC_EmitConvertToTarget, 0,
/*37385*/       OPC_EmitInteger, MVT::i32, 14, 
/*37388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37394*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37406*/     /*Scope*/ 84, /*->37491*/
/*37407*/       OPC_MoveChild, 1,
/*37409*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->37462
/*37413*/         OPC_RecordChild0, // #1 = $Rn
/*37414*/         OPC_RecordChild1, // #2 = $Rm
/*37415*/         OPC_MoveParent,
/*37416*/         OPC_CheckType, MVT::i32,
/*37418*/         OPC_Scope, 20, /*->37440*/ // 2 children in Scope
/*37420*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*37422*/           OPC_EmitInteger, MVT::i32, 14, 
/*37425*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37428*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*37440*/         /*Scope*/ 20, /*->37461*/
/*37441*/           OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*37443*/           OPC_EmitInteger, MVT::i32, 14, 
/*37446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37449*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*37461*/         0, /*End of Scope*/
/*37462*/       /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->37490
/*37465*/         OPC_RecordChild0, // #1 = $Rn
/*37466*/         OPC_RecordChild1, // #2 = $Rm
/*37467*/         OPC_MoveParent,
/*37468*/         OPC_CheckType, MVT::i32,
/*37470*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*37472*/         OPC_EmitInteger, MVT::i32, 14, 
/*37475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37478*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*37490*/       0, // EndSwitchOpcode
/*37491*/     /*Scope*/ 77, /*->37569*/
/*37492*/       OPC_RecordChild1, // #1 = $Rm
/*37493*/       OPC_CheckType, MVT::i32,
/*37495*/       OPC_Scope, 23, /*->37520*/ // 3 children in Scope
/*37497*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37499*/         OPC_EmitInteger, MVT::i32, 14, 
/*37502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37520*/       /*Scope*/ 23, /*->37544*/
/*37521*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37523*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37526*/         OPC_EmitInteger, MVT::i32, 14, 
/*37529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*37544*/       /*Scope*/ 23, /*->37568*/
/*37545*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37547*/         OPC_EmitInteger, MVT::i32, 14, 
/*37550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37556*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*37568*/       0, /*End of Scope*/
/*37569*/     0, /*End of Scope*/
/*37570*/   /*Scope*/ 66|128,1/*194*/, /*->37766*/
/*37572*/     OPC_MoveChild, 0,
/*37574*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37577*/     OPC_MoveChild, 0,
/*37579*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37582*/     OPC_MoveChild, 0,
/*37584*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37587*/     OPC_MoveParent,
/*37588*/     OPC_CheckPredicate, 101, // Predicate_NEONimmAllZerosV
/*37590*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->37678
/*37593*/       OPC_MoveParent,
/*37594*/       OPC_MoveParent,
/*37595*/       OPC_RecordChild1, // #0 = $Vm
/*37596*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->37637
/*37599*/         OPC_Scope, 18, /*->37619*/ // 2 children in Scope
/*37601*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37603*/           OPC_EmitInteger, MVT::i32, 14, 
/*37606*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37609*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*37619*/         /*Scope*/ 16, /*->37636*/
/*37620*/           OPC_EmitInteger, MVT::i32, 14, 
/*37623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37626*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*37636*/         0, /*End of Scope*/
/*37637*/       /*SwitchType*/ 38,  MVT::v4i16,// ->37677
/*37639*/         OPC_Scope, 18, /*->37659*/ // 2 children in Scope
/*37641*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37643*/           OPC_EmitInteger, MVT::i32, 14, 
/*37646*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37649*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*37659*/         /*Scope*/ 16, /*->37676*/
/*37660*/           OPC_EmitInteger, MVT::i32, 14, 
/*37663*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37666*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*37676*/         0, /*End of Scope*/
/*37677*/       0, // EndSwitchType
/*37678*/     /*SwitchType*/ 85,  MVT::v4i32,// ->37765
/*37680*/       OPC_MoveParent,
/*37681*/       OPC_MoveParent,
/*37682*/       OPC_RecordChild1, // #0 = $Vm
/*37683*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->37724
/*37686*/         OPC_Scope, 18, /*->37706*/ // 2 children in Scope
/*37688*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37690*/           OPC_EmitInteger, MVT::i32, 14, 
/*37693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37696*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*37706*/         /*Scope*/ 16, /*->37723*/
/*37707*/           OPC_EmitInteger, MVT::i32, 14, 
/*37710*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37713*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*37723*/         0, /*End of Scope*/
/*37724*/       /*SwitchType*/ 38,  MVT::v8i16,// ->37764
/*37726*/         OPC_Scope, 18, /*->37746*/ // 2 children in Scope
/*37728*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37730*/           OPC_EmitInteger, MVT::i32, 14, 
/*37733*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37736*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*37746*/         /*Scope*/ 16, /*->37763*/
/*37747*/           OPC_EmitInteger, MVT::i32, 14, 
/*37750*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37753*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*37763*/         0, /*End of Scope*/
/*37764*/       0, // EndSwitchType
/*37765*/     0, // EndSwitchType
/*37766*/   /*Scope*/ 71|128,5/*711*/, /*->38479*/
/*37768*/     OPC_RecordChild0, // #0 = $src1
/*37769*/     OPC_MoveChild, 1,
/*37771*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->38286
/*37776*/       OPC_Scope, 9|128,1/*137*/, /*->37916*/ // 4 children in Scope
/*37779*/         OPC_RecordChild0, // #1 = $Vn
/*37780*/         OPC_MoveChild, 1,
/*37782*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37785*/         OPC_RecordChild0, // #2 = $Vm
/*37786*/         OPC_Scope, 63, /*->37851*/ // 2 children in Scope
/*37788*/           OPC_CheckChild0Type, MVT::v4i16,
/*37790*/           OPC_RecordChild1, // #3 = $lane
/*37791*/           OPC_MoveChild, 1,
/*37793*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37796*/           OPC_MoveParent,
/*37797*/           OPC_MoveParent,
/*37798*/           OPC_MoveParent,
/*37799*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37825
/*37802*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37804*/             OPC_EmitConvertToTarget, 3,
/*37806*/             OPC_EmitInteger, MVT::i32, 14, 
/*37809*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37812*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37825*/           /*SwitchType*/ 23,  MVT::v8i16,// ->37850
/*37827*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37829*/             OPC_EmitConvertToTarget, 3,
/*37831*/             OPC_EmitInteger, MVT::i32, 14, 
/*37834*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37837*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37850*/           0, // EndSwitchType
/*37851*/         /*Scope*/ 63, /*->37915*/
/*37852*/           OPC_CheckChild0Type, MVT::v2i32,
/*37854*/           OPC_RecordChild1, // #3 = $lane
/*37855*/           OPC_MoveChild, 1,
/*37857*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37860*/           OPC_MoveParent,
/*37861*/           OPC_MoveParent,
/*37862*/           OPC_MoveParent,
/*37863*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->37889
/*37866*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37868*/             OPC_EmitConvertToTarget, 3,
/*37870*/             OPC_EmitInteger, MVT::i32, 14, 
/*37873*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37876*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37889*/           /*SwitchType*/ 23,  MVT::v4i32,// ->37914
/*37891*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37893*/             OPC_EmitConvertToTarget, 3,
/*37895*/             OPC_EmitInteger, MVT::i32, 14, 
/*37898*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37901*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37914*/           0, // EndSwitchType
/*37915*/         0, /*End of Scope*/
/*37916*/       /*Scope*/ 10|128,1/*138*/, /*->38056*/
/*37918*/         OPC_MoveChild, 0,
/*37920*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37923*/         OPC_RecordChild0, // #1 = $Vm
/*37924*/         OPC_Scope, 64, /*->37990*/ // 2 children in Scope
/*37926*/           OPC_CheckChild0Type, MVT::v4i16,
/*37928*/           OPC_RecordChild1, // #2 = $lane
/*37929*/           OPC_MoveChild, 1,
/*37931*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37934*/           OPC_MoveParent,
/*37935*/           OPC_MoveParent,
/*37936*/           OPC_RecordChild1, // #3 = $Vn
/*37937*/           OPC_MoveParent,
/*37938*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37964
/*37941*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37943*/             OPC_EmitConvertToTarget, 2,
/*37945*/             OPC_EmitInteger, MVT::i32, 14, 
/*37948*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37951*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37964*/           /*SwitchType*/ 23,  MVT::v8i16,// ->37989
/*37966*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37968*/             OPC_EmitConvertToTarget, 2,
/*37970*/             OPC_EmitInteger, MVT::i32, 14, 
/*37973*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37976*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37989*/           0, // EndSwitchType
/*37990*/         /*Scope*/ 64, /*->38055*/
/*37991*/           OPC_CheckChild0Type, MVT::v2i32,
/*37993*/           OPC_RecordChild1, // #2 = $lane
/*37994*/           OPC_MoveChild, 1,
/*37996*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37999*/           OPC_MoveParent,
/*38000*/           OPC_MoveParent,
/*38001*/           OPC_RecordChild1, // #3 = $Vn
/*38002*/           OPC_MoveParent,
/*38003*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->38029
/*38006*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38008*/             OPC_EmitConvertToTarget, 2,
/*38010*/             OPC_EmitInteger, MVT::i32, 14, 
/*38013*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38016*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*38029*/           /*SwitchType*/ 23,  MVT::v4i32,// ->38054
/*38031*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38033*/             OPC_EmitConvertToTarget, 2,
/*38035*/             OPC_EmitInteger, MVT::i32, 14, 
/*38038*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38041*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*38054*/           0, // EndSwitchType
/*38055*/         0, /*End of Scope*/
/*38056*/       /*Scope*/ 113, /*->38170*/
/*38057*/         OPC_RecordChild0, // #1 = $src2
/*38058*/         OPC_MoveChild, 1,
/*38060*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38063*/         OPC_RecordChild0, // #2 = $src3
/*38064*/         OPC_Scope, 51, /*->38117*/ // 2 children in Scope
/*38066*/           OPC_CheckChild0Type, MVT::v8i16,
/*38068*/           OPC_RecordChild1, // #3 = $lane
/*38069*/           OPC_MoveChild, 1,
/*38071*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38074*/           OPC_MoveParent,
/*38075*/           OPC_MoveParent,
/*38076*/           OPC_MoveParent,
/*38077*/           OPC_CheckType, MVT::v8i16,
/*38079*/           OPC_EmitConvertToTarget, 3,
/*38081*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*38084*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*38093*/           OPC_EmitConvertToTarget, 3,
/*38095*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*38098*/           OPC_EmitInteger, MVT::i32, 14, 
/*38101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38104*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*38117*/         /*Scope*/ 51, /*->38169*/
/*38118*/           OPC_CheckChild0Type, MVT::v4i32,
/*38120*/           OPC_RecordChild1, // #3 = $lane
/*38121*/           OPC_MoveChild, 1,
/*38123*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38126*/           OPC_MoveParent,
/*38127*/           OPC_MoveParent,
/*38128*/           OPC_MoveParent,
/*38129*/           OPC_CheckType, MVT::v4i32,
/*38131*/           OPC_EmitConvertToTarget, 3,
/*38133*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*38136*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*38145*/           OPC_EmitConvertToTarget, 3,
/*38147*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*38150*/           OPC_EmitInteger, MVT::i32, 14, 
/*38153*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38156*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*38169*/         0, /*End of Scope*/
/*38170*/       /*Scope*/ 114, /*->38285*/
/*38171*/         OPC_MoveChild, 0,
/*38173*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38176*/         OPC_RecordChild0, // #1 = $src3
/*38177*/         OPC_Scope, 52, /*->38231*/ // 2 children in Scope
/*38179*/           OPC_CheckChild0Type, MVT::v8i16,
/*38181*/           OPC_RecordChild1, // #2 = $lane
/*38182*/           OPC_MoveChild, 1,
/*38184*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38187*/           OPC_MoveParent,
/*38188*/           OPC_MoveParent,
/*38189*/           OPC_RecordChild1, // #3 = $src2
/*38190*/           OPC_MoveParent,
/*38191*/           OPC_CheckType, MVT::v8i16,
/*38193*/           OPC_EmitConvertToTarget, 2,
/*38195*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*38198*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*38207*/           OPC_EmitConvertToTarget, 2,
/*38209*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*38212*/           OPC_EmitInteger, MVT::i32, 14, 
/*38215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38218*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*38231*/         /*Scope*/ 52, /*->38284*/
/*38232*/           OPC_CheckChild0Type, MVT::v4i32,
/*38234*/           OPC_RecordChild1, // #2 = $lane
/*38235*/           OPC_MoveChild, 1,
/*38237*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38240*/           OPC_MoveParent,
/*38241*/           OPC_MoveParent,
/*38242*/           OPC_RecordChild1, // #3 = $src2
/*38243*/           OPC_MoveParent,
/*38244*/           OPC_CheckType, MVT::v4i32,
/*38246*/           OPC_EmitConvertToTarget, 2,
/*38248*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*38251*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*38260*/           OPC_EmitConvertToTarget, 2,
/*38262*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*38265*/           OPC_EmitInteger, MVT::i32, 14, 
/*38268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38271*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*38284*/         0, /*End of Scope*/
/*38285*/       0, /*End of Scope*/
/*38286*/     /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->38382
/*38289*/       OPC_RecordChild0, // #1 = $Vn
/*38290*/       OPC_Scope, 44, /*->38336*/ // 2 children in Scope
/*38292*/         OPC_CheckChild0Type, MVT::v4i16,
/*38294*/         OPC_MoveChild, 1,
/*38296*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38299*/         OPC_RecordChild0, // #2 = $Vm
/*38300*/         OPC_CheckChild0Type, MVT::v4i16,
/*38302*/         OPC_RecordChild1, // #3 = $lane
/*38303*/         OPC_MoveChild, 1,
/*38305*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38308*/         OPC_MoveParent,
/*38309*/         OPC_MoveParent,
/*38310*/         OPC_MoveParent,
/*38311*/         OPC_CheckType, MVT::v4i32,
/*38313*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38315*/         OPC_EmitConvertToTarget, 3,
/*38317*/         OPC_EmitInteger, MVT::i32, 14, 
/*38320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38323*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*38336*/       /*Scope*/ 44, /*->38381*/
/*38337*/         OPC_CheckChild0Type, MVT::v2i32,
/*38339*/         OPC_MoveChild, 1,
/*38341*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38344*/         OPC_RecordChild0, // #2 = $Vm
/*38345*/         OPC_CheckChild0Type, MVT::v2i32,
/*38347*/         OPC_RecordChild1, // #3 = $lane
/*38348*/         OPC_MoveChild, 1,
/*38350*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38353*/         OPC_MoveParent,
/*38354*/         OPC_MoveParent,
/*38355*/         OPC_MoveParent,
/*38356*/         OPC_CheckType, MVT::v2i64,
/*38358*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38360*/         OPC_EmitConvertToTarget, 3,
/*38362*/         OPC_EmitInteger, MVT::i32, 14, 
/*38365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*38381*/       0, /*End of Scope*/
/*38382*/     /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->38478
/*38385*/       OPC_RecordChild0, // #1 = $Vn
/*38386*/       OPC_Scope, 44, /*->38432*/ // 2 children in Scope
/*38388*/         OPC_CheckChild0Type, MVT::v4i16,
/*38390*/         OPC_MoveChild, 1,
/*38392*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38395*/         OPC_RecordChild0, // #2 = $Vm
/*38396*/         OPC_CheckChild0Type, MVT::v4i16,
/*38398*/         OPC_RecordChild1, // #3 = $lane
/*38399*/         OPC_MoveChild, 1,
/*38401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38404*/         OPC_MoveParent,
/*38405*/         OPC_MoveParent,
/*38406*/         OPC_MoveParent,
/*38407*/         OPC_CheckType, MVT::v4i32,
/*38409*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38411*/         OPC_EmitConvertToTarget, 3,
/*38413*/         OPC_EmitInteger, MVT::i32, 14, 
/*38416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*38432*/       /*Scope*/ 44, /*->38477*/
/*38433*/         OPC_CheckChild0Type, MVT::v2i32,
/*38435*/         OPC_MoveChild, 1,
/*38437*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38440*/         OPC_RecordChild0, // #2 = $Vm
/*38441*/         OPC_CheckChild0Type, MVT::v2i32,
/*38443*/         OPC_RecordChild1, // #3 = $lane
/*38444*/         OPC_MoveChild, 1,
/*38446*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38449*/         OPC_MoveParent,
/*38450*/         OPC_MoveParent,
/*38451*/         OPC_MoveParent,
/*38452*/         OPC_CheckType, MVT::v2i64,
/*38454*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38456*/         OPC_EmitConvertToTarget, 3,
/*38458*/         OPC_EmitInteger, MVT::i32, 14, 
/*38461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*38477*/       0, /*End of Scope*/
/*38478*/     0, // EndSwitchOpcode
/*38479*/   /*Scope*/ 59|128,2/*315*/, /*->38796*/
/*38481*/     OPC_MoveChild, 0,
/*38483*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ARMISD::VMOVIMM),// ->38579
/*38487*/       OPC_MoveChild, 0,
/*38489*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*38492*/       OPC_MoveParent,
/*38493*/       OPC_CheckPredicate, 101, // Predicate_NEONimmAllZerosV
/*38495*/       OPC_MoveParent,
/*38496*/       OPC_RecordChild1, // #0 = $Vm
/*38497*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->38538
/*38500*/         OPC_Scope, 18, /*->38520*/ // 2 children in Scope
/*38502*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38504*/           OPC_EmitInteger, MVT::i32, 14, 
/*38507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38510*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*38520*/         /*Scope*/ 16, /*->38537*/
/*38521*/           OPC_EmitInteger, MVT::i32, 14, 
/*38524*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38527*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*38537*/         0, /*End of Scope*/
/*38538*/       /*SwitchType*/ 38,  MVT::v4i32,// ->38578
/*38540*/         OPC_Scope, 18, /*->38560*/ // 2 children in Scope
/*38542*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38544*/           OPC_EmitInteger, MVT::i32, 14, 
/*38547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38550*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*38560*/         /*Scope*/ 16, /*->38577*/
/*38561*/           OPC_EmitInteger, MVT::i32, 14, 
/*38564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38567*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*38577*/         0, /*End of Scope*/
/*38578*/       0, // EndSwitchType
/*38579*/     /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38687
/*38582*/       OPC_RecordChild0, // #0 = $Vn
/*38583*/       OPC_Scope, 33, /*->38618*/ // 3 children in Scope
/*38585*/         OPC_CheckChild0Type, MVT::v8i8,
/*38587*/         OPC_MoveParent,
/*38588*/         OPC_MoveChild, 1,
/*38590*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38593*/         OPC_RecordChild0, // #1 = $Vm
/*38594*/         OPC_CheckChild0Type, MVT::v8i8,
/*38596*/         OPC_MoveParent,
/*38597*/         OPC_CheckType, MVT::v8i16,
/*38599*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38601*/         OPC_EmitInteger, MVT::i32, 14, 
/*38604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38618*/       /*Scope*/ 33, /*->38652*/
/*38619*/         OPC_CheckChild0Type, MVT::v4i16,
/*38621*/         OPC_MoveParent,
/*38622*/         OPC_MoveChild, 1,
/*38624*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38627*/         OPC_RecordChild0, // #1 = $Vm
/*38628*/         OPC_CheckChild0Type, MVT::v4i16,
/*38630*/         OPC_MoveParent,
/*38631*/         OPC_CheckType, MVT::v4i32,
/*38633*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38635*/         OPC_EmitInteger, MVT::i32, 14, 
/*38638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38641*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38652*/       /*Scope*/ 33, /*->38686*/
/*38653*/         OPC_CheckChild0Type, MVT::v2i32,
/*38655*/         OPC_MoveParent,
/*38656*/         OPC_MoveChild, 1,
/*38658*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38661*/         OPC_RecordChild0, // #1 = $Vm
/*38662*/         OPC_CheckChild0Type, MVT::v2i32,
/*38664*/         OPC_MoveParent,
/*38665*/         OPC_CheckType, MVT::v2i64,
/*38667*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38669*/         OPC_EmitInteger, MVT::i32, 14, 
/*38672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38686*/       0, /*End of Scope*/
/*38687*/     /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->38795
/*38690*/       OPC_RecordChild0, // #0 = $Vn
/*38691*/       OPC_Scope, 33, /*->38726*/ // 3 children in Scope
/*38693*/         OPC_CheckChild0Type, MVT::v8i8,
/*38695*/         OPC_MoveParent,
/*38696*/         OPC_MoveChild, 1,
/*38698*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38701*/         OPC_RecordChild0, // #1 = $Vm
/*38702*/         OPC_CheckChild0Type, MVT::v8i8,
/*38704*/         OPC_MoveParent,
/*38705*/         OPC_CheckType, MVT::v8i16,
/*38707*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38709*/         OPC_EmitInteger, MVT::i32, 14, 
/*38712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38715*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38726*/       /*Scope*/ 33, /*->38760*/
/*38727*/         OPC_CheckChild0Type, MVT::v4i16,
/*38729*/         OPC_MoveParent,
/*38730*/         OPC_MoveChild, 1,
/*38732*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38735*/         OPC_RecordChild0, // #1 = $Vm
/*38736*/         OPC_CheckChild0Type, MVT::v4i16,
/*38738*/         OPC_MoveParent,
/*38739*/         OPC_CheckType, MVT::v4i32,
/*38741*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38743*/         OPC_EmitInteger, MVT::i32, 14, 
/*38746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38760*/       /*Scope*/ 33, /*->38794*/
/*38761*/         OPC_CheckChild0Type, MVT::v2i32,
/*38763*/         OPC_MoveParent,
/*38764*/         OPC_MoveChild, 1,
/*38766*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38769*/         OPC_RecordChild0, // #1 = $Vm
/*38770*/         OPC_CheckChild0Type, MVT::v2i32,
/*38772*/         OPC_MoveParent,
/*38773*/         OPC_CheckType, MVT::v2i64,
/*38775*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38777*/         OPC_EmitInteger, MVT::i32, 14, 
/*38780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38794*/       0, /*End of Scope*/
/*38795*/     0, // EndSwitchOpcode
/*38796*/   /*Scope*/ 19|128,5/*659*/, /*->39457*/
/*38798*/     OPC_RecordChild0, // #0 = $src1
/*38799*/     OPC_Scope, 97|128,3/*481*/, /*->39283*/ // 2 children in Scope
/*38802*/       OPC_MoveChild, 1,
/*38804*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->38946
/*38809*/         OPC_RecordChild0, // #1 = $Vn
/*38810*/         OPC_RecordChild1, // #2 = $Vm
/*38811*/         OPC_MoveParent,
/*38812*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->38835
/*38815*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38817*/           OPC_EmitInteger, MVT::i32, 14, 
/*38820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38823*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38835*/         /*SwitchType*/ 20,  MVT::v4i16,// ->38857
/*38837*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38839*/           OPC_EmitInteger, MVT::i32, 14, 
/*38842*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38845*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38857*/         /*SwitchType*/ 20,  MVT::v2i32,// ->38879
/*38859*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38861*/           OPC_EmitInteger, MVT::i32, 14, 
/*38864*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38867*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38879*/         /*SwitchType*/ 20,  MVT::v16i8,// ->38901
/*38881*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38883*/           OPC_EmitInteger, MVT::i32, 14, 
/*38886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38889*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*38901*/         /*SwitchType*/ 20,  MVT::v8i16,// ->38923
/*38903*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38905*/           OPC_EmitInteger, MVT::i32, 14, 
/*38908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*38923*/         /*SwitchType*/ 20,  MVT::v4i32,// ->38945
/*38925*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38927*/           OPC_EmitInteger, MVT::i32, 14, 
/*38930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38933*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*38945*/         0, // EndSwitchType
/*38946*/       /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->39033
/*38949*/         OPC_RecordChild0, // #1 = $Vn
/*38950*/         OPC_Scope, 26, /*->38978*/ // 3 children in Scope
/*38952*/           OPC_CheckChild0Type, MVT::v8i8,
/*38954*/           OPC_RecordChild1, // #2 = $Vm
/*38955*/           OPC_MoveParent,
/*38956*/           OPC_CheckType, MVT::v8i16,
/*38958*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38960*/           OPC_EmitInteger, MVT::i32, 14, 
/*38963*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38966*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38978*/         /*Scope*/ 26, /*->39005*/
/*38979*/           OPC_CheckChild0Type, MVT::v4i16,
/*38981*/           OPC_RecordChild1, // #2 = $Vm
/*38982*/           OPC_MoveParent,
/*38983*/           OPC_CheckType, MVT::v4i32,
/*38985*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38987*/           OPC_EmitInteger, MVT::i32, 14, 
/*38990*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38993*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39005*/         /*Scope*/ 26, /*->39032*/
/*39006*/           OPC_CheckChild0Type, MVT::v2i32,
/*39008*/           OPC_RecordChild1, // #2 = $Vm
/*39009*/           OPC_MoveParent,
/*39010*/           OPC_CheckType, MVT::v2i64,
/*39012*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39014*/           OPC_EmitInteger, MVT::i32, 14, 
/*39017*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39020*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39032*/         0, /*End of Scope*/
/*39033*/       /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->39120
/*39036*/         OPC_RecordChild0, // #1 = $Vn
/*39037*/         OPC_Scope, 26, /*->39065*/ // 3 children in Scope
/*39039*/           OPC_CheckChild0Type, MVT::v8i8,
/*39041*/           OPC_RecordChild1, // #2 = $Vm
/*39042*/           OPC_MoveParent,
/*39043*/           OPC_CheckType, MVT::v8i16,
/*39045*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39047*/           OPC_EmitInteger, MVT::i32, 14, 
/*39050*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39053*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39065*/         /*Scope*/ 26, /*->39092*/
/*39066*/           OPC_CheckChild0Type, MVT::v4i16,
/*39068*/           OPC_RecordChild1, // #2 = $Vm
/*39069*/           OPC_MoveParent,
/*39070*/           OPC_CheckType, MVT::v4i32,
/*39072*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39074*/           OPC_EmitInteger, MVT::i32, 14, 
/*39077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39080*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39092*/         /*Scope*/ 26, /*->39119*/
/*39093*/           OPC_CheckChild0Type, MVT::v2i32,
/*39095*/           OPC_RecordChild1, // #2 = $Vm
/*39096*/           OPC_MoveParent,
/*39097*/           OPC_CheckType, MVT::v2i64,
/*39099*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39101*/           OPC_EmitInteger, MVT::i32, 14, 
/*39104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39107*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39119*/         0, /*End of Scope*/
/*39120*/       /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->39201
/*39123*/         OPC_RecordChild0, // #1 = $Vm
/*39124*/         OPC_Scope, 24, /*->39150*/ // 3 children in Scope
/*39126*/           OPC_CheckChild0Type, MVT::v8i8,
/*39128*/           OPC_MoveParent,
/*39129*/           OPC_CheckType, MVT::v8i16,
/*39131*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39133*/           OPC_EmitInteger, MVT::i32, 14, 
/*39136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39139*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*39150*/         /*Scope*/ 24, /*->39175*/
/*39151*/           OPC_CheckChild0Type, MVT::v4i16,
/*39153*/           OPC_MoveParent,
/*39154*/           OPC_CheckType, MVT::v4i32,
/*39156*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39158*/           OPC_EmitInteger, MVT::i32, 14, 
/*39161*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39164*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*39175*/         /*Scope*/ 24, /*->39200*/
/*39176*/           OPC_CheckChild0Type, MVT::v2i32,
/*39178*/           OPC_MoveParent,
/*39179*/           OPC_CheckType, MVT::v2i64,
/*39181*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39183*/           OPC_EmitInteger, MVT::i32, 14, 
/*39186*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39189*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*39200*/         0, /*End of Scope*/
/*39201*/       /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->39282
/*39204*/         OPC_RecordChild0, // #1 = $Vm
/*39205*/         OPC_Scope, 24, /*->39231*/ // 3 children in Scope
/*39207*/           OPC_CheckChild0Type, MVT::v8i8,
/*39209*/           OPC_MoveParent,
/*39210*/           OPC_CheckType, MVT::v8i16,
/*39212*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39214*/           OPC_EmitInteger, MVT::i32, 14, 
/*39217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*39231*/         /*Scope*/ 24, /*->39256*/
/*39232*/           OPC_CheckChild0Type, MVT::v4i16,
/*39234*/           OPC_MoveParent,
/*39235*/           OPC_CheckType, MVT::v4i32,
/*39237*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39239*/           OPC_EmitInteger, MVT::i32, 14, 
/*39242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*39256*/         /*Scope*/ 24, /*->39281*/
/*39257*/           OPC_CheckChild0Type, MVT::v2i32,
/*39259*/           OPC_MoveParent,
/*39260*/           OPC_CheckType, MVT::v2i64,
/*39262*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39264*/           OPC_EmitInteger, MVT::i32, 14, 
/*39267*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39270*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*39281*/         0, /*End of Scope*/
/*39282*/       0, // EndSwitchOpcode
/*39283*/     /*Scope*/ 43|128,1/*171*/, /*->39456*/
/*39285*/       OPC_RecordChild1, // #1 = $Vm
/*39286*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->39308
/*39289*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39291*/         OPC_EmitInteger, MVT::i32, 14, 
/*39294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39308*/       /*SwitchType*/ 19,  MVT::v4i16,// ->39329
/*39310*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39312*/         OPC_EmitInteger, MVT::i32, 14, 
/*39315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39329*/       /*SwitchType*/ 19,  MVT::v2i32,// ->39350
/*39331*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39333*/         OPC_EmitInteger, MVT::i32, 14, 
/*39336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39350*/       /*SwitchType*/ 19,  MVT::v16i8,// ->39371
/*39352*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39354*/         OPC_EmitInteger, MVT::i32, 14, 
/*39357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39360*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*39371*/       /*SwitchType*/ 19,  MVT::v8i16,// ->39392
/*39373*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39375*/         OPC_EmitInteger, MVT::i32, 14, 
/*39378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39381*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*39392*/       /*SwitchType*/ 19,  MVT::v4i32,// ->39413
/*39394*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39396*/         OPC_EmitInteger, MVT::i32, 14, 
/*39399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*39413*/       /*SwitchType*/ 19,  MVT::v1i64,// ->39434
/*39415*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39417*/         OPC_EmitInteger, MVT::i32, 14, 
/*39420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*39434*/       /*SwitchType*/ 19,  MVT::v2i64,// ->39455
/*39436*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39438*/         OPC_EmitInteger, MVT::i32, 14, 
/*39441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*39455*/       0, // EndSwitchType
/*39456*/     0, /*End of Scope*/
/*39457*/   0, /*End of Scope*/
/*39458*/ /*SwitchOpcode*/ 90|128,3/*474*/,  TARGET_VAL(ARMISD::ADDC),// ->39936
/*39462*/   OPC_RecordChild0, // #0 = $Rn
/*39463*/   OPC_RecordChild1, // #1 = $shift
/*39464*/   OPC_Scope, 27|128,1/*155*/, /*->39622*/ // 3 children in Scope
/*39467*/     OPC_CheckType, MVT::i32,
/*39469*/     OPC_Scope, 75, /*->39546*/ // 4 children in Scope
/*39471*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39473*/       OPC_Scope, 23, /*->39498*/ // 3 children in Scope
/*39475*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39478*/         OPC_EmitInteger, MVT::i32, 14, 
/*39481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39498*/       /*Scope*/ 23, /*->39522*/
/*39499*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39502*/         OPC_EmitInteger, MVT::i32, 14, 
/*39505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39522*/       /*Scope*/ 22, /*->39545*/
/*39523*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39526*/         OPC_EmitInteger, MVT::i32, 14, 
/*39529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39545*/       0, /*End of Scope*/
/*39546*/     /*Scope*/ 24, /*->39571*/
/*39547*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39549*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39552*/       OPC_EmitInteger, MVT::i32, 14, 
/*39555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39571*/     /*Scope*/ 24, /*->39596*/
/*39572*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39574*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39577*/       OPC_EmitInteger, MVT::i32, 14, 
/*39580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39596*/     /*Scope*/ 24, /*->39621*/
/*39597*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39599*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39602*/       OPC_EmitInteger, MVT::i32, 14, 
/*39605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39621*/     0, /*End of Scope*/
/*39622*/   /*Scope*/ 120|128,1/*248*/, /*->39872*/
/*39624*/     OPC_MoveChild, 1,
/*39626*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39629*/     OPC_Scope, 30, /*->39661*/ // 6 children in Scope
/*39631*/       OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*39633*/       OPC_MoveParent,
/*39634*/       OPC_CheckType, MVT::i32,
/*39636*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39638*/       OPC_EmitConvertToTarget, 1,
/*39640*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*39643*/       OPC_EmitInteger, MVT::i32, 14, 
/*39646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*39661*/     /*Scope*/ 27, /*->39689*/
/*39662*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*39664*/       OPC_MoveParent,
/*39665*/       OPC_CheckType, MVT::i32,
/*39667*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39669*/       OPC_EmitConvertToTarget, 1,
/*39671*/       OPC_EmitInteger, MVT::i32, 14, 
/*39674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39689*/     /*Scope*/ 30, /*->39720*/
/*39690*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*39692*/       OPC_MoveParent,
/*39693*/       OPC_CheckType, MVT::i32,
/*39695*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39697*/       OPC_EmitConvertToTarget, 1,
/*39699*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*39702*/       OPC_EmitInteger, MVT::i32, 14, 
/*39705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*39720*/     /*Scope*/ 27, /*->39748*/
/*39721*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39723*/       OPC_MoveParent,
/*39724*/       OPC_CheckType, MVT::i32,
/*39726*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39728*/       OPC_EmitConvertToTarget, 1,
/*39730*/       OPC_EmitInteger, MVT::i32, 14, 
/*39733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39748*/     /*Scope*/ 30, /*->39779*/
/*39749*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*39751*/       OPC_MoveParent,
/*39752*/       OPC_CheckType, MVT::i32,
/*39754*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39756*/       OPC_EmitConvertToTarget, 1,
/*39758*/       OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*39761*/       OPC_EmitInteger, MVT::i32, 14, 
/*39764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*39779*/     /*Scope*/ 91, /*->39871*/
/*39780*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*39782*/       OPC_MoveParent,
/*39783*/       OPC_CheckType, MVT::i32,
/*39785*/       OPC_Scope, 41, /*->39828*/ // 2 children in Scope
/*39787*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*39789*/         OPC_EmitConvertToTarget, 1,
/*39791*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*39794*/         OPC_EmitInteger, MVT::i32, 14, 
/*39797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39800*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*39810*/         OPC_EmitInteger, MVT::i32, 14, 
/*39813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*39828*/       /*Scope*/ 41, /*->39870*/
/*39829*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39831*/         OPC_EmitConvertToTarget, 1,
/*39833*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*39836*/         OPC_EmitInteger, MVT::i32, 14, 
/*39839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39842*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*39852*/         OPC_EmitInteger, MVT::i32, 14, 
/*39855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39858*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*39870*/       0, /*End of Scope*/
/*39871*/     0, /*End of Scope*/
/*39872*/   /*Scope*/ 62, /*->39935*/
/*39873*/     OPC_CheckType, MVT::i32,
/*39875*/     OPC_Scope, 20, /*->39897*/ // 2 children in Scope
/*39877*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39879*/       OPC_EmitInteger, MVT::i32, 14, 
/*39882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39897*/     /*Scope*/ 36, /*->39934*/
/*39898*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39900*/       OPC_EmitInteger, MVT::i32, 14, 
/*39903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39906*/       OPC_Scope, 12, /*->39920*/ // 2 children in Scope
/*39908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39920*/       /*Scope*/ 12, /*->39933*/
/*39921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39933*/       0, /*End of Scope*/
/*39934*/     0, /*End of Scope*/
/*39935*/   0, /*End of Scope*/
/*39936*/ /*SwitchOpcode*/ 91|128,2/*347*/,  TARGET_VAL(ARMISD::SUBC),// ->40287
/*39940*/   OPC_RecordChild0, // #0 = $Rn
/*39941*/   OPC_Scope, 64|128,1/*192*/, /*->40136*/ // 5 children in Scope
/*39944*/     OPC_RecordChild1, // #1 = $shift
/*39945*/     OPC_Scope, 26|128,1/*154*/, /*->40102*/ // 2 children in Scope
/*39948*/       OPC_CheckType, MVT::i32,
/*39950*/       OPC_Scope, 98, /*->40050*/ // 2 children in Scope
/*39952*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39954*/         OPC_Scope, 23, /*->39979*/ // 4 children in Scope
/*39956*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39959*/           OPC_EmitInteger, MVT::i32, 14, 
/*39962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39965*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39979*/         /*Scope*/ 23, /*->40003*/
/*39980*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39983*/           OPC_EmitInteger, MVT::i32, 14, 
/*39986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39989*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40003*/         /*Scope*/ 22, /*->40026*/
/*40004*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*40007*/           OPC_EmitInteger, MVT::i32, 14, 
/*40010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40013*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40026*/         /*Scope*/ 22, /*->40049*/
/*40027*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*40030*/           OPC_EmitInteger, MVT::i32, 14, 
/*40033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40036*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40049*/         0, /*End of Scope*/
/*40050*/       /*Scope*/ 50, /*->40101*/
/*40051*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40053*/         OPC_Scope, 22, /*->40077*/ // 2 children in Scope
/*40055*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40058*/           OPC_EmitInteger, MVT::i32, 14, 
/*40061*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40064*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40077*/         /*Scope*/ 22, /*->40100*/
/*40078*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40081*/           OPC_EmitInteger, MVT::i32, 14, 
/*40084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40087*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40100*/         0, /*End of Scope*/
/*40101*/       0, /*End of Scope*/
/*40102*/     /*Scope*/ 32, /*->40135*/
/*40103*/       OPC_MoveChild, 1,
/*40105*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40108*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*40110*/       OPC_MoveParent,
/*40111*/       OPC_CheckType, MVT::i32,
/*40113*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40115*/       OPC_EmitConvertToTarget, 1,
/*40117*/       OPC_EmitInteger, MVT::i32, 14, 
/*40120*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40123*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40135*/     0, /*End of Scope*/
/*40136*/   /*Scope*/ 33, /*->40170*/
/*40137*/     OPC_MoveChild, 0,
/*40139*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40142*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*40144*/     OPC_MoveParent,
/*40145*/     OPC_RecordChild1, // #1 = $Rn
/*40146*/     OPC_CheckType, MVT::i32,
/*40148*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40150*/     OPC_EmitConvertToTarget, 0,
/*40152*/     OPC_EmitInteger, MVT::i32, 14, 
/*40155*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40158*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40170*/   /*Scope*/ 33, /*->40204*/
/*40171*/     OPC_RecordChild1, // #1 = $imm
/*40172*/     OPC_MoveChild, 1,
/*40174*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40177*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*40179*/     OPC_MoveParent,
/*40180*/     OPC_CheckType, MVT::i32,
/*40182*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40184*/     OPC_EmitConvertToTarget, 1,
/*40186*/     OPC_EmitInteger, MVT::i32, 14, 
/*40189*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40192*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*40204*/   /*Scope*/ 33, /*->40238*/
/*40205*/     OPC_MoveChild, 0,
/*40207*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40210*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*40212*/     OPC_MoveParent,
/*40213*/     OPC_RecordChild1, // #1 = $Rn
/*40214*/     OPC_CheckType, MVT::i32,
/*40216*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40218*/     OPC_EmitConvertToTarget, 0,
/*40220*/     OPC_EmitInteger, MVT::i32, 14, 
/*40223*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*40238*/   /*Scope*/ 47, /*->40286*/
/*40239*/     OPC_RecordChild1, // #1 = $Rm
/*40240*/     OPC_CheckType, MVT::i32,
/*40242*/     OPC_Scope, 20, /*->40264*/ // 2 children in Scope
/*40244*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40246*/       OPC_EmitInteger, MVT::i32, 14, 
/*40249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40264*/     /*Scope*/ 20, /*->40285*/
/*40265*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40267*/       OPC_EmitInteger, MVT::i32, 14, 
/*40270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40285*/     0, /*End of Scope*/
/*40286*/   0, /*End of Scope*/
/*40287*/ /*SwitchOpcode*/ 91|128,3/*475*/,  TARGET_VAL(ARMISD::ADDE),// ->40766
/*40291*/   OPC_RecordChild0, // #0 = $Rn
/*40292*/   OPC_RecordChild1, // #1 = $shift
/*40293*/   OPC_Scope, 103, /*->40398*/ // 3 children in Scope
/*40295*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*40296*/     OPC_CheckType, MVT::i32,
/*40298*/     OPC_Scope, 65, /*->40365*/ // 2 children in Scope
/*40300*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40302*/       OPC_Scope, 30, /*->40334*/ // 2 children in Scope
/*40304*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*40307*/         OPC_EmitInteger, MVT::i32, 14, 
/*40310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40316*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                  // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                  // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*40334*/       /*Scope*/ 29, /*->40364*/
/*40335*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*40338*/         OPC_EmitInteger, MVT::i32, 14, 
/*40341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40347*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                  // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40364*/       0, /*End of Scope*/
/*40365*/     /*Scope*/ 31, /*->40397*/
/*40366*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40368*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*40371*/       OPC_EmitInteger, MVT::i32, 14, 
/*40374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40380*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40397*/     0, /*End of Scope*/
/*40398*/   /*Scope*/ 47|128,2/*303*/, /*->40703*/
/*40400*/     OPC_MoveChild, 1,
/*40402*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40405*/     OPC_Scope, 38, /*->40445*/ // 6 children in Scope
/*40407*/       OPC_CheckPredicate, 102, // Predicate_imm0_255_not
/*40409*/       OPC_MoveParent,
/*40410*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40411*/       OPC_CheckType, MVT::i32,
/*40413*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40415*/       OPC_EmitConvertToTarget, 1,
/*40417*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*40420*/       OPC_EmitInteger, MVT::i32, 14, 
/*40423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40429*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*40445*/     /*Scope*/ 35, /*->40481*/
/*40446*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*40448*/       OPC_MoveParent,
/*40449*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40450*/       OPC_CheckType, MVT::i32,
/*40452*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40454*/       OPC_EmitConvertToTarget, 1,
/*40456*/       OPC_EmitInteger, MVT::i32, 14, 
/*40459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40465*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40481*/     /*Scope*/ 38, /*->40520*/
/*40482*/       OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*40484*/       OPC_MoveParent,
/*40485*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40486*/       OPC_CheckType, MVT::i32,
/*40488*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40490*/       OPC_EmitConvertToTarget, 1,
/*40492*/       OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*40495*/       OPC_EmitInteger, MVT::i32, 14, 
/*40498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40504*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*40520*/     /*Scope*/ 35, /*->40556*/
/*40521*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*40523*/       OPC_MoveParent,
/*40524*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40525*/       OPC_CheckType, MVT::i32,
/*40527*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40529*/       OPC_EmitConvertToTarget, 1,
/*40531*/       OPC_EmitInteger, MVT::i32, 14, 
/*40534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40540*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40543*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*40556*/     /*Scope*/ 38, /*->40595*/
/*40557*/       OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*40559*/       OPC_MoveParent,
/*40560*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40561*/       OPC_CheckType, MVT::i32,
/*40563*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40565*/       OPC_EmitConvertToTarget, 1,
/*40567*/       OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*40570*/       OPC_EmitInteger, MVT::i32, 14, 
/*40573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40579*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*40595*/     /*Scope*/ 106, /*->40702*/
/*40596*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*40598*/       OPC_MoveParent,
/*40599*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40600*/       OPC_CheckType, MVT::i32,
/*40602*/       OPC_Scope, 48, /*->40652*/ // 2 children in Scope
/*40604*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40606*/         OPC_EmitConvertToTarget, 1,
/*40608*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*40611*/         OPC_EmitInteger, MVT::i32, 14, 
/*40614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40617*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*40627*/         OPC_EmitInteger, MVT::i32, 14, 
/*40630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40636*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*40652*/       /*Scope*/ 48, /*->40701*/
/*40653*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40655*/         OPC_EmitConvertToTarget, 1,
/*40657*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*40660*/         OPC_EmitInteger, MVT::i32, 14, 
/*40663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40666*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*40676*/         OPC_EmitInteger, MVT::i32, 14, 
/*40679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40685*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*40701*/       0, /*End of Scope*/
/*40702*/     0, /*End of Scope*/
/*40703*/   /*Scope*/ 61, /*->40765*/
/*40704*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*40705*/     OPC_CheckType, MVT::i32,
/*40707*/     OPC_Scope, 27, /*->40736*/ // 2 children in Scope
/*40709*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40711*/       OPC_EmitInteger, MVT::i32, 14, 
/*40714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40720*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40736*/     /*Scope*/ 27, /*->40764*/
/*40737*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40739*/       OPC_EmitInteger, MVT::i32, 14, 
/*40742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40748*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40751*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40764*/     0, /*End of Scope*/
/*40765*/   0, /*End of Scope*/
/*40766*/ /*SwitchOpcode*/ 108|128,2/*364*/,  TARGET_VAL(ARMISD::SUBE),// ->41134
/*40770*/   OPC_RecordChild0, // #0 = $Rn
/*40771*/   OPC_Scope, 82|128,1/*210*/, /*->40984*/ // 3 children in Scope
/*40774*/     OPC_RecordChild1, // #1 = $shift
/*40775*/     OPC_Scope, 36|128,1/*164*/, /*->40942*/ // 2 children in Scope
/*40778*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40779*/       OPC_CheckType, MVT::i32,
/*40781*/       OPC_Scope, 126, /*->40909*/ // 2 children in Scope
/*40783*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40785*/         OPC_Scope, 30, /*->40817*/ // 4 children in Scope
/*40787*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*40790*/           OPC_EmitInteger, MVT::i32, 14, 
/*40793*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40796*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40799*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40802*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*40817*/         /*Scope*/ 30, /*->40848*/
/*40818*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*40821*/           OPC_EmitInteger, MVT::i32, 14, 
/*40824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40827*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40830*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40833*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                    // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40848*/         /*Scope*/ 29, /*->40878*/
/*40849*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*40852*/           OPC_EmitInteger, MVT::i32, 14, 
/*40855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40861*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40864*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40878*/         /*Scope*/ 29, /*->40908*/
/*40879*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*40882*/           OPC_EmitInteger, MVT::i32, 14, 
/*40885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40891*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40894*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                    // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40908*/         0, /*End of Scope*/
/*40909*/       /*Scope*/ 31, /*->40941*/
/*40910*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40912*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*40915*/         OPC_EmitInteger, MVT::i32, 14, 
/*40918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40924*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40927*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40941*/       0, /*End of Scope*/
/*40942*/     /*Scope*/ 40, /*->40983*/
/*40943*/       OPC_MoveChild, 1,
/*40945*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40948*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*40950*/       OPC_MoveParent,
/*40951*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40952*/       OPC_CheckType, MVT::i32,
/*40954*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40956*/       OPC_EmitConvertToTarget, 1,
/*40958*/       OPC_EmitInteger, MVT::i32, 14, 
/*40961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40967*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40983*/     0, /*End of Scope*/
/*40984*/   /*Scope*/ 41, /*->41026*/
/*40985*/     OPC_MoveChild, 0,
/*40987*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40990*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*40992*/     OPC_MoveParent,
/*40993*/     OPC_RecordChild1, // #1 = $Rn
/*40994*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*40995*/     OPC_CheckType, MVT::i32,
/*40997*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40999*/     OPC_EmitConvertToTarget, 0,
/*41001*/     OPC_EmitInteger, MVT::i32, 14, 
/*41004*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41007*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41010*/     OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41013*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
              // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41026*/   /*Scope*/ 106, /*->41133*/
/*41027*/     OPC_RecordChild1, // #1 = $imm
/*41028*/     OPC_Scope, 40, /*->41070*/ // 2 children in Scope
/*41030*/       OPC_MoveChild, 1,
/*41032*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41035*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*41037*/       OPC_MoveParent,
/*41038*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41039*/       OPC_CheckType, MVT::i32,
/*41041*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41043*/       OPC_EmitConvertToTarget, 1,
/*41045*/       OPC_EmitInteger, MVT::i32, 14, 
/*41048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41054*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41070*/     /*Scope*/ 61, /*->41132*/
/*41071*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41072*/       OPC_CheckType, MVT::i32,
/*41074*/       OPC_Scope, 27, /*->41103*/ // 2 children in Scope
/*41076*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41078*/         OPC_EmitInteger, MVT::i32, 14, 
/*41081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41087*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41103*/       /*Scope*/ 27, /*->41131*/
/*41104*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41106*/         OPC_EmitInteger, MVT::i32, 14, 
/*41109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41115*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41118*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*41131*/       0, /*End of Scope*/
/*41132*/     0, /*End of Scope*/
/*41133*/   0, /*End of Scope*/
/*41134*/ /*SwitchOpcode*/ 24|128,2/*280*/,  TARGET_VAL(ARMISD::CMP),// ->41418
/*41138*/   OPC_RecordChild0, // #0 = $Rn
/*41139*/   OPC_CheckChild0Type, MVT::i32,
/*41141*/   OPC_RecordChild1, // #1 = $shift
/*41142*/   OPC_Scope, 49, /*->41193*/ // 6 children in Scope
/*41144*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41146*/     OPC_Scope, 22, /*->41170*/ // 2 children in Scope
/*41148*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41151*/       OPC_EmitInteger, MVT::i32, 14, 
/*41154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*41170*/     /*Scope*/ 21, /*->41192*/
/*41171*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41174*/       OPC_EmitInteger, MVT::i32, 14, 
/*41177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41180*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41192*/     0, /*End of Scope*/
/*41193*/   /*Scope*/ 23, /*->41217*/
/*41194*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41196*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41199*/     OPC_EmitInteger, MVT::i32, 14, 
/*41202*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41205*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41217*/   /*Scope*/ 10|128,1/*138*/, /*->41357*/
/*41219*/     OPC_MoveChild, 1,
/*41221*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41224*/     OPC_Scope, 24, /*->41250*/ // 5 children in Scope
/*41226*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*41228*/       OPC_MoveParent,
/*41229*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41231*/       OPC_EmitConvertToTarget, 1,
/*41233*/       OPC_EmitInteger, MVT::i32, 14, 
/*41236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41250*/     /*Scope*/ 27, /*->41278*/
/*41251*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*41253*/       OPC_MoveParent,
/*41254*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41256*/       OPC_EmitConvertToTarget, 1,
/*41258*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41261*/       OPC_EmitInteger, MVT::i32, 14, 
/*41264*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41267*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*41278*/     /*Scope*/ 24, /*->41303*/
/*41279*/       OPC_CheckPredicate, 55, // Predicate_imm0_255
/*41281*/       OPC_MoveParent,
/*41282*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41284*/       OPC_EmitConvertToTarget, 1,
/*41286*/       OPC_EmitInteger, MVT::i32, 14, 
/*41289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41292*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*41303*/     /*Scope*/ 24, /*->41328*/
/*41304*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*41306*/       OPC_MoveParent,
/*41307*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41309*/       OPC_EmitConvertToTarget, 1,
/*41311*/       OPC_EmitInteger, MVT::i32, 14, 
/*41314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41328*/     /*Scope*/ 27, /*->41356*/
/*41329*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*41331*/       OPC_MoveParent,
/*41332*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41334*/       OPC_EmitConvertToTarget, 1,
/*41336*/       OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*41339*/       OPC_EmitInteger, MVT::i32, 14, 
/*41342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*41356*/     0, /*End of Scope*/
/*41357*/   /*Scope*/ 19, /*->41377*/
/*41358*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41360*/     OPC_EmitInteger, MVT::i32, 14, 
/*41363*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41366*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41377*/   /*Scope*/ 19, /*->41397*/
/*41378*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41380*/     OPC_EmitInteger, MVT::i32, 14, 
/*41383*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41386*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*41397*/   /*Scope*/ 19, /*->41417*/
/*41398*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41400*/     OPC_EmitInteger, MVT::i32, 14, 
/*41403*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41406*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41417*/   0, /*End of Scope*/
/*41418*/ /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::CMN),// ->41499
/*41421*/   OPC_RecordChild0, // #0 = $Rn
/*41422*/   OPC_CheckChild0Type, MVT::i32,
/*41424*/   OPC_Scope, 41, /*->41467*/ // 2 children in Scope
/*41426*/     OPC_MoveChild, 1,
/*41428*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*41431*/     OPC_MoveChild, 0,
/*41433*/     OPC_CheckInteger, 0, 
/*41435*/     OPC_MoveParent,
/*41436*/     OPC_RecordChild1, // #1 = $imm
/*41437*/     OPC_MoveChild, 1,
/*41439*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41442*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*41444*/     OPC_MoveParent,
/*41445*/     OPC_MoveParent,
/*41446*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41448*/     OPC_EmitConvertToTarget, 1,
/*41450*/     OPC_EmitInteger, MVT::i32, 14, 
/*41453*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41456*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41467*/   /*Scope*/ 30, /*->41498*/
/*41468*/     OPC_RecordChild1, // #1 = $imm
/*41469*/     OPC_MoveChild, 1,
/*41471*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41474*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*41476*/     OPC_MoveParent,
/*41477*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41479*/     OPC_EmitConvertToTarget, 1,
/*41481*/     OPC_EmitInteger, MVT::i32, 14, 
/*41484*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41487*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
              // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41498*/   0, /*End of Scope*/
/*41499*/ /*SwitchOpcode*/ 64|128,1/*192*/,  TARGET_VAL(ISD::SHL),// ->41695
/*41503*/   OPC_Scope, 58, /*->41563*/ // 2 children in Scope
/*41505*/     OPC_RecordNode, // #0 = $src
/*41506*/     OPC_CheckType, MVT::i32,
/*41508*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41510*/     OPC_Scope, 25, /*->41537*/ // 2 children in Scope
/*41512*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*41515*/       OPC_EmitInteger, MVT::i32, 14, 
/*41518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*41537*/     /*Scope*/ 24, /*->41562*/
/*41538*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*41541*/       OPC_EmitInteger, MVT::i32, 14, 
/*41544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*41562*/     0, /*End of Scope*/
/*41563*/   /*Scope*/ 1|128,1/*129*/, /*->41694*/
/*41565*/     OPC_RecordChild0, // #0 = $Rm
/*41566*/     OPC_RecordChild1, // #1 = $imm
/*41567*/     OPC_Scope, 69, /*->41638*/ // 2 children in Scope
/*41569*/       OPC_MoveChild, 1,
/*41571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41574*/       OPC_CheckType, MVT::i32,
/*41576*/       OPC_Scope, 30, /*->41608*/ // 2 children in Scope
/*41578*/         OPC_CheckPredicate, 56, // Predicate_imm0_31
/*41580*/         OPC_MoveParent,
/*41581*/         OPC_CheckType, MVT::i32,
/*41583*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41585*/         OPC_EmitConvertToTarget, 1,
/*41587*/         OPC_EmitInteger, MVT::i32, 14, 
/*41590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*41608*/       /*Scope*/ 28, /*->41637*/
/*41609*/         OPC_MoveParent,
/*41610*/         OPC_CheckType, MVT::i32,
/*41612*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41614*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*41617*/         OPC_EmitConvertToTarget, 1,
/*41619*/         OPC_EmitInteger, MVT::i32, 14, 
/*41622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*41637*/       0, /*End of Scope*/
/*41638*/     /*Scope*/ 54, /*->41693*/
/*41639*/       OPC_CheckChild1Type, MVT::i32,
/*41641*/       OPC_CheckType, MVT::i32,
/*41643*/       OPC_Scope, 23, /*->41668*/ // 2 children in Scope
/*41645*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41647*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*41650*/         OPC_EmitInteger, MVT::i32, 14, 
/*41653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*41668*/       /*Scope*/ 23, /*->41692*/
/*41669*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41671*/         OPC_EmitInteger, MVT::i32, 14, 
/*41674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*41692*/       0, /*End of Scope*/
/*41693*/     0, /*End of Scope*/
/*41694*/   0, /*End of Scope*/
/*41695*/ /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_VAL(ISD::SRL),// ->41894
/*41699*/   OPC_Scope, 58, /*->41759*/ // 2 children in Scope
/*41701*/     OPC_RecordNode, // #0 = $src
/*41702*/     OPC_CheckType, MVT::i32,
/*41704*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41706*/     OPC_Scope, 25, /*->41733*/ // 2 children in Scope
/*41708*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*41711*/       OPC_EmitInteger, MVT::i32, 14, 
/*41714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*41733*/     /*Scope*/ 24, /*->41758*/
/*41734*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*41737*/       OPC_EmitInteger, MVT::i32, 14, 
/*41740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*41758*/     0, /*End of Scope*/
/*41759*/   /*Scope*/ 4|128,1/*132*/, /*->41893*/
/*41761*/     OPC_RecordChild0, // #0 = $Rm
/*41762*/     OPC_RecordChild1, // #1 = $imm5
/*41763*/     OPC_Scope, 72, /*->41837*/ // 2 children in Scope
/*41765*/       OPC_MoveChild, 1,
/*41767*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41770*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*41772*/       OPC_CheckType, MVT::i32,
/*41774*/       OPC_MoveParent,
/*41775*/       OPC_CheckType, MVT::i32,
/*41777*/       OPC_Scope, 28, /*->41807*/ // 2 children in Scope
/*41779*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41781*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*41784*/         OPC_EmitConvertToTarget, 1,
/*41786*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*41789*/         OPC_EmitInteger, MVT::i32, 14, 
/*41792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*41807*/       /*Scope*/ 28, /*->41836*/
/*41808*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41810*/         OPC_EmitConvertToTarget, 1,
/*41812*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*41815*/         OPC_EmitInteger, MVT::i32, 14, 
/*41818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41824*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*41836*/       0, /*End of Scope*/
/*41837*/     /*Scope*/ 54, /*->41892*/
/*41838*/       OPC_CheckChild1Type, MVT::i32,
/*41840*/       OPC_CheckType, MVT::i32,
/*41842*/       OPC_Scope, 23, /*->41867*/ // 2 children in Scope
/*41844*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41846*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*41849*/         OPC_EmitInteger, MVT::i32, 14, 
/*41852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*41867*/       /*Scope*/ 23, /*->41891*/
/*41868*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41870*/         OPC_EmitInteger, MVT::i32, 14, 
/*41873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*41891*/       0, /*End of Scope*/
/*41892*/     0, /*End of Scope*/
/*41893*/   0, /*End of Scope*/
/*41894*/ /*SwitchOpcode*/ 17|128,95/*12177*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->54075
/*41898*/   OPC_MoveChild, 0,
/*41900*/   OPC_Scope, 66, /*->41968*/ // 107 children in Scope
/*41902*/     OPC_CheckInteger, 28|128,2/*284*/, 
/*41905*/     OPC_MoveParent,
/*41906*/     OPC_RecordChild1, // #0 = $a
/*41907*/     OPC_RecordChild2, // #1 = $pos
/*41908*/     OPC_MoveChild, 2,
/*41910*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41913*/     OPC_MoveParent,
/*41914*/     OPC_Scope, 25, /*->41941*/ // 2 children in Scope
/*41916*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*41918*/       OPC_EmitConvertToTarget, 1,
/*41920*/       OPC_EmitInteger, MVT::i32, 0, 
/*41923*/       OPC_EmitInteger, MVT::i32, 14, 
/*41926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 284:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*41941*/     /*Scope*/ 25, /*->41967*/
/*41942*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41944*/       OPC_EmitConvertToTarget, 1,
/*41946*/       OPC_EmitInteger, MVT::i32, 0, 
/*41949*/       OPC_EmitInteger, MVT::i32, 14, 
/*41952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 284:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*41967*/     0, /*End of Scope*/
/*41968*/   /*Scope*/ 66, /*->42035*/
/*41969*/     OPC_CheckInteger, 32|128,2/*288*/, 
/*41972*/     OPC_MoveParent,
/*41973*/     OPC_RecordChild1, // #0 = $a
/*41974*/     OPC_RecordChild2, // #1 = $pos
/*41975*/     OPC_MoveChild, 2,
/*41977*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41980*/     OPC_MoveParent,
/*41981*/     OPC_Scope, 25, /*->42008*/ // 2 children in Scope
/*41983*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*41985*/       OPC_EmitConvertToTarget, 1,
/*41987*/       OPC_EmitInteger, MVT::i32, 0, 
/*41990*/       OPC_EmitInteger, MVT::i32, 14, 
/*41993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 288:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*42008*/     /*Scope*/ 25, /*->42034*/
/*42009*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42011*/       OPC_EmitConvertToTarget, 1,
/*42013*/       OPC_EmitInteger, MVT::i32, 0, 
/*42016*/       OPC_EmitInteger, MVT::i32, 14, 
/*42019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 288:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*42034*/     0, /*End of Scope*/
/*42035*/   /*Scope*/ 48, /*->42084*/
/*42036*/     OPC_CheckInteger, 24|128,2/*280*/, 
/*42039*/     OPC_MoveParent,
/*42040*/     OPC_RecordChild1, // #0 = $Rm
/*42041*/     OPC_RecordChild2, // #1 = $Rn
/*42042*/     OPC_Scope, 19, /*->42063*/ // 2 children in Scope
/*42044*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42046*/       OPC_EmitInteger, MVT::i32, 14, 
/*42049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 280:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*42063*/     /*Scope*/ 19, /*->42083*/
/*42064*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*42066*/       OPC_EmitInteger, MVT::i32, 14, 
/*42069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 280:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*42083*/     0, /*End of Scope*/
/*42084*/   /*Scope*/ 48, /*->42133*/
/*42085*/     OPC_CheckInteger, 25|128,2/*281*/, 
/*42088*/     OPC_MoveParent,
/*42089*/     OPC_RecordChild1, // #0 = $Rm
/*42090*/     OPC_RecordChild2, // #1 = $Rn
/*42091*/     OPC_Scope, 19, /*->42112*/ // 2 children in Scope
/*42093*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42095*/       OPC_EmitInteger, MVT::i32, 14, 
/*42098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 281:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*42112*/     /*Scope*/ 19, /*->42132*/
/*42113*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*42115*/       OPC_EmitInteger, MVT::i32, 14, 
/*42118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 281:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*42132*/     0, /*End of Scope*/
/*42133*/   /*Scope*/ 32, /*->42166*/
/*42134*/     OPC_CheckInteger, 5|128,1/*133*/, 
/*42137*/     OPC_MoveParent,
/*42138*/     OPC_RecordChild1, // #0 = $Rn
/*42139*/     OPC_RecordChild2, // #1 = $Rm
/*42140*/     OPC_Scope, 11, /*->42153*/ // 2 children in Scope
/*42142*/       OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32B), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 133:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*42153*/     /*Scope*/ 11, /*->42165*/
/*42154*/       OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32B), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 133:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42165*/     0, /*End of Scope*/
/*42166*/   /*Scope*/ 32, /*->42199*/
/*42167*/     OPC_CheckInteger, 6|128,1/*134*/, 
/*42170*/     OPC_MoveParent,
/*42171*/     OPC_RecordChild1, // #0 = $Rn
/*42172*/     OPC_RecordChild2, // #1 = $Rm
/*42173*/     OPC_Scope, 11, /*->42186*/ // 2 children in Scope
/*42175*/       OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CB), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 134:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*42186*/     /*Scope*/ 11, /*->42198*/
/*42187*/       OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42189*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CB), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 134:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42198*/     0, /*End of Scope*/
/*42199*/   /*Scope*/ 32, /*->42232*/
/*42200*/     OPC_CheckInteger, 9|128,1/*137*/, 
/*42203*/     OPC_MoveParent,
/*42204*/     OPC_RecordChild1, // #0 = $Rn
/*42205*/     OPC_RecordChild2, // #1 = $Rm
/*42206*/     OPC_Scope, 11, /*->42219*/ // 2 children in Scope
/*42208*/       OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32H), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 137:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*42219*/     /*Scope*/ 11, /*->42231*/
/*42220*/       OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42222*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32H), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 137:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42231*/     0, /*End of Scope*/
/*42232*/   /*Scope*/ 32, /*->42265*/
/*42233*/     OPC_CheckInteger, 7|128,1/*135*/, 
/*42236*/     OPC_MoveParent,
/*42237*/     OPC_RecordChild1, // #0 = $Rn
/*42238*/     OPC_RecordChild2, // #1 = $Rm
/*42239*/     OPC_Scope, 11, /*->42252*/ // 2 children in Scope
/*42241*/       OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42243*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CH), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 135:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*42252*/     /*Scope*/ 11, /*->42264*/
/*42253*/       OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CH), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 135:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42264*/     0, /*End of Scope*/
/*42265*/   /*Scope*/ 32, /*->42298*/
/*42266*/     OPC_CheckInteger, 10|128,1/*138*/, 
/*42269*/     OPC_MoveParent,
/*42270*/     OPC_RecordChild1, // #0 = $Rn
/*42271*/     OPC_RecordChild2, // #1 = $Rm
/*42272*/     OPC_Scope, 11, /*->42285*/ // 2 children in Scope
/*42274*/       OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32W), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 138:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*42285*/     /*Scope*/ 11, /*->42297*/
/*42286*/       OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32W), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 138:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42297*/     0, /*End of Scope*/
/*42298*/   /*Scope*/ 32, /*->42331*/
/*42299*/     OPC_CheckInteger, 8|128,1/*136*/, 
/*42302*/     OPC_MoveParent,
/*42303*/     OPC_RecordChild1, // #0 = $Rn
/*42304*/     OPC_RecordChild2, // #1 = $Rm
/*42305*/     OPC_Scope, 11, /*->42318*/ // 2 children in Scope
/*42307*/       OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CW), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 136:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*42318*/     /*Scope*/ 11, /*->42330*/
/*42319*/       OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*42321*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CW), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 136:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42330*/     0, /*End of Scope*/
/*42331*/   /*Scope*/ 21, /*->42353*/
/*42332*/     OPC_CheckInteger, 13|128,1/*141*/, 
/*42335*/     OPC_MoveParent,
/*42336*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*42338*/     OPC_EmitInteger, MVT::i32, 14, 
/*42341*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42344*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 141:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*42353*/   /*Scope*/ 49, /*->42403*/
/*42354*/     OPC_CheckInteger, 33|128,2/*289*/, 
/*42357*/     OPC_MoveParent,
/*42358*/     OPC_RecordChild1, // #0 = $Dm
/*42359*/     OPC_Scope, 20, /*->42381*/ // 2 children in Scope
/*42361*/       OPC_CheckChild1Type, MVT::f64,
/*42363*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*42365*/       OPC_EmitInteger, MVT::i32, 14, 
/*42368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 289:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*42381*/     /*Scope*/ 20, /*->42402*/
/*42382*/       OPC_CheckChild1Type, MVT::f32,
/*42384*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*42386*/       OPC_EmitInteger, MVT::i32, 14, 
/*42389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 289:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*42402*/     0, /*End of Scope*/
/*42403*/   /*Scope*/ 49, /*->42453*/
/*42404*/     OPC_CheckInteger, 34|128,2/*290*/, 
/*42407*/     OPC_MoveParent,
/*42408*/     OPC_RecordChild1, // #0 = $Dm
/*42409*/     OPC_Scope, 20, /*->42431*/ // 2 children in Scope
/*42411*/       OPC_CheckChild1Type, MVT::f64,
/*42413*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*42415*/       OPC_EmitInteger, MVT::i32, 14, 
/*42418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 290:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*42431*/     /*Scope*/ 20, /*->42452*/
/*42432*/       OPC_CheckChild1Type, MVT::f32,
/*42434*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*42436*/       OPC_EmitInteger, MVT::i32, 14, 
/*42439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42442*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 290:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*42452*/     0, /*End of Scope*/
/*42453*/   /*Scope*/ 90|128,6/*858*/, /*->43313*/
/*42455*/     OPC_CheckInteger, 92|128,1/*220*/, 
/*42458*/     OPC_MoveParent,
/*42459*/     OPC_Scope, 48|128,1/*176*/, /*->42638*/ // 7 children in Scope
/*42462*/       OPC_RecordChild1, // #0 = $src1
/*42463*/       OPC_Scope, 111, /*->42576*/ // 2 children in Scope
/*42465*/         OPC_CheckChild1Type, MVT::v4i32,
/*42467*/         OPC_MoveChild, 2,
/*42469*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42472*/         OPC_MoveChild, 0,
/*42474*/         OPC_CheckInteger, 95|128,1/*223*/, 
/*42477*/         OPC_MoveParent,
/*42478*/         OPC_Scope, 47, /*->42527*/ // 2 children in Scope
/*42480*/           OPC_RecordChild1, // #1 = $Vn
/*42481*/           OPC_CheckChild1Type, MVT::v4i16,
/*42483*/           OPC_MoveChild, 2,
/*42485*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42488*/           OPC_RecordChild0, // #2 = $Vm
/*42489*/           OPC_CheckChild0Type, MVT::v4i16,
/*42491*/           OPC_RecordChild1, // #3 = $lane
/*42492*/           OPC_MoveChild, 1,
/*42494*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42497*/           OPC_MoveParent,
/*42498*/           OPC_CheckType, MVT::v4i16,
/*42500*/           OPC_MoveParent,
/*42501*/           OPC_CheckType, MVT::v4i32,
/*42503*/           OPC_MoveParent,
/*42504*/           OPC_CheckType, MVT::v4i32,
/*42506*/           OPC_EmitConvertToTarget, 3,
/*42508*/           OPC_EmitInteger, MVT::i32, 14, 
/*42511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42514*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 220:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 223:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42527*/         /*Scope*/ 47, /*->42575*/
/*42528*/           OPC_MoveChild, 1,
/*42530*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42533*/           OPC_RecordChild0, // #1 = $Vm
/*42534*/           OPC_CheckChild0Type, MVT::v4i16,
/*42536*/           OPC_RecordChild1, // #2 = $lane
/*42537*/           OPC_MoveChild, 1,
/*42539*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42542*/           OPC_MoveParent,
/*42543*/           OPC_CheckType, MVT::v4i16,
/*42545*/           OPC_MoveParent,
/*42546*/           OPC_RecordChild2, // #3 = $Vn
/*42547*/           OPC_CheckChild2Type, MVT::v4i16,
/*42549*/           OPC_CheckType, MVT::v4i32,
/*42551*/           OPC_MoveParent,
/*42552*/           OPC_CheckType, MVT::v4i32,
/*42554*/           OPC_EmitConvertToTarget, 2,
/*42556*/           OPC_EmitInteger, MVT::i32, 14, 
/*42559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42562*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 220:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 223:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42575*/         0, /*End of Scope*/
/*42576*/       /*Scope*/ 60, /*->42637*/
/*42577*/         OPC_CheckChild1Type, MVT::v2i64,
/*42579*/         OPC_MoveChild, 2,
/*42581*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42584*/         OPC_MoveChild, 0,
/*42586*/         OPC_CheckInteger, 95|128,1/*223*/, 
/*42589*/         OPC_MoveParent,
/*42590*/         OPC_RecordChild1, // #1 = $Vn
/*42591*/         OPC_CheckChild1Type, MVT::v2i32,
/*42593*/         OPC_MoveChild, 2,
/*42595*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42598*/         OPC_RecordChild0, // #2 = $Vm
/*42599*/         OPC_CheckChild0Type, MVT::v2i32,
/*42601*/         OPC_RecordChild1, // #3 = $lane
/*42602*/         OPC_MoveChild, 1,
/*42604*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42607*/         OPC_MoveParent,
/*42608*/         OPC_CheckType, MVT::v2i32,
/*42610*/         OPC_MoveParent,
/*42611*/         OPC_CheckType, MVT::v2i64,
/*42613*/         OPC_MoveParent,
/*42614*/         OPC_CheckType, MVT::v2i64,
/*42616*/         OPC_EmitConvertToTarget, 3,
/*42618*/         OPC_EmitInteger, MVT::i32, 14, 
/*42621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42624*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 220:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 223:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42637*/       0, /*End of Scope*/
/*42638*/     /*Scope*/ 115, /*->42754*/
/*42639*/       OPC_MoveChild, 1,
/*42641*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42644*/       OPC_MoveChild, 0,
/*42646*/       OPC_CheckInteger, 95|128,1/*223*/, 
/*42649*/       OPC_MoveParent,
/*42650*/       OPC_Scope, 50, /*->42702*/ // 2 children in Scope
/*42652*/         OPC_RecordChild1, // #0 = $Vn
/*42653*/         OPC_CheckChild1Type, MVT::v4i16,
/*42655*/         OPC_MoveChild, 2,
/*42657*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42660*/         OPC_RecordChild0, // #1 = $Vm
/*42661*/         OPC_CheckChild0Type, MVT::v4i16,
/*42663*/         OPC_RecordChild1, // #2 = $lane
/*42664*/         OPC_MoveChild, 1,
/*42666*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42669*/         OPC_MoveParent,
/*42670*/         OPC_CheckType, MVT::v4i16,
/*42672*/         OPC_MoveParent,
/*42673*/         OPC_CheckType, MVT::v4i32,
/*42675*/         OPC_MoveParent,
/*42676*/         OPC_RecordChild2, // #3 = $src1
/*42677*/         OPC_CheckChild2Type, MVT::v4i32,
/*42679*/         OPC_CheckType, MVT::v4i32,
/*42681*/         OPC_EmitConvertToTarget, 2,
/*42683*/         OPC_EmitInteger, MVT::i32, 14, 
/*42686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 220:iPTR, (intrinsic_wo_chain:v4i32 223:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42702*/       /*Scope*/ 50, /*->42753*/
/*42703*/         OPC_MoveChild, 1,
/*42705*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42708*/         OPC_RecordChild0, // #0 = $Vm
/*42709*/         OPC_CheckChild0Type, MVT::v4i16,
/*42711*/         OPC_RecordChild1, // #1 = $lane
/*42712*/         OPC_MoveChild, 1,
/*42714*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42717*/         OPC_MoveParent,
/*42718*/         OPC_CheckType, MVT::v4i16,
/*42720*/         OPC_MoveParent,
/*42721*/         OPC_RecordChild2, // #2 = $Vn
/*42722*/         OPC_CheckChild2Type, MVT::v4i16,
/*42724*/         OPC_CheckType, MVT::v4i32,
/*42726*/         OPC_MoveParent,
/*42727*/         OPC_RecordChild2, // #3 = $src1
/*42728*/         OPC_CheckChild2Type, MVT::v4i32,
/*42730*/         OPC_CheckType, MVT::v4i32,
/*42732*/         OPC_EmitConvertToTarget, 1,
/*42734*/         OPC_EmitInteger, MVT::i32, 14, 
/*42737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 220:iPTR, (intrinsic_wo_chain:v4i32 223:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42753*/       0, /*End of Scope*/
/*42754*/     /*Scope*/ 61, /*->42816*/
/*42755*/       OPC_RecordChild1, // #0 = $src1
/*42756*/       OPC_CheckChild1Type, MVT::v2i64,
/*42758*/       OPC_MoveChild, 2,
/*42760*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42763*/       OPC_MoveChild, 0,
/*42765*/       OPC_CheckInteger, 95|128,1/*223*/, 
/*42768*/       OPC_MoveParent,
/*42769*/       OPC_MoveChild, 1,
/*42771*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42774*/       OPC_RecordChild0, // #1 = $Vm
/*42775*/       OPC_CheckChild0Type, MVT::v2i32,
/*42777*/       OPC_RecordChild1, // #2 = $lane
/*42778*/       OPC_MoveChild, 1,
/*42780*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42783*/       OPC_MoveParent,
/*42784*/       OPC_CheckType, MVT::v2i32,
/*42786*/       OPC_MoveParent,
/*42787*/       OPC_RecordChild2, // #3 = $Vn
/*42788*/       OPC_CheckChild2Type, MVT::v2i32,
/*42790*/       OPC_CheckType, MVT::v2i64,
/*42792*/       OPC_MoveParent,
/*42793*/       OPC_CheckType, MVT::v2i64,
/*42795*/       OPC_EmitConvertToTarget, 2,
/*42797*/       OPC_EmitInteger, MVT::i32, 14, 
/*42800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42803*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (intrinsic_wo_chain:v2i64 220:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 223:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42816*/     /*Scope*/ 115, /*->42932*/
/*42817*/       OPC_MoveChild, 1,
/*42819*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42822*/       OPC_MoveChild, 0,
/*42824*/       OPC_CheckInteger, 95|128,1/*223*/, 
/*42827*/       OPC_MoveParent,
/*42828*/       OPC_Scope, 50, /*->42880*/ // 2 children in Scope
/*42830*/         OPC_RecordChild1, // #0 = $Vn
/*42831*/         OPC_CheckChild1Type, MVT::v2i32,
/*42833*/         OPC_MoveChild, 2,
/*42835*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42838*/         OPC_RecordChild0, // #1 = $Vm
/*42839*/         OPC_CheckChild0Type, MVT::v2i32,
/*42841*/         OPC_RecordChild1, // #2 = $lane
/*42842*/         OPC_MoveChild, 1,
/*42844*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42847*/         OPC_MoveParent,
/*42848*/         OPC_CheckType, MVT::v2i32,
/*42850*/         OPC_MoveParent,
/*42851*/         OPC_CheckType, MVT::v2i64,
/*42853*/         OPC_MoveParent,
/*42854*/         OPC_RecordChild2, // #3 = $src1
/*42855*/         OPC_CheckChild2Type, MVT::v2i64,
/*42857*/         OPC_CheckType, MVT::v2i64,
/*42859*/         OPC_EmitConvertToTarget, 2,
/*42861*/         OPC_EmitInteger, MVT::i32, 14, 
/*42864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42867*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 220:iPTR, (intrinsic_wo_chain:v2i64 223:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42880*/       /*Scope*/ 50, /*->42931*/
/*42881*/         OPC_MoveChild, 1,
/*42883*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42886*/         OPC_RecordChild0, // #0 = $Vm
/*42887*/         OPC_CheckChild0Type, MVT::v2i32,
/*42889*/         OPC_RecordChild1, // #1 = $lane
/*42890*/         OPC_MoveChild, 1,
/*42892*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42895*/         OPC_MoveParent,
/*42896*/         OPC_CheckType, MVT::v2i32,
/*42898*/         OPC_MoveParent,
/*42899*/         OPC_RecordChild2, // #2 = $Vn
/*42900*/         OPC_CheckChild2Type, MVT::v2i32,
/*42902*/         OPC_CheckType, MVT::v2i64,
/*42904*/         OPC_MoveParent,
/*42905*/         OPC_RecordChild2, // #3 = $src1
/*42906*/         OPC_CheckChild2Type, MVT::v2i64,
/*42908*/         OPC_CheckType, MVT::v2i64,
/*42910*/         OPC_EmitConvertToTarget, 1,
/*42912*/         OPC_EmitInteger, MVT::i32, 14, 
/*42915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 220:iPTR, (intrinsic_wo_chain:v2i64 223:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42931*/       0, /*End of Scope*/
/*42932*/     /*Scope*/ 89, /*->43022*/
/*42933*/       OPC_RecordChild1, // #0 = $src1
/*42934*/       OPC_Scope, 42, /*->42978*/ // 2 children in Scope
/*42936*/         OPC_CheckChild1Type, MVT::v4i32,
/*42938*/         OPC_MoveChild, 2,
/*42940*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42943*/         OPC_MoveChild, 0,
/*42945*/         OPC_CheckInteger, 95|128,1/*223*/, 
/*42948*/         OPC_MoveParent,
/*42949*/         OPC_RecordChild1, // #1 = $Vn
/*42950*/         OPC_CheckChild1Type, MVT::v4i16,
/*42952*/         OPC_RecordChild2, // #2 = $Vm
/*42953*/         OPC_CheckChild2Type, MVT::v4i16,
/*42955*/         OPC_CheckType, MVT::v4i32,
/*42957*/         OPC_MoveParent,
/*42958*/         OPC_CheckType, MVT::v4i32,
/*42960*/         OPC_EmitInteger, MVT::i32, 14, 
/*42963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 220:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 223:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42978*/       /*Scope*/ 42, /*->43021*/
/*42979*/         OPC_CheckChild1Type, MVT::v2i64,
/*42981*/         OPC_MoveChild, 2,
/*42983*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42986*/         OPC_MoveChild, 0,
/*42988*/         OPC_CheckInteger, 95|128,1/*223*/, 
/*42991*/         OPC_MoveParent,
/*42992*/         OPC_RecordChild1, // #1 = $Vn
/*42993*/         OPC_CheckChild1Type, MVT::v2i32,
/*42995*/         OPC_RecordChild2, // #2 = $Vm
/*42996*/         OPC_CheckChild2Type, MVT::v2i32,
/*42998*/         OPC_CheckType, MVT::v2i64,
/*43000*/         OPC_MoveParent,
/*43001*/         OPC_CheckType, MVT::v2i64,
/*43003*/         OPC_EmitInteger, MVT::i32, 14, 
/*43006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43009*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 220:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 223:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*43021*/       0, /*End of Scope*/
/*43022*/     /*Scope*/ 76, /*->43099*/
/*43023*/       OPC_MoveChild, 1,
/*43025*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43028*/       OPC_MoveChild, 0,
/*43030*/       OPC_CheckInteger, 95|128,1/*223*/, 
/*43033*/       OPC_MoveParent,
/*43034*/       OPC_RecordChild1, // #0 = $Vn
/*43035*/       OPC_SwitchType /*2 cases */, 29,  MVT::v4i32,// ->43067
/*43038*/         OPC_CheckChild1Type, MVT::v4i16,
/*43040*/         OPC_RecordChild2, // #1 = $Vm
/*43041*/         OPC_CheckChild2Type, MVT::v4i16,
/*43043*/         OPC_MoveParent,
/*43044*/         OPC_RecordChild2, // #2 = $src1
/*43045*/         OPC_CheckChild2Type, MVT::v4i32,
/*43047*/         OPC_CheckType, MVT::v4i32,
/*43049*/         OPC_EmitInteger, MVT::i32, 14, 
/*43052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 220:iPTR, (intrinsic_wo_chain:v4i32 223:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*43067*/       /*SwitchType*/ 29,  MVT::v2i64,// ->43098
/*43069*/         OPC_CheckChild1Type, MVT::v2i32,
/*43071*/         OPC_RecordChild2, // #1 = $Vm
/*43072*/         OPC_CheckChild2Type, MVT::v2i32,
/*43074*/         OPC_MoveParent,
/*43075*/         OPC_RecordChild2, // #2 = $src1
/*43076*/         OPC_CheckChild2Type, MVT::v2i64,
/*43078*/         OPC_CheckType, MVT::v2i64,
/*43080*/         OPC_EmitInteger, MVT::i32, 14, 
/*43083*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43086*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 220:iPTR, (intrinsic_wo_chain:v2i64 223:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*43098*/       0, // EndSwitchType
/*43099*/     /*Scope*/ 83|128,1/*211*/, /*->43312*/
/*43101*/       OPC_RecordChild1, // #0 = $Vn
/*43102*/       OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43129
/*43105*/         OPC_CheckChild1Type, MVT::v4i16,
/*43107*/         OPC_RecordChild2, // #1 = $Vm
/*43108*/         OPC_CheckChild2Type, MVT::v4i16,
/*43110*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43112*/         OPC_EmitInteger, MVT::i32, 14, 
/*43115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43118*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 220:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*43129*/       /*SwitchType*/ 24,  MVT::v2i32,// ->43155
/*43131*/         OPC_CheckChild1Type, MVT::v2i32,
/*43133*/         OPC_RecordChild2, // #1 = $Vm
/*43134*/         OPC_CheckChild2Type, MVT::v2i32,
/*43136*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43138*/         OPC_EmitInteger, MVT::i32, 14, 
/*43141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43144*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 220:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*43155*/       /*SwitchType*/ 24,  MVT::v8i16,// ->43181
/*43157*/         OPC_CheckChild1Type, MVT::v8i16,
/*43159*/         OPC_RecordChild2, // #1 = $Vm
/*43160*/         OPC_CheckChild2Type, MVT::v8i16,
/*43162*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43164*/         OPC_EmitInteger, MVT::i32, 14, 
/*43167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 220:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*43181*/       /*SwitchType*/ 24,  MVT::v4i32,// ->43207
/*43183*/         OPC_CheckChild1Type, MVT::v4i32,
/*43185*/         OPC_RecordChild2, // #1 = $Vm
/*43186*/         OPC_CheckChild2Type, MVT::v4i32,
/*43188*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43190*/         OPC_EmitInteger, MVT::i32, 14, 
/*43193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 220:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*43207*/       /*SwitchType*/ 24,  MVT::v8i8,// ->43233
/*43209*/         OPC_CheckChild1Type, MVT::v8i8,
/*43211*/         OPC_RecordChild2, // #1 = $Vm
/*43212*/         OPC_CheckChild2Type, MVT::v8i8,
/*43214*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43216*/         OPC_EmitInteger, MVT::i32, 14, 
/*43219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43222*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 220:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*43233*/       /*SwitchType*/ 24,  MVT::v16i8,// ->43259
/*43235*/         OPC_CheckChild1Type, MVT::v16i8,
/*43237*/         OPC_RecordChild2, // #1 = $Vm
/*43238*/         OPC_CheckChild2Type, MVT::v16i8,
/*43240*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43242*/         OPC_EmitInteger, MVT::i32, 14, 
/*43245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 220:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*43259*/       /*SwitchType*/ 24,  MVT::v1i64,// ->43285
/*43261*/         OPC_CheckChild1Type, MVT::v1i64,
/*43263*/         OPC_RecordChild2, // #1 = $Vm
/*43264*/         OPC_CheckChild2Type, MVT::v1i64,
/*43266*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43268*/         OPC_EmitInteger, MVT::i32, 14, 
/*43271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43274*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 220:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*43285*/       /*SwitchType*/ 24,  MVT::v2i64,// ->43311
/*43287*/         OPC_CheckChild1Type, MVT::v2i64,
/*43289*/         OPC_RecordChild2, // #1 = $Vm
/*43290*/         OPC_CheckChild2Type, MVT::v2i64,
/*43292*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43294*/         OPC_EmitInteger, MVT::i32, 14, 
/*43297*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43300*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 220:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*43311*/       0, // EndSwitchType
/*43312*/     0, /*End of Scope*/
/*43313*/   /*Scope*/ 1|128,4/*513*/, /*->43828*/
/*43315*/     OPC_CheckInteger, 112|128,1/*240*/, 
/*43318*/     OPC_MoveParent,
/*43319*/     OPC_RecordChild1, // #0 = $src1
/*43320*/     OPC_Scope, 42|128,1/*170*/, /*->43493*/ // 8 children in Scope
/*43323*/       OPC_CheckChild1Type, MVT::v4i32,
/*43325*/       OPC_Scope, 11|128,1/*139*/, /*->43467*/ // 2 children in Scope
/*43328*/         OPC_MoveChild, 2,
/*43330*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43333*/         OPC_MoveChild, 0,
/*43335*/         OPC_CheckInteger, 95|128,1/*223*/, 
/*43338*/         OPC_MoveParent,
/*43339*/         OPC_Scope, 47, /*->43388*/ // 3 children in Scope
/*43341*/           OPC_RecordChild1, // #1 = $Vn
/*43342*/           OPC_CheckChild1Type, MVT::v4i16,
/*43344*/           OPC_MoveChild, 2,
/*43346*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43349*/           OPC_RecordChild0, // #2 = $Vm
/*43350*/           OPC_CheckChild0Type, MVT::v4i16,
/*43352*/           OPC_RecordChild1, // #3 = $lane
/*43353*/           OPC_MoveChild, 1,
/*43355*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43358*/           OPC_MoveParent,
/*43359*/           OPC_CheckType, MVT::v4i16,
/*43361*/           OPC_MoveParent,
/*43362*/           OPC_CheckType, MVT::v4i32,
/*43364*/           OPC_MoveParent,
/*43365*/           OPC_CheckType, MVT::v4i32,
/*43367*/           OPC_EmitConvertToTarget, 3,
/*43369*/           OPC_EmitInteger, MVT::i32, 14, 
/*43372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 240:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 223:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43388*/         /*Scope*/ 47, /*->43436*/
/*43389*/           OPC_MoveChild, 1,
/*43391*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43394*/           OPC_RecordChild0, // #1 = $Vm
/*43395*/           OPC_CheckChild0Type, MVT::v4i16,
/*43397*/           OPC_RecordChild1, // #2 = $lane
/*43398*/           OPC_MoveChild, 1,
/*43400*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43403*/           OPC_MoveParent,
/*43404*/           OPC_CheckType, MVT::v4i16,
/*43406*/           OPC_MoveParent,
/*43407*/           OPC_RecordChild2, // #3 = $Vn
/*43408*/           OPC_CheckChild2Type, MVT::v4i16,
/*43410*/           OPC_CheckType, MVT::v4i32,
/*43412*/           OPC_MoveParent,
/*43413*/           OPC_CheckType, MVT::v4i32,
/*43415*/           OPC_EmitConvertToTarget, 2,
/*43417*/           OPC_EmitInteger, MVT::i32, 14, 
/*43420*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43423*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 240:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 223:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                    // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43436*/         /*Scope*/ 29, /*->43466*/
/*43437*/           OPC_RecordChild1, // #1 = $Vn
/*43438*/           OPC_CheckChild1Type, MVT::v4i16,
/*43440*/           OPC_RecordChild2, // #2 = $Vm
/*43441*/           OPC_CheckChild2Type, MVT::v4i16,
/*43443*/           OPC_CheckType, MVT::v4i32,
/*43445*/           OPC_MoveParent,
/*43446*/           OPC_CheckType, MVT::v4i32,
/*43448*/           OPC_EmitInteger, MVT::i32, 14, 
/*43451*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43454*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i32 240:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 223:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*43466*/         0, /*End of Scope*/
/*43467*/       /*Scope*/ 24, /*->43492*/
/*43468*/         OPC_RecordChild2, // #1 = $Vm
/*43469*/         OPC_CheckChild2Type, MVT::v4i32,
/*43471*/         OPC_CheckType, MVT::v4i32,
/*43473*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43475*/         OPC_EmitInteger, MVT::i32, 14, 
/*43478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 240:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*43492*/       0, /*End of Scope*/
/*43493*/     /*Scope*/ 42|128,1/*170*/, /*->43665*/
/*43495*/       OPC_CheckChild1Type, MVT::v2i64,
/*43497*/       OPC_Scope, 11|128,1/*139*/, /*->43639*/ // 2 children in Scope
/*43500*/         OPC_MoveChild, 2,
/*43502*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43505*/         OPC_MoveChild, 0,
/*43507*/         OPC_CheckInteger, 95|128,1/*223*/, 
/*43510*/         OPC_MoveParent,
/*43511*/         OPC_Scope, 47, /*->43560*/ // 3 children in Scope
/*43513*/           OPC_RecordChild1, // #1 = $Vn
/*43514*/           OPC_CheckChild1Type, MVT::v2i32,
/*43516*/           OPC_MoveChild, 2,
/*43518*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43521*/           OPC_RecordChild0, // #2 = $Vm
/*43522*/           OPC_CheckChild0Type, MVT::v2i32,
/*43524*/           OPC_RecordChild1, // #3 = $lane
/*43525*/           OPC_MoveChild, 1,
/*43527*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43530*/           OPC_MoveParent,
/*43531*/           OPC_CheckType, MVT::v2i32,
/*43533*/           OPC_MoveParent,
/*43534*/           OPC_CheckType, MVT::v2i64,
/*43536*/           OPC_MoveParent,
/*43537*/           OPC_CheckType, MVT::v2i64,
/*43539*/           OPC_EmitConvertToTarget, 3,
/*43541*/           OPC_EmitInteger, MVT::i32, 14, 
/*43544*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43547*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 240:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 223:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43560*/         /*Scope*/ 47, /*->43608*/
/*43561*/           OPC_MoveChild, 1,
/*43563*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43566*/           OPC_RecordChild0, // #1 = $Vm
/*43567*/           OPC_CheckChild0Type, MVT::v2i32,
/*43569*/           OPC_RecordChild1, // #2 = $lane
/*43570*/           OPC_MoveChild, 1,
/*43572*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43575*/           OPC_MoveParent,
/*43576*/           OPC_CheckType, MVT::v2i32,
/*43578*/           OPC_MoveParent,
/*43579*/           OPC_RecordChild2, // #3 = $Vn
/*43580*/           OPC_CheckChild2Type, MVT::v2i32,
/*43582*/           OPC_CheckType, MVT::v2i64,
/*43584*/           OPC_MoveParent,
/*43585*/           OPC_CheckType, MVT::v2i64,
/*43587*/           OPC_EmitConvertToTarget, 2,
/*43589*/           OPC_EmitInteger, MVT::i32, 14, 
/*43592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 240:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 223:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43608*/         /*Scope*/ 29, /*->43638*/
/*43609*/           OPC_RecordChild1, // #1 = $Vn
/*43610*/           OPC_CheckChild1Type, MVT::v2i32,
/*43612*/           OPC_RecordChild2, // #2 = $Vm
/*43613*/           OPC_CheckChild2Type, MVT::v2i32,
/*43615*/           OPC_CheckType, MVT::v2i64,
/*43617*/           OPC_MoveParent,
/*43618*/           OPC_CheckType, MVT::v2i64,
/*43620*/           OPC_EmitInteger, MVT::i32, 14, 
/*43623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43626*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 240:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 223:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*43638*/         0, /*End of Scope*/
/*43639*/       /*Scope*/ 24, /*->43664*/
/*43640*/         OPC_RecordChild2, // #1 = $Vm
/*43641*/         OPC_CheckChild2Type, MVT::v2i64,
/*43643*/         OPC_CheckType, MVT::v2i64,
/*43645*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43647*/         OPC_EmitInteger, MVT::i32, 14, 
/*43650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 240:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*43664*/       0, /*End of Scope*/
/*43665*/     /*Scope*/ 26, /*->43692*/
/*43666*/       OPC_CheckChild1Type, MVT::v4i16,
/*43668*/       OPC_RecordChild2, // #1 = $Vm
/*43669*/       OPC_CheckChild2Type, MVT::v4i16,
/*43671*/       OPC_CheckType, MVT::v4i16,
/*43673*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43675*/       OPC_EmitInteger, MVT::i32, 14, 
/*43678*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 240:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*43692*/     /*Scope*/ 26, /*->43719*/
/*43693*/       OPC_CheckChild1Type, MVT::v2i32,
/*43695*/       OPC_RecordChild2, // #1 = $Vm
/*43696*/       OPC_CheckChild2Type, MVT::v2i32,
/*43698*/       OPC_CheckType, MVT::v2i32,
/*43700*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43702*/       OPC_EmitInteger, MVT::i32, 14, 
/*43705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 240:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*43719*/     /*Scope*/ 26, /*->43746*/
/*43720*/       OPC_CheckChild1Type, MVT::v8i16,
/*43722*/       OPC_RecordChild2, // #1 = $Vm
/*43723*/       OPC_CheckChild2Type, MVT::v8i16,
/*43725*/       OPC_CheckType, MVT::v8i16,
/*43727*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43729*/       OPC_EmitInteger, MVT::i32, 14, 
/*43732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 240:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*43746*/     /*Scope*/ 26, /*->43773*/
/*43747*/       OPC_CheckChild1Type, MVT::v8i8,
/*43749*/       OPC_RecordChild2, // #1 = $Vm
/*43750*/       OPC_CheckChild2Type, MVT::v8i8,
/*43752*/       OPC_CheckType, MVT::v8i8,
/*43754*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43756*/       OPC_EmitInteger, MVT::i32, 14, 
/*43759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 240:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*43773*/     /*Scope*/ 26, /*->43800*/
/*43774*/       OPC_CheckChild1Type, MVT::v16i8,
/*43776*/       OPC_RecordChild2, // #1 = $Vm
/*43777*/       OPC_CheckChild2Type, MVT::v16i8,
/*43779*/       OPC_CheckType, MVT::v16i8,
/*43781*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43783*/       OPC_EmitInteger, MVT::i32, 14, 
/*43786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 240:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*43800*/     /*Scope*/ 26, /*->43827*/
/*43801*/       OPC_CheckChild1Type, MVT::v1i64,
/*43803*/       OPC_RecordChild2, // #1 = $Vm
/*43804*/       OPC_CheckChild2Type, MVT::v1i64,
/*43806*/       OPC_CheckType, MVT::v1i64,
/*43808*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43810*/       OPC_EmitInteger, MVT::i32, 14, 
/*43813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43816*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 240:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*43827*/     0, /*End of Scope*/
/*43828*/   /*Scope*/ 56|128,5/*696*/, /*->44526*/
/*43830*/     OPC_CheckInteger, 94|128,1/*222*/, 
/*43833*/     OPC_MoveParent,
/*43834*/     OPC_Scope, 55|128,1/*183*/, /*->44020*/ // 5 children in Scope
/*43837*/       OPC_RecordChild1, // #0 = $Vn
/*43838*/       OPC_Scope, 44, /*->43884*/ // 4 children in Scope
/*43840*/         OPC_CheckChild1Type, MVT::v4i16,
/*43842*/         OPC_MoveChild, 2,
/*43844*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43847*/         OPC_RecordChild0, // #1 = $Vm
/*43848*/         OPC_CheckChild0Type, MVT::v4i16,
/*43850*/         OPC_RecordChild1, // #2 = $lane
/*43851*/         OPC_MoveChild, 1,
/*43853*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43856*/         OPC_MoveParent,
/*43857*/         OPC_CheckType, MVT::v4i16,
/*43859*/         OPC_MoveParent,
/*43860*/         OPC_CheckType, MVT::v4i16,
/*43862*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43864*/         OPC_EmitConvertToTarget, 2,
/*43866*/         OPC_EmitInteger, MVT::i32, 14, 
/*43869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 222:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43884*/       /*Scope*/ 44, /*->43929*/
/*43885*/         OPC_CheckChild1Type, MVT::v2i32,
/*43887*/         OPC_MoveChild, 2,
/*43889*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43892*/         OPC_RecordChild0, // #1 = $Vm
/*43893*/         OPC_CheckChild0Type, MVT::v2i32,
/*43895*/         OPC_RecordChild1, // #2 = $lane
/*43896*/         OPC_MoveChild, 1,
/*43898*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43901*/         OPC_MoveParent,
/*43902*/         OPC_CheckType, MVT::v2i32,
/*43904*/         OPC_MoveParent,
/*43905*/         OPC_CheckType, MVT::v2i32,
/*43907*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43909*/         OPC_EmitConvertToTarget, 2,
/*43911*/         OPC_EmitInteger, MVT::i32, 14, 
/*43914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 222:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43929*/       /*Scope*/ 44, /*->43974*/
/*43930*/         OPC_CheckChild1Type, MVT::v8i16,
/*43932*/         OPC_MoveChild, 2,
/*43934*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43937*/         OPC_RecordChild0, // #1 = $Vm
/*43938*/         OPC_CheckChild0Type, MVT::v4i16,
/*43940*/         OPC_RecordChild1, // #2 = $lane
/*43941*/         OPC_MoveChild, 1,
/*43943*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43946*/         OPC_MoveParent,
/*43947*/         OPC_CheckType, MVT::v8i16,
/*43949*/         OPC_MoveParent,
/*43950*/         OPC_CheckType, MVT::v8i16,
/*43952*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43954*/         OPC_EmitConvertToTarget, 2,
/*43956*/         OPC_EmitInteger, MVT::i32, 14, 
/*43959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 222:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43974*/       /*Scope*/ 44, /*->44019*/
/*43975*/         OPC_CheckChild1Type, MVT::v4i32,
/*43977*/         OPC_MoveChild, 2,
/*43979*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43982*/         OPC_RecordChild0, // #1 = $Vm
/*43983*/         OPC_CheckChild0Type, MVT::v2i32,
/*43985*/         OPC_RecordChild1, // #2 = $lane
/*43986*/         OPC_MoveChild, 1,
/*43988*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43991*/         OPC_MoveParent,
/*43992*/         OPC_CheckType, MVT::v4i32,
/*43994*/         OPC_MoveParent,
/*43995*/         OPC_CheckType, MVT::v4i32,
/*43997*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43999*/         OPC_EmitConvertToTarget, 2,
/*44001*/         OPC_EmitInteger, MVT::i32, 14, 
/*44004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 222:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44019*/       0, /*End of Scope*/
/*44020*/     /*Scope*/ 24|128,1/*152*/, /*->44174*/
/*44022*/       OPC_MoveChild, 1,
/*44024*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44027*/       OPC_RecordChild0, // #0 = $Vm
/*44028*/       OPC_Scope, 71, /*->44101*/ // 2 children in Scope
/*44030*/         OPC_CheckChild0Type, MVT::v4i16,
/*44032*/         OPC_RecordChild1, // #1 = $lane
/*44033*/         OPC_MoveChild, 1,
/*44035*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44038*/         OPC_MoveParent,
/*44039*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->44070
/*44042*/           OPC_MoveParent,
/*44043*/           OPC_RecordChild2, // #2 = $Vn
/*44044*/           OPC_CheckChild2Type, MVT::v4i16,
/*44046*/           OPC_CheckType, MVT::v4i16,
/*44048*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44050*/           OPC_EmitConvertToTarget, 1,
/*44052*/           OPC_EmitInteger, MVT::i32, 14, 
/*44055*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44058*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 222:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44070*/         /*SwitchType*/ 28,  MVT::v8i16,// ->44100
/*44072*/           OPC_MoveParent,
/*44073*/           OPC_RecordChild2, // #2 = $Vn
/*44074*/           OPC_CheckChild2Type, MVT::v8i16,
/*44076*/           OPC_CheckType, MVT::v8i16,
/*44078*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44080*/           OPC_EmitConvertToTarget, 1,
/*44082*/           OPC_EmitInteger, MVT::i32, 14, 
/*44085*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44088*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 222:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44100*/         0, // EndSwitchType
/*44101*/       /*Scope*/ 71, /*->44173*/
/*44102*/         OPC_CheckChild0Type, MVT::v2i32,
/*44104*/         OPC_RecordChild1, // #1 = $lane
/*44105*/         OPC_MoveChild, 1,
/*44107*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44110*/         OPC_MoveParent,
/*44111*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->44142
/*44114*/           OPC_MoveParent,
/*44115*/           OPC_RecordChild2, // #2 = $Vn
/*44116*/           OPC_CheckChild2Type, MVT::v2i32,
/*44118*/           OPC_CheckType, MVT::v2i32,
/*44120*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44122*/           OPC_EmitConvertToTarget, 1,
/*44124*/           OPC_EmitInteger, MVT::i32, 14, 
/*44127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44130*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 222:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44142*/         /*SwitchType*/ 28,  MVT::v4i32,// ->44172
/*44144*/           OPC_MoveParent,
/*44145*/           OPC_RecordChild2, // #2 = $Vn
/*44146*/           OPC_CheckChild2Type, MVT::v4i32,
/*44148*/           OPC_CheckType, MVT::v4i32,
/*44150*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44152*/           OPC_EmitConvertToTarget, 1,
/*44154*/           OPC_EmitInteger, MVT::i32, 14, 
/*44157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44160*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 222:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44172*/         0, // EndSwitchType
/*44173*/       0, /*End of Scope*/
/*44174*/     /*Scope*/ 123, /*->44298*/
/*44175*/       OPC_RecordChild1, // #0 = $src1
/*44176*/       OPC_Scope, 59, /*->44237*/ // 2 children in Scope
/*44178*/         OPC_CheckChild1Type, MVT::v8i16,
/*44180*/         OPC_MoveChild, 2,
/*44182*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44185*/         OPC_RecordChild0, // #1 = $src2
/*44186*/         OPC_CheckChild0Type, MVT::v8i16,
/*44188*/         OPC_RecordChild1, // #2 = $lane
/*44189*/         OPC_MoveChild, 1,
/*44191*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44194*/         OPC_MoveParent,
/*44195*/         OPC_CheckType, MVT::v8i16,
/*44197*/         OPC_MoveParent,
/*44198*/         OPC_CheckType, MVT::v8i16,
/*44200*/         OPC_EmitConvertToTarget, 2,
/*44202*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*44205*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*44214*/         OPC_EmitConvertToTarget, 2,
/*44216*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*44219*/         OPC_EmitInteger, MVT::i32, 14, 
/*44222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 222:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44237*/       /*Scope*/ 59, /*->44297*/
/*44238*/         OPC_CheckChild1Type, MVT::v4i32,
/*44240*/         OPC_MoveChild, 2,
/*44242*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44245*/         OPC_RecordChild0, // #1 = $src2
/*44246*/         OPC_CheckChild0Type, MVT::v4i32,
/*44248*/         OPC_RecordChild1, // #2 = $lane
/*44249*/         OPC_MoveChild, 1,
/*44251*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44254*/         OPC_MoveParent,
/*44255*/         OPC_CheckType, MVT::v4i32,
/*44257*/         OPC_MoveParent,
/*44258*/         OPC_CheckType, MVT::v4i32,
/*44260*/         OPC_EmitConvertToTarget, 2,
/*44262*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*44265*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*44274*/         OPC_EmitConvertToTarget, 2,
/*44276*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*44279*/         OPC_EmitInteger, MVT::i32, 14, 
/*44282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 222:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44297*/       0, /*End of Scope*/
/*44298*/     /*Scope*/ 118, /*->44417*/
/*44299*/       OPC_MoveChild, 1,
/*44301*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44304*/       OPC_RecordChild0, // #0 = $src2
/*44305*/       OPC_Scope, 54, /*->44361*/ // 2 children in Scope
/*44307*/         OPC_CheckChild0Type, MVT::v8i16,
/*44309*/         OPC_RecordChild1, // #1 = $lane
/*44310*/         OPC_MoveChild, 1,
/*44312*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44315*/         OPC_MoveParent,
/*44316*/         OPC_CheckType, MVT::v8i16,
/*44318*/         OPC_MoveParent,
/*44319*/         OPC_RecordChild2, // #2 = $src1
/*44320*/         OPC_CheckChild2Type, MVT::v8i16,
/*44322*/         OPC_CheckType, MVT::v8i16,
/*44324*/         OPC_EmitConvertToTarget, 1,
/*44326*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*44329*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*44338*/         OPC_EmitConvertToTarget, 1,
/*44340*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*44343*/         OPC_EmitInteger, MVT::i32, 14, 
/*44346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 222:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44361*/       /*Scope*/ 54, /*->44416*/
/*44362*/         OPC_CheckChild0Type, MVT::v4i32,
/*44364*/         OPC_RecordChild1, // #1 = $lane
/*44365*/         OPC_MoveChild, 1,
/*44367*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44370*/         OPC_MoveParent,
/*44371*/         OPC_CheckType, MVT::v4i32,
/*44373*/         OPC_MoveParent,
/*44374*/         OPC_RecordChild2, // #2 = $src1
/*44375*/         OPC_CheckChild2Type, MVT::v4i32,
/*44377*/         OPC_CheckType, MVT::v4i32,
/*44379*/         OPC_EmitConvertToTarget, 1,
/*44381*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*44384*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*44393*/         OPC_EmitConvertToTarget, 1,
/*44395*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*44398*/         OPC_EmitInteger, MVT::i32, 14, 
/*44401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 222:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44416*/       0, /*End of Scope*/
/*44417*/     /*Scope*/ 107, /*->44525*/
/*44418*/       OPC_RecordChild1, // #0 = $Vn
/*44419*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->44446
/*44422*/         OPC_CheckChild1Type, MVT::v4i16,
/*44424*/         OPC_RecordChild2, // #1 = $Vm
/*44425*/         OPC_CheckChild2Type, MVT::v4i16,
/*44427*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44429*/         OPC_EmitInteger, MVT::i32, 14, 
/*44432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44435*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 222:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44446*/       /*SwitchType*/ 24,  MVT::v2i32,// ->44472
/*44448*/         OPC_CheckChild1Type, MVT::v2i32,
/*44450*/         OPC_RecordChild2, // #1 = $Vm
/*44451*/         OPC_CheckChild2Type, MVT::v2i32,
/*44453*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44455*/         OPC_EmitInteger, MVT::i32, 14, 
/*44458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 222:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44472*/       /*SwitchType*/ 24,  MVT::v8i16,// ->44498
/*44474*/         OPC_CheckChild1Type, MVT::v8i16,
/*44476*/         OPC_RecordChild2, // #1 = $Vm
/*44477*/         OPC_CheckChild2Type, MVT::v8i16,
/*44479*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44481*/         OPC_EmitInteger, MVT::i32, 14, 
/*44484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 222:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*44498*/       /*SwitchType*/ 24,  MVT::v4i32,// ->44524
/*44500*/         OPC_CheckChild1Type, MVT::v4i32,
/*44502*/         OPC_RecordChild2, // #1 = $Vm
/*44503*/         OPC_CheckChild2Type, MVT::v4i32,
/*44505*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44507*/         OPC_EmitInteger, MVT::i32, 14, 
/*44510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 222:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*44524*/       0, // EndSwitchType
/*44525*/     0, /*End of Scope*/
/*44526*/   /*Scope*/ 56|128,5/*696*/, /*->45224*/
/*44528*/     OPC_CheckInteger, 100|128,1/*228*/, 
/*44531*/     OPC_MoveParent,
/*44532*/     OPC_Scope, 55|128,1/*183*/, /*->44718*/ // 5 children in Scope
/*44535*/       OPC_RecordChild1, // #0 = $Vn
/*44536*/       OPC_Scope, 44, /*->44582*/ // 4 children in Scope
/*44538*/         OPC_CheckChild1Type, MVT::v4i16,
/*44540*/         OPC_MoveChild, 2,
/*44542*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44545*/         OPC_RecordChild0, // #1 = $Vm
/*44546*/         OPC_CheckChild0Type, MVT::v4i16,
/*44548*/         OPC_RecordChild1, // #2 = $lane
/*44549*/         OPC_MoveChild, 1,
/*44551*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44554*/         OPC_MoveParent,
/*44555*/         OPC_CheckType, MVT::v4i16,
/*44557*/         OPC_MoveParent,
/*44558*/         OPC_CheckType, MVT::v4i16,
/*44560*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44562*/         OPC_EmitConvertToTarget, 2,
/*44564*/         OPC_EmitInteger, MVT::i32, 14, 
/*44567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 228:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44582*/       /*Scope*/ 44, /*->44627*/
/*44583*/         OPC_CheckChild1Type, MVT::v2i32,
/*44585*/         OPC_MoveChild, 2,
/*44587*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44590*/         OPC_RecordChild0, // #1 = $Vm
/*44591*/         OPC_CheckChild0Type, MVT::v2i32,
/*44593*/         OPC_RecordChild1, // #2 = $lane
/*44594*/         OPC_MoveChild, 1,
/*44596*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44599*/         OPC_MoveParent,
/*44600*/         OPC_CheckType, MVT::v2i32,
/*44602*/         OPC_MoveParent,
/*44603*/         OPC_CheckType, MVT::v2i32,
/*44605*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44607*/         OPC_EmitConvertToTarget, 2,
/*44609*/         OPC_EmitInteger, MVT::i32, 14, 
/*44612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 228:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44627*/       /*Scope*/ 44, /*->44672*/
/*44628*/         OPC_CheckChild1Type, MVT::v8i16,
/*44630*/         OPC_MoveChild, 2,
/*44632*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44635*/         OPC_RecordChild0, // #1 = $Vm
/*44636*/         OPC_CheckChild0Type, MVT::v4i16,
/*44638*/         OPC_RecordChild1, // #2 = $lane
/*44639*/         OPC_MoveChild, 1,
/*44641*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44644*/         OPC_MoveParent,
/*44645*/         OPC_CheckType, MVT::v8i16,
/*44647*/         OPC_MoveParent,
/*44648*/         OPC_CheckType, MVT::v8i16,
/*44650*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44652*/         OPC_EmitConvertToTarget, 2,
/*44654*/         OPC_EmitInteger, MVT::i32, 14, 
/*44657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 228:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44672*/       /*Scope*/ 44, /*->44717*/
/*44673*/         OPC_CheckChild1Type, MVT::v4i32,
/*44675*/         OPC_MoveChild, 2,
/*44677*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44680*/         OPC_RecordChild0, // #1 = $Vm
/*44681*/         OPC_CheckChild0Type, MVT::v2i32,
/*44683*/         OPC_RecordChild1, // #2 = $lane
/*44684*/         OPC_MoveChild, 1,
/*44686*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44689*/         OPC_MoveParent,
/*44690*/         OPC_CheckType, MVT::v4i32,
/*44692*/         OPC_MoveParent,
/*44693*/         OPC_CheckType, MVT::v4i32,
/*44695*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44697*/         OPC_EmitConvertToTarget, 2,
/*44699*/         OPC_EmitInteger, MVT::i32, 14, 
/*44702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44705*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 228:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44717*/       0, /*End of Scope*/
/*44718*/     /*Scope*/ 24|128,1/*152*/, /*->44872*/
/*44720*/       OPC_MoveChild, 1,
/*44722*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44725*/       OPC_RecordChild0, // #0 = $Vm
/*44726*/       OPC_Scope, 71, /*->44799*/ // 2 children in Scope
/*44728*/         OPC_CheckChild0Type, MVT::v4i16,
/*44730*/         OPC_RecordChild1, // #1 = $lane
/*44731*/         OPC_MoveChild, 1,
/*44733*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44736*/         OPC_MoveParent,
/*44737*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->44768
/*44740*/           OPC_MoveParent,
/*44741*/           OPC_RecordChild2, // #2 = $Vn
/*44742*/           OPC_CheckChild2Type, MVT::v4i16,
/*44744*/           OPC_CheckType, MVT::v4i16,
/*44746*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44748*/           OPC_EmitConvertToTarget, 1,
/*44750*/           OPC_EmitInteger, MVT::i32, 14, 
/*44753*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44756*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 228:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44768*/         /*SwitchType*/ 28,  MVT::v8i16,// ->44798
/*44770*/           OPC_MoveParent,
/*44771*/           OPC_RecordChild2, // #2 = $Vn
/*44772*/           OPC_CheckChild2Type, MVT::v8i16,
/*44774*/           OPC_CheckType, MVT::v8i16,
/*44776*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44778*/           OPC_EmitConvertToTarget, 1,
/*44780*/           OPC_EmitInteger, MVT::i32, 14, 
/*44783*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44786*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 228:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44798*/         0, // EndSwitchType
/*44799*/       /*Scope*/ 71, /*->44871*/
/*44800*/         OPC_CheckChild0Type, MVT::v2i32,
/*44802*/         OPC_RecordChild1, // #1 = $lane
/*44803*/         OPC_MoveChild, 1,
/*44805*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44808*/         OPC_MoveParent,
/*44809*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->44840
/*44812*/           OPC_MoveParent,
/*44813*/           OPC_RecordChild2, // #2 = $Vn
/*44814*/           OPC_CheckChild2Type, MVT::v2i32,
/*44816*/           OPC_CheckType, MVT::v2i32,
/*44818*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44820*/           OPC_EmitConvertToTarget, 1,
/*44822*/           OPC_EmitInteger, MVT::i32, 14, 
/*44825*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44828*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 228:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44840*/         /*SwitchType*/ 28,  MVT::v4i32,// ->44870
/*44842*/           OPC_MoveParent,
/*44843*/           OPC_RecordChild2, // #2 = $Vn
/*44844*/           OPC_CheckChild2Type, MVT::v4i32,
/*44846*/           OPC_CheckType, MVT::v4i32,
/*44848*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44850*/           OPC_EmitConvertToTarget, 1,
/*44852*/           OPC_EmitInteger, MVT::i32, 14, 
/*44855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44858*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 228:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44870*/         0, // EndSwitchType
/*44871*/       0, /*End of Scope*/
/*44872*/     /*Scope*/ 123, /*->44996*/
/*44873*/       OPC_RecordChild1, // #0 = $src1
/*44874*/       OPC_Scope, 59, /*->44935*/ // 2 children in Scope
/*44876*/         OPC_CheckChild1Type, MVT::v8i16,
/*44878*/         OPC_MoveChild, 2,
/*44880*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44883*/         OPC_RecordChild0, // #1 = $src2
/*44884*/         OPC_CheckChild0Type, MVT::v8i16,
/*44886*/         OPC_RecordChild1, // #2 = $lane
/*44887*/         OPC_MoveChild, 1,
/*44889*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44892*/         OPC_MoveParent,
/*44893*/         OPC_CheckType, MVT::v8i16,
/*44895*/         OPC_MoveParent,
/*44896*/         OPC_CheckType, MVT::v8i16,
/*44898*/         OPC_EmitConvertToTarget, 2,
/*44900*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*44903*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*44912*/         OPC_EmitConvertToTarget, 2,
/*44914*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*44917*/         OPC_EmitInteger, MVT::i32, 14, 
/*44920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 228:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44935*/       /*Scope*/ 59, /*->44995*/
/*44936*/         OPC_CheckChild1Type, MVT::v4i32,
/*44938*/         OPC_MoveChild, 2,
/*44940*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44943*/         OPC_RecordChild0, // #1 = $src2
/*44944*/         OPC_CheckChild0Type, MVT::v4i32,
/*44946*/         OPC_RecordChild1, // #2 = $lane
/*44947*/         OPC_MoveChild, 1,
/*44949*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44952*/         OPC_MoveParent,
/*44953*/         OPC_CheckType, MVT::v4i32,
/*44955*/         OPC_MoveParent,
/*44956*/         OPC_CheckType, MVT::v4i32,
/*44958*/         OPC_EmitConvertToTarget, 2,
/*44960*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*44963*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*44972*/         OPC_EmitConvertToTarget, 2,
/*44974*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*44977*/         OPC_EmitInteger, MVT::i32, 14, 
/*44980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 228:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44995*/       0, /*End of Scope*/
/*44996*/     /*Scope*/ 118, /*->45115*/
/*44997*/       OPC_MoveChild, 1,
/*44999*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45002*/       OPC_RecordChild0, // #0 = $src2
/*45003*/       OPC_Scope, 54, /*->45059*/ // 2 children in Scope
/*45005*/         OPC_CheckChild0Type, MVT::v8i16,
/*45007*/         OPC_RecordChild1, // #1 = $lane
/*45008*/         OPC_MoveChild, 1,
/*45010*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45013*/         OPC_MoveParent,
/*45014*/         OPC_CheckType, MVT::v8i16,
/*45016*/         OPC_MoveParent,
/*45017*/         OPC_RecordChild2, // #2 = $src1
/*45018*/         OPC_CheckChild2Type, MVT::v8i16,
/*45020*/         OPC_CheckType, MVT::v8i16,
/*45022*/         OPC_EmitConvertToTarget, 1,
/*45024*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*45027*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*45036*/         OPC_EmitConvertToTarget, 1,
/*45038*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*45041*/         OPC_EmitInteger, MVT::i32, 14, 
/*45044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 228:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45059*/       /*Scope*/ 54, /*->45114*/
/*45060*/         OPC_CheckChild0Type, MVT::v4i32,
/*45062*/         OPC_RecordChild1, // #1 = $lane
/*45063*/         OPC_MoveChild, 1,
/*45065*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45068*/         OPC_MoveParent,
/*45069*/         OPC_CheckType, MVT::v4i32,
/*45071*/         OPC_MoveParent,
/*45072*/         OPC_RecordChild2, // #2 = $src1
/*45073*/         OPC_CheckChild2Type, MVT::v4i32,
/*45075*/         OPC_CheckType, MVT::v4i32,
/*45077*/         OPC_EmitConvertToTarget, 1,
/*45079*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*45082*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*45091*/         OPC_EmitConvertToTarget, 1,
/*45093*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*45096*/         OPC_EmitInteger, MVT::i32, 14, 
/*45099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 228:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45114*/       0, /*End of Scope*/
/*45115*/     /*Scope*/ 107, /*->45223*/
/*45116*/       OPC_RecordChild1, // #0 = $Vn
/*45117*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->45144
/*45120*/         OPC_CheckChild1Type, MVT::v4i16,
/*45122*/         OPC_RecordChild2, // #1 = $Vm
/*45123*/         OPC_CheckChild2Type, MVT::v4i16,
/*45125*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45127*/         OPC_EmitInteger, MVT::i32, 14, 
/*45130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45133*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 228:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45144*/       /*SwitchType*/ 24,  MVT::v2i32,// ->45170
/*45146*/         OPC_CheckChild1Type, MVT::v2i32,
/*45148*/         OPC_RecordChild2, // #1 = $Vm
/*45149*/         OPC_CheckChild2Type, MVT::v2i32,
/*45151*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45153*/         OPC_EmitInteger, MVT::i32, 14, 
/*45156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 228:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45170*/       /*SwitchType*/ 24,  MVT::v8i16,// ->45196
/*45172*/         OPC_CheckChild1Type, MVT::v8i16,
/*45174*/         OPC_RecordChild2, // #1 = $Vm
/*45175*/         OPC_CheckChild2Type, MVT::v8i16,
/*45177*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45179*/         OPC_EmitInteger, MVT::i32, 14, 
/*45182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45185*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 228:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45196*/       /*SwitchType*/ 24,  MVT::v4i32,// ->45222
/*45198*/         OPC_CheckChild1Type, MVT::v4i32,
/*45200*/         OPC_RecordChild2, // #1 = $Vm
/*45201*/         OPC_CheckChild2Type, MVT::v4i32,
/*45203*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45205*/         OPC_EmitInteger, MVT::i32, 14, 
/*45208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 228:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45222*/       0, // EndSwitchType
/*45223*/     0, /*End of Scope*/
/*45224*/   /*Scope*/ 117|128,1/*245*/, /*->45471*/
/*45226*/     OPC_CheckInteger, 95|128,1/*223*/, 
/*45229*/     OPC_MoveParent,
/*45230*/     OPC_Scope, 93, /*->45325*/ // 3 children in Scope
/*45232*/       OPC_RecordChild1, // #0 = $Vn
/*45233*/       OPC_Scope, 44, /*->45279*/ // 2 children in Scope
/*45235*/         OPC_CheckChild1Type, MVT::v4i16,
/*45237*/         OPC_MoveChild, 2,
/*45239*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45242*/         OPC_RecordChild0, // #1 = $Vm
/*45243*/         OPC_CheckChild0Type, MVT::v4i16,
/*45245*/         OPC_RecordChild1, // #2 = $lane
/*45246*/         OPC_MoveChild, 1,
/*45248*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45251*/         OPC_MoveParent,
/*45252*/         OPC_CheckType, MVT::v4i16,
/*45254*/         OPC_MoveParent,
/*45255*/         OPC_CheckType, MVT::v4i32,
/*45257*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45259*/         OPC_EmitConvertToTarget, 2,
/*45261*/         OPC_EmitInteger, MVT::i32, 14, 
/*45264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 223:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45279*/       /*Scope*/ 44, /*->45324*/
/*45280*/         OPC_CheckChild1Type, MVT::v2i32,
/*45282*/         OPC_MoveChild, 2,
/*45284*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45287*/         OPC_RecordChild0, // #1 = $Vm
/*45288*/         OPC_CheckChild0Type, MVT::v2i32,
/*45290*/         OPC_RecordChild1, // #2 = $lane
/*45291*/         OPC_MoveChild, 1,
/*45293*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45296*/         OPC_MoveParent,
/*45297*/         OPC_CheckType, MVT::v2i32,
/*45299*/         OPC_MoveParent,
/*45300*/         OPC_CheckType, MVT::v2i64,
/*45302*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45304*/         OPC_EmitConvertToTarget, 2,
/*45306*/         OPC_EmitInteger, MVT::i32, 14, 
/*45309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 223:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45324*/       0, /*End of Scope*/
/*45325*/     /*Scope*/ 88, /*->45414*/
/*45326*/       OPC_MoveChild, 1,
/*45328*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45331*/       OPC_RecordChild0, // #0 = $Vm
/*45332*/       OPC_Scope, 39, /*->45373*/ // 2 children in Scope
/*45334*/         OPC_CheckChild0Type, MVT::v4i16,
/*45336*/         OPC_RecordChild1, // #1 = $lane
/*45337*/         OPC_MoveChild, 1,
/*45339*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45342*/         OPC_MoveParent,
/*45343*/         OPC_CheckType, MVT::v4i16,
/*45345*/         OPC_MoveParent,
/*45346*/         OPC_RecordChild2, // #2 = $Vn
/*45347*/         OPC_CheckChild2Type, MVT::v4i16,
/*45349*/         OPC_CheckType, MVT::v4i32,
/*45351*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45353*/         OPC_EmitConvertToTarget, 1,
/*45355*/         OPC_EmitInteger, MVT::i32, 14, 
/*45358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 223:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45373*/       /*Scope*/ 39, /*->45413*/
/*45374*/         OPC_CheckChild0Type, MVT::v2i32,
/*45376*/         OPC_RecordChild1, // #1 = $lane
/*45377*/         OPC_MoveChild, 1,
/*45379*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45382*/         OPC_MoveParent,
/*45383*/         OPC_CheckType, MVT::v2i32,
/*45385*/         OPC_MoveParent,
/*45386*/         OPC_RecordChild2, // #2 = $Vn
/*45387*/         OPC_CheckChild2Type, MVT::v2i32,
/*45389*/         OPC_CheckType, MVT::v2i64,
/*45391*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45393*/         OPC_EmitConvertToTarget, 1,
/*45395*/         OPC_EmitInteger, MVT::i32, 14, 
/*45398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 223:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45413*/       0, /*End of Scope*/
/*45414*/     /*Scope*/ 55, /*->45470*/
/*45415*/       OPC_RecordChild1, // #0 = $Vn
/*45416*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->45443
/*45419*/         OPC_CheckChild1Type, MVT::v4i16,
/*45421*/         OPC_RecordChild2, // #1 = $Vm
/*45422*/         OPC_CheckChild2Type, MVT::v4i16,
/*45424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45426*/         OPC_EmitInteger, MVT::i32, 14, 
/*45429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 223:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45443*/       /*SwitchType*/ 24,  MVT::v2i64,// ->45469
/*45445*/         OPC_CheckChild1Type, MVT::v2i32,
/*45447*/         OPC_RecordChild2, // #1 = $Vm
/*45448*/         OPC_CheckChild2Type, MVT::v2i32,
/*45450*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45452*/         OPC_EmitInteger, MVT::i32, 14, 
/*45455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 223:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45469*/       0, // EndSwitchType
/*45470*/     0, /*End of Scope*/
/*45471*/   /*Scope*/ 73, /*->45545*/
/*45472*/     OPC_CheckInteger, 49|128,1/*177*/, 
/*45475*/     OPC_MoveParent,
/*45476*/     OPC_RecordChild1, // #0 = $Vm
/*45477*/     OPC_Scope, 32, /*->45511*/ // 2 children in Scope
/*45479*/       OPC_CheckChild1Type, MVT::v2f32,
/*45481*/       OPC_RecordChild2, // #1 = $SIMM
/*45482*/       OPC_MoveChild, 2,
/*45484*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45487*/       OPC_MoveParent,
/*45488*/       OPC_CheckType, MVT::v2i32,
/*45490*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45492*/       OPC_EmitConvertToTarget, 1,
/*45494*/       OPC_EmitInteger, MVT::i32, 14, 
/*45497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45500*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 177:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*45511*/     /*Scope*/ 32, /*->45544*/
/*45512*/       OPC_CheckChild1Type, MVT::v4f32,
/*45514*/       OPC_RecordChild2, // #1 = $SIMM
/*45515*/       OPC_MoveChild, 2,
/*45517*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45520*/       OPC_MoveParent,
/*45521*/       OPC_CheckType, MVT::v4i32,
/*45523*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45525*/       OPC_EmitConvertToTarget, 1,
/*45527*/       OPC_EmitInteger, MVT::i32, 14, 
/*45530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 177:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*45544*/     0, /*End of Scope*/
/*45545*/   /*Scope*/ 73, /*->45619*/
/*45546*/     OPC_CheckInteger, 50|128,1/*178*/, 
/*45549*/     OPC_MoveParent,
/*45550*/     OPC_RecordChild1, // #0 = $Vm
/*45551*/     OPC_Scope, 32, /*->45585*/ // 2 children in Scope
/*45553*/       OPC_CheckChild1Type, MVT::v2f32,
/*45555*/       OPC_RecordChild2, // #1 = $SIMM
/*45556*/       OPC_MoveChild, 2,
/*45558*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45561*/       OPC_MoveParent,
/*45562*/       OPC_CheckType, MVT::v2i32,
/*45564*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45566*/       OPC_EmitConvertToTarget, 1,
/*45568*/       OPC_EmitInteger, MVT::i32, 14, 
/*45571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 178:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*45585*/     /*Scope*/ 32, /*->45618*/
/*45586*/       OPC_CheckChild1Type, MVT::v4f32,
/*45588*/       OPC_RecordChild2, // #1 = $SIMM
/*45589*/       OPC_MoveChild, 2,
/*45591*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45594*/       OPC_MoveParent,
/*45595*/       OPC_CheckType, MVT::v4i32,
/*45597*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45599*/       OPC_EmitConvertToTarget, 1,
/*45601*/       OPC_EmitInteger, MVT::i32, 14, 
/*45604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 178:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*45618*/     0, /*End of Scope*/
/*45619*/   /*Scope*/ 35|128,1/*163*/, /*->45784*/
/*45621*/     OPC_CheckInteger, 61|128,1/*189*/, 
/*45624*/     OPC_MoveParent,
/*45625*/     OPC_RecordChild1, // #0 = $Vn
/*45626*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45653
/*45629*/       OPC_CheckChild1Type, MVT::v4i16,
/*45631*/       OPC_RecordChild2, // #1 = $Vm
/*45632*/       OPC_CheckChild2Type, MVT::v4i16,
/*45634*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45636*/       OPC_EmitInteger, MVT::i32, 14, 
/*45639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 189:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45653*/     /*SwitchType*/ 24,  MVT::v2i32,// ->45679
/*45655*/       OPC_CheckChild1Type, MVT::v2i32,
/*45657*/       OPC_RecordChild2, // #1 = $Vm
/*45658*/       OPC_CheckChild2Type, MVT::v2i32,
/*45660*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45662*/       OPC_EmitInteger, MVT::i32, 14, 
/*45665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 189:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45679*/     /*SwitchType*/ 24,  MVT::v8i16,// ->45705
/*45681*/       OPC_CheckChild1Type, MVT::v8i16,
/*45683*/       OPC_RecordChild2, // #1 = $Vm
/*45684*/       OPC_CheckChild2Type, MVT::v8i16,
/*45686*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45688*/       OPC_EmitInteger, MVT::i32, 14, 
/*45691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 189:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45705*/     /*SwitchType*/ 24,  MVT::v4i32,// ->45731
/*45707*/       OPC_CheckChild1Type, MVT::v4i32,
/*45709*/       OPC_RecordChild2, // #1 = $Vm
/*45710*/       OPC_CheckChild2Type, MVT::v4i32,
/*45712*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45714*/       OPC_EmitInteger, MVT::i32, 14, 
/*45717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 189:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45731*/     /*SwitchType*/ 24,  MVT::v8i8,// ->45757
/*45733*/       OPC_CheckChild1Type, MVT::v8i8,
/*45735*/       OPC_RecordChild2, // #1 = $Vm
/*45736*/       OPC_CheckChild2Type, MVT::v8i8,
/*45738*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45740*/       OPC_EmitInteger, MVT::i32, 14, 
/*45743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 189:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*45757*/     /*SwitchType*/ 24,  MVT::v16i8,// ->45783
/*45759*/       OPC_CheckChild1Type, MVT::v16i8,
/*45761*/       OPC_RecordChild2, // #1 = $Vm
/*45762*/       OPC_CheckChild2Type, MVT::v16i8,
/*45764*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45766*/       OPC_EmitInteger, MVT::i32, 14, 
/*45769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 189:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*45783*/     0, // EndSwitchType
/*45784*/   /*Scope*/ 35|128,1/*163*/, /*->45949*/
/*45786*/     OPC_CheckInteger, 62|128,1/*190*/, 
/*45789*/     OPC_MoveParent,
/*45790*/     OPC_RecordChild1, // #0 = $Vn
/*45791*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45818
/*45794*/       OPC_CheckChild1Type, MVT::v4i16,
/*45796*/       OPC_RecordChild2, // #1 = $Vm
/*45797*/       OPC_CheckChild2Type, MVT::v4i16,
/*45799*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45801*/       OPC_EmitInteger, MVT::i32, 14, 
/*45804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 190:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45818*/     /*SwitchType*/ 24,  MVT::v2i32,// ->45844
/*45820*/       OPC_CheckChild1Type, MVT::v2i32,
/*45822*/       OPC_RecordChild2, // #1 = $Vm
/*45823*/       OPC_CheckChild2Type, MVT::v2i32,
/*45825*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45827*/       OPC_EmitInteger, MVT::i32, 14, 
/*45830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 190:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45844*/     /*SwitchType*/ 24,  MVT::v8i16,// ->45870
/*45846*/       OPC_CheckChild1Type, MVT::v8i16,
/*45848*/       OPC_RecordChild2, // #1 = $Vm
/*45849*/       OPC_CheckChild2Type, MVT::v8i16,
/*45851*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45853*/       OPC_EmitInteger, MVT::i32, 14, 
/*45856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 190:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45870*/     /*SwitchType*/ 24,  MVT::v4i32,// ->45896
/*45872*/       OPC_CheckChild1Type, MVT::v4i32,
/*45874*/       OPC_RecordChild2, // #1 = $Vm
/*45875*/       OPC_CheckChild2Type, MVT::v4i32,
/*45877*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45879*/       OPC_EmitInteger, MVT::i32, 14, 
/*45882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 190:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45896*/     /*SwitchType*/ 24,  MVT::v8i8,// ->45922
/*45898*/       OPC_CheckChild1Type, MVT::v8i8,
/*45900*/       OPC_RecordChild2, // #1 = $Vm
/*45901*/       OPC_CheckChild2Type, MVT::v8i8,
/*45903*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45905*/       OPC_EmitInteger, MVT::i32, 14, 
/*45908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 190:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*45922*/     /*SwitchType*/ 24,  MVT::v16i8,// ->45948
/*45924*/       OPC_CheckChild1Type, MVT::v16i8,
/*45926*/       OPC_RecordChild2, // #1 = $Vm
/*45927*/       OPC_CheckChild2Type, MVT::v16i8,
/*45929*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45931*/       OPC_EmitInteger, MVT::i32, 14, 
/*45934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 190:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*45948*/     0, // EndSwitchType
/*45949*/   /*Scope*/ 35|128,1/*163*/, /*->46114*/
/*45951*/     OPC_CheckInteger, 117|128,1/*245*/, 
/*45954*/     OPC_MoveParent,
/*45955*/     OPC_RecordChild1, // #0 = $Vn
/*45956*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45983
/*45959*/       OPC_CheckChild1Type, MVT::v4i16,
/*45961*/       OPC_RecordChild2, // #1 = $Vm
/*45962*/       OPC_CheckChild2Type, MVT::v4i16,
/*45964*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45966*/       OPC_EmitInteger, MVT::i32, 14, 
/*45969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 245:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45983*/     /*SwitchType*/ 24,  MVT::v2i32,// ->46009
/*45985*/       OPC_CheckChild1Type, MVT::v2i32,
/*45987*/       OPC_RecordChild2, // #1 = $Vm
/*45988*/       OPC_CheckChild2Type, MVT::v2i32,
/*45990*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45992*/       OPC_EmitInteger, MVT::i32, 14, 
/*45995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 245:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46009*/     /*SwitchType*/ 24,  MVT::v8i16,// ->46035
/*46011*/       OPC_CheckChild1Type, MVT::v8i16,
/*46013*/       OPC_RecordChild2, // #1 = $Vm
/*46014*/       OPC_CheckChild2Type, MVT::v8i16,
/*46016*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46018*/       OPC_EmitInteger, MVT::i32, 14, 
/*46021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46024*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 245:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46035*/     /*SwitchType*/ 24,  MVT::v4i32,// ->46061
/*46037*/       OPC_CheckChild1Type, MVT::v4i32,
/*46039*/       OPC_RecordChild2, // #1 = $Vm
/*46040*/       OPC_CheckChild2Type, MVT::v4i32,
/*46042*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46044*/       OPC_EmitInteger, MVT::i32, 14, 
/*46047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 245:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46061*/     /*SwitchType*/ 24,  MVT::v8i8,// ->46087
/*46063*/       OPC_CheckChild1Type, MVT::v8i8,
/*46065*/       OPC_RecordChild2, // #1 = $Vm
/*46066*/       OPC_CheckChild2Type, MVT::v8i8,
/*46068*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46070*/       OPC_EmitInteger, MVT::i32, 14, 
/*46073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46076*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 245:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46087*/     /*SwitchType*/ 24,  MVT::v16i8,// ->46113
/*46089*/       OPC_CheckChild1Type, MVT::v16i8,
/*46091*/       OPC_RecordChild2, // #1 = $Vm
/*46092*/       OPC_CheckChild2Type, MVT::v16i8,
/*46094*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46096*/       OPC_EmitInteger, MVT::i32, 14, 
/*46099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 245:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46113*/     0, // EndSwitchType
/*46114*/   /*Scope*/ 35|128,1/*163*/, /*->46279*/
/*46116*/     OPC_CheckInteger, 118|128,1/*246*/, 
/*46119*/     OPC_MoveParent,
/*46120*/     OPC_RecordChild1, // #0 = $Vn
/*46121*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46148
/*46124*/       OPC_CheckChild1Type, MVT::v4i16,
/*46126*/       OPC_RecordChild2, // #1 = $Vm
/*46127*/       OPC_CheckChild2Type, MVT::v4i16,
/*46129*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46131*/       OPC_EmitInteger, MVT::i32, 14, 
/*46134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 246:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46148*/     /*SwitchType*/ 24,  MVT::v2i32,// ->46174
/*46150*/       OPC_CheckChild1Type, MVT::v2i32,
/*46152*/       OPC_RecordChild2, // #1 = $Vm
/*46153*/       OPC_CheckChild2Type, MVT::v2i32,
/*46155*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46157*/       OPC_EmitInteger, MVT::i32, 14, 
/*46160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 246:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46174*/     /*SwitchType*/ 24,  MVT::v8i16,// ->46200
/*46176*/       OPC_CheckChild1Type, MVT::v8i16,
/*46178*/       OPC_RecordChild2, // #1 = $Vm
/*46179*/       OPC_CheckChild2Type, MVT::v8i16,
/*46181*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46183*/       OPC_EmitInteger, MVT::i32, 14, 
/*46186*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46189*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 246:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46200*/     /*SwitchType*/ 24,  MVT::v4i32,// ->46226
/*46202*/       OPC_CheckChild1Type, MVT::v4i32,
/*46204*/       OPC_RecordChild2, // #1 = $Vm
/*46205*/       OPC_CheckChild2Type, MVT::v4i32,
/*46207*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46209*/       OPC_EmitInteger, MVT::i32, 14, 
/*46212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 246:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46226*/     /*SwitchType*/ 24,  MVT::v8i8,// ->46252
/*46228*/       OPC_CheckChild1Type, MVT::v8i8,
/*46230*/       OPC_RecordChild2, // #1 = $Vm
/*46231*/       OPC_CheckChild2Type, MVT::v8i8,
/*46233*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46235*/       OPC_EmitInteger, MVT::i32, 14, 
/*46238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 246:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46252*/     /*SwitchType*/ 24,  MVT::v16i8,// ->46278
/*46254*/       OPC_CheckChild1Type, MVT::v16i8,
/*46256*/       OPC_RecordChild2, // #1 = $Vm
/*46257*/       OPC_CheckChild2Type, MVT::v16i8,
/*46259*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46261*/       OPC_EmitInteger, MVT::i32, 14, 
/*46264*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46267*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 246:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46278*/     0, // EndSwitchType
/*46279*/   /*Scope*/ 87|128,1/*215*/, /*->46496*/
/*46281*/     OPC_CheckInteger, 93|128,1/*221*/, 
/*46284*/     OPC_MoveParent,
/*46285*/     OPC_RecordChild1, // #0 = $Vn
/*46286*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46313
/*46289*/       OPC_CheckChild1Type, MVT::v4i16,
/*46291*/       OPC_RecordChild2, // #1 = $Vm
/*46292*/       OPC_CheckChild2Type, MVT::v4i16,
/*46294*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46296*/       OPC_EmitInteger, MVT::i32, 14, 
/*46299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 221:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46313*/     /*SwitchType*/ 24,  MVT::v2i32,// ->46339
/*46315*/       OPC_CheckChild1Type, MVT::v2i32,
/*46317*/       OPC_RecordChild2, // #1 = $Vm
/*46318*/       OPC_CheckChild2Type, MVT::v2i32,
/*46320*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46322*/       OPC_EmitInteger, MVT::i32, 14, 
/*46325*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46328*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 221:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46339*/     /*SwitchType*/ 24,  MVT::v8i16,// ->46365
/*46341*/       OPC_CheckChild1Type, MVT::v8i16,
/*46343*/       OPC_RecordChild2, // #1 = $Vm
/*46344*/       OPC_CheckChild2Type, MVT::v8i16,
/*46346*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46348*/       OPC_EmitInteger, MVT::i32, 14, 
/*46351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 221:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46365*/     /*SwitchType*/ 24,  MVT::v4i32,// ->46391
/*46367*/       OPC_CheckChild1Type, MVT::v4i32,
/*46369*/       OPC_RecordChild2, // #1 = $Vm
/*46370*/       OPC_CheckChild2Type, MVT::v4i32,
/*46372*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46374*/       OPC_EmitInteger, MVT::i32, 14, 
/*46377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46380*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 221:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46391*/     /*SwitchType*/ 24,  MVT::v8i8,// ->46417
/*46393*/       OPC_CheckChild1Type, MVT::v8i8,
/*46395*/       OPC_RecordChild2, // #1 = $Vm
/*46396*/       OPC_CheckChild2Type, MVT::v8i8,
/*46398*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46400*/       OPC_EmitInteger, MVT::i32, 14, 
/*46403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 221:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46417*/     /*SwitchType*/ 24,  MVT::v16i8,// ->46443
/*46419*/       OPC_CheckChild1Type, MVT::v16i8,
/*46421*/       OPC_RecordChild2, // #1 = $Vm
/*46422*/       OPC_CheckChild2Type, MVT::v16i8,
/*46424*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46426*/       OPC_EmitInteger, MVT::i32, 14, 
/*46429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 221:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46443*/     /*SwitchType*/ 24,  MVT::v1i64,// ->46469
/*46445*/       OPC_CheckChild1Type, MVT::v1i64,
/*46447*/       OPC_RecordChild2, // #1 = $Vm
/*46448*/       OPC_CheckChild2Type, MVT::v1i64,
/*46450*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46452*/       OPC_EmitInteger, MVT::i32, 14, 
/*46455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 221:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46469*/     /*SwitchType*/ 24,  MVT::v2i64,// ->46495
/*46471*/       OPC_CheckChild1Type, MVT::v2i64,
/*46473*/       OPC_RecordChild2, // #1 = $Vm
/*46474*/       OPC_CheckChild2Type, MVT::v2i64,
/*46476*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46478*/       OPC_EmitInteger, MVT::i32, 14, 
/*46481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 221:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46495*/     0, // EndSwitchType
/*46496*/   /*Scope*/ 85, /*->46582*/
/*46497*/     OPC_CheckInteger, 114|128,1/*242*/, 
/*46500*/     OPC_MoveParent,
/*46501*/     OPC_RecordChild1, // #0 = $Vn
/*46502*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->46529
/*46505*/       OPC_CheckChild1Type, MVT::v8i16,
/*46507*/       OPC_RecordChild2, // #1 = $Vm
/*46508*/       OPC_CheckChild2Type, MVT::v8i16,
/*46510*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46512*/       OPC_EmitInteger, MVT::i32, 14, 
/*46515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46518*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 242:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46529*/     /*SwitchType*/ 24,  MVT::v4i16,// ->46555
/*46531*/       OPC_CheckChild1Type, MVT::v4i32,
/*46533*/       OPC_RecordChild2, // #1 = $Vm
/*46534*/       OPC_CheckChild2Type, MVT::v4i32,
/*46536*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46538*/       OPC_EmitInteger, MVT::i32, 14, 
/*46541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46544*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 242:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46555*/     /*SwitchType*/ 24,  MVT::v2i32,// ->46581
/*46557*/       OPC_CheckChild1Type, MVT::v2i64,
/*46559*/       OPC_RecordChild2, // #1 = $Vm
/*46560*/       OPC_CheckChild2Type, MVT::v2i64,
/*46562*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46564*/       OPC_EmitInteger, MVT::i32, 14, 
/*46567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 242:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46581*/     0, // EndSwitchType
/*46582*/   /*Scope*/ 59, /*->46642*/
/*46583*/     OPC_CheckInteger, 81|128,1/*209*/, 
/*46586*/     OPC_MoveParent,
/*46587*/     OPC_RecordChild1, // #0 = $Vn
/*46588*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->46615
/*46591*/       OPC_CheckChild1Type, MVT::v8i8,
/*46593*/       OPC_RecordChild2, // #1 = $Vm
/*46594*/       OPC_CheckChild2Type, MVT::v8i8,
/*46596*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46598*/       OPC_EmitInteger, MVT::i32, 14, 
/*46601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 209:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46615*/     /*SwitchType*/ 24,  MVT::v16i8,// ->46641
/*46617*/       OPC_CheckChild1Type, MVT::v16i8,
/*46619*/       OPC_RecordChild2, // #1 = $Vm
/*46620*/       OPC_CheckChild2Type, MVT::v16i8,
/*46622*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46624*/       OPC_EmitInteger, MVT::i32, 14, 
/*46627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 209:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46641*/     0, // EndSwitchType
/*46642*/   /*Scope*/ 51, /*->46694*/
/*46643*/     OPC_CheckInteger, 78|128,1/*206*/, 
/*46646*/     OPC_MoveParent,
/*46647*/     OPC_RecordChild1, // #0 = $Vn
/*46648*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i16,// ->46675
/*46651*/       OPC_CheckChild1Type, MVT::v8i8,
/*46653*/       OPC_RecordChild2, // #1 = $Vm
/*46654*/       OPC_CheckChild2Type, MVT::v8i8,
/*46656*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46658*/       OPC_EmitInteger, MVT::i32, 14, 
/*46661*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 206:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46675*/     /*SwitchType*/ 16,  MVT::v2i64,// ->46693
/*46677*/       OPC_CheckChild1Type, MVT::v1i64,
/*46679*/       OPC_RecordChild2, // #1 = $Vm
/*46680*/       OPC_CheckChild2Type, MVT::v1i64,
/*46682*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*46684*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v2i64 206:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46693*/     0, // EndSwitchType
/*46694*/   /*Scope*/ 35|128,1/*163*/, /*->46859*/
/*46696*/     OPC_CheckInteger, 63|128,1/*191*/, 
/*46699*/     OPC_MoveParent,
/*46700*/     OPC_RecordChild1, // #0 = $Vn
/*46701*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46728
/*46704*/       OPC_CheckChild1Type, MVT::v4i16,
/*46706*/       OPC_RecordChild2, // #1 = $Vm
/*46707*/       OPC_CheckChild2Type, MVT::v4i16,
/*46709*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46711*/       OPC_EmitInteger, MVT::i32, 14, 
/*46714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46717*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 191:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46728*/     /*SwitchType*/ 24,  MVT::v2i32,// ->46754
/*46730*/       OPC_CheckChild1Type, MVT::v2i32,
/*46732*/       OPC_RecordChild2, // #1 = $Vm
/*46733*/       OPC_CheckChild2Type, MVT::v2i32,
/*46735*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46737*/       OPC_EmitInteger, MVT::i32, 14, 
/*46740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 191:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46754*/     /*SwitchType*/ 24,  MVT::v8i16,// ->46780
/*46756*/       OPC_CheckChild1Type, MVT::v8i16,
/*46758*/       OPC_RecordChild2, // #1 = $Vm
/*46759*/       OPC_CheckChild2Type, MVT::v8i16,
/*46761*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46763*/       OPC_EmitInteger, MVT::i32, 14, 
/*46766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 191:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46780*/     /*SwitchType*/ 24,  MVT::v4i32,// ->46806
/*46782*/       OPC_CheckChild1Type, MVT::v4i32,
/*46784*/       OPC_RecordChild2, // #1 = $Vm
/*46785*/       OPC_CheckChild2Type, MVT::v4i32,
/*46787*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46789*/       OPC_EmitInteger, MVT::i32, 14, 
/*46792*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 191:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46806*/     /*SwitchType*/ 24,  MVT::v8i8,// ->46832
/*46808*/       OPC_CheckChild1Type, MVT::v8i8,
/*46810*/       OPC_RecordChild2, // #1 = $Vm
/*46811*/       OPC_CheckChild2Type, MVT::v8i8,
/*46813*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46815*/       OPC_EmitInteger, MVT::i32, 14, 
/*46818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 191:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46832*/     /*SwitchType*/ 24,  MVT::v16i8,// ->46858
/*46834*/       OPC_CheckChild1Type, MVT::v16i8,
/*46836*/       OPC_RecordChild2, // #1 = $Vm
/*46837*/       OPC_CheckChild2Type, MVT::v16i8,
/*46839*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46841*/       OPC_EmitInteger, MVT::i32, 14, 
/*46844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 191:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46858*/     0, // EndSwitchType
/*46859*/   /*Scope*/ 35|128,1/*163*/, /*->47024*/
/*46861*/     OPC_CheckInteger, 64|128,1/*192*/, 
/*46864*/     OPC_MoveParent,
/*46865*/     OPC_RecordChild1, // #0 = $Vn
/*46866*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46893
/*46869*/       OPC_CheckChild1Type, MVT::v4i16,
/*46871*/       OPC_RecordChild2, // #1 = $Vm
/*46872*/       OPC_CheckChild2Type, MVT::v4i16,
/*46874*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46876*/       OPC_EmitInteger, MVT::i32, 14, 
/*46879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 192:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46893*/     /*SwitchType*/ 24,  MVT::v2i32,// ->46919
/*46895*/       OPC_CheckChild1Type, MVT::v2i32,
/*46897*/       OPC_RecordChild2, // #1 = $Vm
/*46898*/       OPC_CheckChild2Type, MVT::v2i32,
/*46900*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46902*/       OPC_EmitInteger, MVT::i32, 14, 
/*46905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46908*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 192:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46919*/     /*SwitchType*/ 24,  MVT::v8i16,// ->46945
/*46921*/       OPC_CheckChild1Type, MVT::v8i16,
/*46923*/       OPC_RecordChild2, // #1 = $Vm
/*46924*/       OPC_CheckChild2Type, MVT::v8i16,
/*46926*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46928*/       OPC_EmitInteger, MVT::i32, 14, 
/*46931*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46934*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 192:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46945*/     /*SwitchType*/ 24,  MVT::v4i32,// ->46971
/*46947*/       OPC_CheckChild1Type, MVT::v4i32,
/*46949*/       OPC_RecordChild2, // #1 = $Vm
/*46950*/       OPC_CheckChild2Type, MVT::v4i32,
/*46952*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46954*/       OPC_EmitInteger, MVT::i32, 14, 
/*46957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 192:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46971*/     /*SwitchType*/ 24,  MVT::v8i8,// ->46997
/*46973*/       OPC_CheckChild1Type, MVT::v8i8,
/*46975*/       OPC_RecordChild2, // #1 = $Vm
/*46976*/       OPC_CheckChild2Type, MVT::v8i8,
/*46978*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46980*/       OPC_EmitInteger, MVT::i32, 14, 
/*46983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 192:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46997*/     /*SwitchType*/ 24,  MVT::v16i8,// ->47023
/*46999*/       OPC_CheckChild1Type, MVT::v16i8,
/*47001*/       OPC_RecordChild2, // #1 = $Vm
/*47002*/       OPC_CheckChild2Type, MVT::v16i8,
/*47004*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47006*/       OPC_EmitInteger, MVT::i32, 14, 
/*47009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 192:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47023*/     0, // EndSwitchType
/*47024*/   /*Scope*/ 87|128,1/*215*/, /*->47241*/
/*47026*/     OPC_CheckInteger, 113|128,1/*241*/, 
/*47029*/     OPC_MoveParent,
/*47030*/     OPC_RecordChild1, // #0 = $Vn
/*47031*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47058
/*47034*/       OPC_CheckChild1Type, MVT::v4i16,
/*47036*/       OPC_RecordChild2, // #1 = $Vm
/*47037*/       OPC_CheckChild2Type, MVT::v4i16,
/*47039*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47041*/       OPC_EmitInteger, MVT::i32, 14, 
/*47044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 241:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47058*/     /*SwitchType*/ 24,  MVT::v2i32,// ->47084
/*47060*/       OPC_CheckChild1Type, MVT::v2i32,
/*47062*/       OPC_RecordChild2, // #1 = $Vm
/*47063*/       OPC_CheckChild2Type, MVT::v2i32,
/*47065*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47067*/       OPC_EmitInteger, MVT::i32, 14, 
/*47070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 241:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47084*/     /*SwitchType*/ 24,  MVT::v8i16,// ->47110
/*47086*/       OPC_CheckChild1Type, MVT::v8i16,
/*47088*/       OPC_RecordChild2, // #1 = $Vm
/*47089*/       OPC_CheckChild2Type, MVT::v8i16,
/*47091*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47093*/       OPC_EmitInteger, MVT::i32, 14, 
/*47096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 241:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47110*/     /*SwitchType*/ 24,  MVT::v4i32,// ->47136
/*47112*/       OPC_CheckChild1Type, MVT::v4i32,
/*47114*/       OPC_RecordChild2, // #1 = $Vm
/*47115*/       OPC_CheckChild2Type, MVT::v4i32,
/*47117*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47119*/       OPC_EmitInteger, MVT::i32, 14, 
/*47122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 241:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47136*/     /*SwitchType*/ 24,  MVT::v8i8,// ->47162
/*47138*/       OPC_CheckChild1Type, MVT::v8i8,
/*47140*/       OPC_RecordChild2, // #1 = $Vm
/*47141*/       OPC_CheckChild2Type, MVT::v8i8,
/*47143*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47145*/       OPC_EmitInteger, MVT::i32, 14, 
/*47148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 241:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47162*/     /*SwitchType*/ 24,  MVT::v16i8,// ->47188
/*47164*/       OPC_CheckChild1Type, MVT::v16i8,
/*47166*/       OPC_RecordChild2, // #1 = $Vm
/*47167*/       OPC_CheckChild2Type, MVT::v16i8,
/*47169*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47171*/       OPC_EmitInteger, MVT::i32, 14, 
/*47174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 241:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47188*/     /*SwitchType*/ 24,  MVT::v1i64,// ->47214
/*47190*/       OPC_CheckChild1Type, MVT::v1i64,
/*47192*/       OPC_RecordChild2, // #1 = $Vm
/*47193*/       OPC_CheckChild2Type, MVT::v1i64,
/*47195*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47197*/       OPC_EmitInteger, MVT::i32, 14, 
/*47200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 241:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47214*/     /*SwitchType*/ 24,  MVT::v2i64,// ->47240
/*47216*/       OPC_CheckChild1Type, MVT::v2i64,
/*47218*/       OPC_RecordChild2, // #1 = $Vm
/*47219*/       OPC_CheckChild2Type, MVT::v2i64,
/*47221*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47223*/       OPC_EmitInteger, MVT::i32, 14, 
/*47226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 241:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*47240*/     0, // EndSwitchType
/*47241*/   /*Scope*/ 85, /*->47327*/
/*47242*/     OPC_CheckInteger, 2|128,2/*258*/, 
/*47245*/     OPC_MoveParent,
/*47246*/     OPC_RecordChild1, // #0 = $Vn
/*47247*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->47274
/*47250*/       OPC_CheckChild1Type, MVT::v8i16,
/*47252*/       OPC_RecordChild2, // #1 = $Vm
/*47253*/       OPC_CheckChild2Type, MVT::v8i16,
/*47255*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47257*/       OPC_EmitInteger, MVT::i32, 14, 
/*47260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47263*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 258:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47274*/     /*SwitchType*/ 24,  MVT::v4i16,// ->47300
/*47276*/       OPC_CheckChild1Type, MVT::v4i32,
/*47278*/       OPC_RecordChild2, // #1 = $Vm
/*47279*/       OPC_CheckChild2Type, MVT::v4i32,
/*47281*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47283*/       OPC_EmitInteger, MVT::i32, 14, 
/*47286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 258:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47300*/     /*SwitchType*/ 24,  MVT::v2i32,// ->47326
/*47302*/       OPC_CheckChild1Type, MVT::v2i64,
/*47304*/       OPC_RecordChild2, // #1 = $Vm
/*47305*/       OPC_CheckChild2Type, MVT::v2i64,
/*47307*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47309*/       OPC_EmitInteger, MVT::i32, 14, 
/*47312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 258:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*47326*/     0, // EndSwitchType
/*47327*/   /*Scope*/ 25, /*->47353*/
/*47328*/     OPC_CheckInteger, 39|128,1/*167*/, 
/*47331*/     OPC_MoveParent,
/*47332*/     OPC_RecordChild1, // #0 = $Vn
/*47333*/     OPC_RecordChild2, // #1 = $Vm
/*47334*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47336*/     OPC_EmitInteger, MVT::i32, 14, 
/*47339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 167:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*47353*/   /*Scope*/ 25, /*->47379*/
/*47354*/     OPC_CheckInteger, 40|128,1/*168*/, 
/*47357*/     OPC_MoveParent,
/*47358*/     OPC_RecordChild1, // #0 = $Vn
/*47359*/     OPC_RecordChild2, // #1 = $Vm
/*47360*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47362*/     OPC_EmitInteger, MVT::i32, 14, 
/*47365*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47368*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 168:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*47379*/   /*Scope*/ 25, /*->47405*/
/*47380*/     OPC_CheckInteger, 41|128,1/*169*/, 
/*47383*/     OPC_MoveParent,
/*47384*/     OPC_RecordChild1, // #0 = $Vn
/*47385*/     OPC_RecordChild2, // #1 = $Vm
/*47386*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47388*/     OPC_EmitInteger, MVT::i32, 14, 
/*47391*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47394*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 169:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*47405*/   /*Scope*/ 25, /*->47431*/
/*47406*/     OPC_CheckInteger, 42|128,1/*170*/, 
/*47409*/     OPC_MoveParent,
/*47410*/     OPC_RecordChild1, // #0 = $Vn
/*47411*/     OPC_RecordChild2, // #1 = $Vm
/*47412*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47414*/     OPC_EmitInteger, MVT::i32, 14, 
/*47417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 170:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*47431*/   /*Scope*/ 51|128,2/*307*/, /*->47740*/
/*47433*/     OPC_CheckInteger, 43|128,1/*171*/, 
/*47436*/     OPC_MoveParent,
/*47437*/     OPC_RecordChild1, // #0 = $src1
/*47438*/     OPC_SwitchType /*10 cases */, 28,  MVT::v8i8,// ->47469
/*47441*/       OPC_CheckChild1Type, MVT::v8i8,
/*47443*/       OPC_RecordChild2, // #1 = $Vn
/*47444*/       OPC_CheckChild2Type, MVT::v8i8,
/*47446*/       OPC_RecordChild3, // #2 = $Vm
/*47447*/       OPC_CheckChild3Type, MVT::v8i8,
/*47449*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47451*/       OPC_EmitInteger, MVT::i32, 14, 
/*47454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 171:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47469*/     /*SwitchType*/ 28,  MVT::v4i16,// ->47499
/*47471*/       OPC_CheckChild1Type, MVT::v4i16,
/*47473*/       OPC_RecordChild2, // #1 = $Vn
/*47474*/       OPC_CheckChild2Type, MVT::v4i16,
/*47476*/       OPC_RecordChild3, // #2 = $Vm
/*47477*/       OPC_CheckChild3Type, MVT::v4i16,
/*47479*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47481*/       OPC_EmitInteger, MVT::i32, 14, 
/*47484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47487*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i16 171:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47499*/     /*SwitchType*/ 28,  MVT::v2i32,// ->47529
/*47501*/       OPC_CheckChild1Type, MVT::v2i32,
/*47503*/       OPC_RecordChild2, // #1 = $Vn
/*47504*/       OPC_CheckChild2Type, MVT::v2i32,
/*47506*/       OPC_RecordChild3, // #2 = $Vm
/*47507*/       OPC_CheckChild3Type, MVT::v2i32,
/*47509*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47511*/       OPC_EmitInteger, MVT::i32, 14, 
/*47514*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47517*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 171:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47529*/     /*SwitchType*/ 28,  MVT::v1i64,// ->47559
/*47531*/       OPC_CheckChild1Type, MVT::v1i64,
/*47533*/       OPC_RecordChild2, // #1 = $Vn
/*47534*/       OPC_CheckChild2Type, MVT::v1i64,
/*47536*/       OPC_RecordChild3, // #2 = $Vm
/*47537*/       OPC_CheckChild3Type, MVT::v1i64,
/*47539*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47541*/       OPC_EmitInteger, MVT::i32, 14, 
/*47544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v1i64 171:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47559*/     /*SwitchType*/ 28,  MVT::v16i8,// ->47589
/*47561*/       OPC_CheckChild1Type, MVT::v16i8,
/*47563*/       OPC_RecordChild2, // #1 = $Vn
/*47564*/       OPC_CheckChild2Type, MVT::v16i8,
/*47566*/       OPC_RecordChild3, // #2 = $Vm
/*47567*/       OPC_CheckChild3Type, MVT::v16i8,
/*47569*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47571*/       OPC_EmitInteger, MVT::i32, 14, 
/*47574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v16i8 171:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47589*/     /*SwitchType*/ 28,  MVT::v8i16,// ->47619
/*47591*/       OPC_CheckChild1Type, MVT::v8i16,
/*47593*/       OPC_RecordChild2, // #1 = $Vn
/*47594*/       OPC_CheckChild2Type, MVT::v8i16,
/*47596*/       OPC_RecordChild3, // #2 = $Vm
/*47597*/       OPC_CheckChild3Type, MVT::v8i16,
/*47599*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47601*/       OPC_EmitInteger, MVT::i32, 14, 
/*47604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i16 171:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47619*/     /*SwitchType*/ 28,  MVT::v4i32,// ->47649
/*47621*/       OPC_CheckChild1Type, MVT::v4i32,
/*47623*/       OPC_RecordChild2, // #1 = $Vn
/*47624*/       OPC_CheckChild2Type, MVT::v4i32,
/*47626*/       OPC_RecordChild3, // #2 = $Vm
/*47627*/       OPC_CheckChild3Type, MVT::v4i32,
/*47629*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47631*/       OPC_EmitInteger, MVT::i32, 14, 
/*47634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47637*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 171:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47649*/     /*SwitchType*/ 28,  MVT::v2i64,// ->47679
/*47651*/       OPC_CheckChild1Type, MVT::v2i64,
/*47653*/       OPC_RecordChild2, // #1 = $Vn
/*47654*/       OPC_CheckChild2Type, MVT::v2i64,
/*47656*/       OPC_RecordChild3, // #2 = $Vm
/*47657*/       OPC_CheckChild3Type, MVT::v2i64,
/*47659*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47661*/       OPC_EmitInteger, MVT::i32, 14, 
/*47664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i64 171:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*47679*/     /*SwitchType*/ 28,  MVT::v2f32,// ->47709
/*47681*/       OPC_CheckChild1Type, MVT::v2f32,
/*47683*/       OPC_RecordChild2, // #1 = $Vn
/*47684*/       OPC_CheckChild2Type, MVT::v2f32,
/*47686*/       OPC_RecordChild3, // #2 = $Vm
/*47687*/       OPC_CheckChild3Type, MVT::v2f32,
/*47689*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47691*/       OPC_EmitInteger, MVT::i32, 14, 
/*47694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 171:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*47709*/     /*SwitchType*/ 28,  MVT::v4f32,// ->47739
/*47711*/       OPC_CheckChild1Type, MVT::v4f32,
/*47713*/       OPC_RecordChild2, // #1 = $Vn
/*47714*/       OPC_CheckChild2Type, MVT::v4f32,
/*47716*/       OPC_RecordChild3, // #2 = $Vm
/*47717*/       OPC_CheckChild3Type, MVT::v4f32,
/*47719*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47721*/       OPC_EmitInteger, MVT::i32, 14, 
/*47724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 171:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*47739*/     0, // EndSwitchType
/*47740*/   /*Scope*/ 87|128,1/*215*/, /*->47957*/
/*47742*/     OPC_CheckInteger, 36|128,1/*164*/, 
/*47745*/     OPC_MoveParent,
/*47746*/     OPC_RecordChild1, // #0 = $Vn
/*47747*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47774
/*47750*/       OPC_CheckChild1Type, MVT::v4i16,
/*47752*/       OPC_RecordChild2, // #1 = $Vm
/*47753*/       OPC_CheckChild2Type, MVT::v4i16,
/*47755*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47757*/       OPC_EmitInteger, MVT::i32, 14, 
/*47760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 164:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47774*/     /*SwitchType*/ 24,  MVT::v2i32,// ->47800
/*47776*/       OPC_CheckChild1Type, MVT::v2i32,
/*47778*/       OPC_RecordChild2, // #1 = $Vm
/*47779*/       OPC_CheckChild2Type, MVT::v2i32,
/*47781*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47783*/       OPC_EmitInteger, MVT::i32, 14, 
/*47786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 164:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47800*/     /*SwitchType*/ 24,  MVT::v8i16,// ->47826
/*47802*/       OPC_CheckChild1Type, MVT::v8i16,
/*47804*/       OPC_RecordChild2, // #1 = $Vm
/*47805*/       OPC_CheckChild2Type, MVT::v8i16,
/*47807*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47809*/       OPC_EmitInteger, MVT::i32, 14, 
/*47812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 164:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47826*/     /*SwitchType*/ 24,  MVT::v4i32,// ->47852
/*47828*/       OPC_CheckChild1Type, MVT::v4i32,
/*47830*/       OPC_RecordChild2, // #1 = $Vm
/*47831*/       OPC_CheckChild2Type, MVT::v4i32,
/*47833*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47835*/       OPC_EmitInteger, MVT::i32, 14, 
/*47838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 164:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47852*/     /*SwitchType*/ 24,  MVT::v8i8,// ->47878
/*47854*/       OPC_CheckChild1Type, MVT::v8i8,
/*47856*/       OPC_RecordChild2, // #1 = $Vm
/*47857*/       OPC_CheckChild2Type, MVT::v8i8,
/*47859*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47861*/       OPC_EmitInteger, MVT::i32, 14, 
/*47864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 164:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47878*/     /*SwitchType*/ 24,  MVT::v16i8,// ->47904
/*47880*/       OPC_CheckChild1Type, MVT::v16i8,
/*47882*/       OPC_RecordChild2, // #1 = $Vm
/*47883*/       OPC_CheckChild2Type, MVT::v16i8,
/*47885*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47887*/       OPC_EmitInteger, MVT::i32, 14, 
/*47890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 164:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47904*/     /*SwitchType*/ 24,  MVT::v2f32,// ->47930
/*47906*/       OPC_CheckChild1Type, MVT::v2f32,
/*47908*/       OPC_RecordChild2, // #1 = $Vm
/*47909*/       OPC_CheckChild2Type, MVT::v2f32,
/*47911*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47913*/       OPC_EmitInteger, MVT::i32, 14, 
/*47916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 164:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*47930*/     /*SwitchType*/ 24,  MVT::v4f32,// ->47956
/*47932*/       OPC_CheckChild1Type, MVT::v4f32,
/*47934*/       OPC_RecordChild2, // #1 = $Vm
/*47935*/       OPC_CheckChild2Type, MVT::v4f32,
/*47937*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47939*/       OPC_EmitInteger, MVT::i32, 14, 
/*47942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 164:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*47956*/     0, // EndSwitchType
/*47957*/   /*Scope*/ 35|128,1/*163*/, /*->48122*/
/*47959*/     OPC_CheckInteger, 37|128,1/*165*/, 
/*47962*/     OPC_MoveParent,
/*47963*/     OPC_RecordChild1, // #0 = $Vn
/*47964*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47991
/*47967*/       OPC_CheckChild1Type, MVT::v4i16,
/*47969*/       OPC_RecordChild2, // #1 = $Vm
/*47970*/       OPC_CheckChild2Type, MVT::v4i16,
/*47972*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47974*/       OPC_EmitInteger, MVT::i32, 14, 
/*47977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 165:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47991*/     /*SwitchType*/ 24,  MVT::v2i32,// ->48017
/*47993*/       OPC_CheckChild1Type, MVT::v2i32,
/*47995*/       OPC_RecordChild2, // #1 = $Vm
/*47996*/       OPC_CheckChild2Type, MVT::v2i32,
/*47998*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48000*/       OPC_EmitInteger, MVT::i32, 14, 
/*48003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 165:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48017*/     /*SwitchType*/ 24,  MVT::v8i16,// ->48043
/*48019*/       OPC_CheckChild1Type, MVT::v8i16,
/*48021*/       OPC_RecordChild2, // #1 = $Vm
/*48022*/       OPC_CheckChild2Type, MVT::v8i16,
/*48024*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48026*/       OPC_EmitInteger, MVT::i32, 14, 
/*48029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 165:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48043*/     /*SwitchType*/ 24,  MVT::v4i32,// ->48069
/*48045*/       OPC_CheckChild1Type, MVT::v4i32,
/*48047*/       OPC_RecordChild2, // #1 = $Vm
/*48048*/       OPC_CheckChild2Type, MVT::v4i32,
/*48050*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48052*/       OPC_EmitInteger, MVT::i32, 14, 
/*48055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 165:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48069*/     /*SwitchType*/ 24,  MVT::v8i8,// ->48095
/*48071*/       OPC_CheckChild1Type, MVT::v8i8,
/*48073*/       OPC_RecordChild2, // #1 = $Vm
/*48074*/       OPC_CheckChild2Type, MVT::v8i8,
/*48076*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48078*/       OPC_EmitInteger, MVT::i32, 14, 
/*48081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 165:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48095*/     /*SwitchType*/ 24,  MVT::v16i8,// ->48121
/*48097*/       OPC_CheckChild1Type, MVT::v16i8,
/*48099*/       OPC_RecordChild2, // #1 = $Vm
/*48100*/       OPC_CheckChild2Type, MVT::v16i8,
/*48102*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48104*/       OPC_EmitInteger, MVT::i32, 14, 
/*48107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 165:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48121*/     0, // EndSwitchType
/*48122*/   /*Scope*/ 87|128,1/*215*/, /*->48339*/
/*48124*/     OPC_CheckInteger, 73|128,1/*201*/, 
/*48127*/     OPC_MoveParent,
/*48128*/     OPC_RecordChild1, // #0 = $Vn
/*48129*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48156
/*48132*/       OPC_CheckChild1Type, MVT::v4i16,
/*48134*/       OPC_RecordChild2, // #1 = $Vm
/*48135*/       OPC_CheckChild2Type, MVT::v4i16,
/*48137*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48139*/       OPC_EmitInteger, MVT::i32, 14, 
/*48142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 201:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48156*/     /*SwitchType*/ 24,  MVT::v2i32,// ->48182
/*48158*/       OPC_CheckChild1Type, MVT::v2i32,
/*48160*/       OPC_RecordChild2, // #1 = $Vm
/*48161*/       OPC_CheckChild2Type, MVT::v2i32,
/*48163*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48165*/       OPC_EmitInteger, MVT::i32, 14, 
/*48168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 201:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48182*/     /*SwitchType*/ 24,  MVT::v8i16,// ->48208
/*48184*/       OPC_CheckChild1Type, MVT::v8i16,
/*48186*/       OPC_RecordChild2, // #1 = $Vm
/*48187*/       OPC_CheckChild2Type, MVT::v8i16,
/*48189*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48191*/       OPC_EmitInteger, MVT::i32, 14, 
/*48194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48197*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 201:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48208*/     /*SwitchType*/ 24,  MVT::v4i32,// ->48234
/*48210*/       OPC_CheckChild1Type, MVT::v4i32,
/*48212*/       OPC_RecordChild2, // #1 = $Vm
/*48213*/       OPC_CheckChild2Type, MVT::v4i32,
/*48215*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48217*/       OPC_EmitInteger, MVT::i32, 14, 
/*48220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 201:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48234*/     /*SwitchType*/ 24,  MVT::v8i8,// ->48260
/*48236*/       OPC_CheckChild1Type, MVT::v8i8,
/*48238*/       OPC_RecordChild2, // #1 = $Vm
/*48239*/       OPC_CheckChild2Type, MVT::v8i8,
/*48241*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48243*/       OPC_EmitInteger, MVT::i32, 14, 
/*48246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 201:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48260*/     /*SwitchType*/ 24,  MVT::v16i8,// ->48286
/*48262*/       OPC_CheckChild1Type, MVT::v16i8,
/*48264*/       OPC_RecordChild2, // #1 = $Vm
/*48265*/       OPC_CheckChild2Type, MVT::v16i8,
/*48267*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48269*/       OPC_EmitInteger, MVT::i32, 14, 
/*48272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 201:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48286*/     /*SwitchType*/ 24,  MVT::v2f32,// ->48312
/*48288*/       OPC_CheckChild1Type, MVT::v2f32,
/*48290*/       OPC_RecordChild2, // #1 = $Vm
/*48291*/       OPC_CheckChild2Type, MVT::v2f32,
/*48293*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48295*/       OPC_EmitInteger, MVT::i32, 14, 
/*48298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 201:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48312*/     /*SwitchType*/ 24,  MVT::v4f32,// ->48338
/*48314*/       OPC_CheckChild1Type, MVT::v4f32,
/*48316*/       OPC_RecordChild2, // #1 = $Vm
/*48317*/       OPC_CheckChild2Type, MVT::v4f32,
/*48319*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48321*/       OPC_EmitInteger, MVT::i32, 14, 
/*48324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48327*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 201:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48338*/     0, // EndSwitchType
/*48339*/   /*Scope*/ 35|128,1/*163*/, /*->48504*/
/*48341*/     OPC_CheckInteger, 74|128,1/*202*/, 
/*48344*/     OPC_MoveParent,
/*48345*/     OPC_RecordChild1, // #0 = $Vn
/*48346*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->48373
/*48349*/       OPC_CheckChild1Type, MVT::v4i16,
/*48351*/       OPC_RecordChild2, // #1 = $Vm
/*48352*/       OPC_CheckChild2Type, MVT::v4i16,
/*48354*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48356*/       OPC_EmitInteger, MVT::i32, 14, 
/*48359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 202:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48373*/     /*SwitchType*/ 24,  MVT::v2i32,// ->48399
/*48375*/       OPC_CheckChild1Type, MVT::v2i32,
/*48377*/       OPC_RecordChild2, // #1 = $Vm
/*48378*/       OPC_CheckChild2Type, MVT::v2i32,
/*48380*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48382*/       OPC_EmitInteger, MVT::i32, 14, 
/*48385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 202:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48399*/     /*SwitchType*/ 24,  MVT::v8i16,// ->48425
/*48401*/       OPC_CheckChild1Type, MVT::v8i16,
/*48403*/       OPC_RecordChild2, // #1 = $Vm
/*48404*/       OPC_CheckChild2Type, MVT::v8i16,
/*48406*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48408*/       OPC_EmitInteger, MVT::i32, 14, 
/*48411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48414*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 202:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48425*/     /*SwitchType*/ 24,  MVT::v4i32,// ->48451
/*48427*/       OPC_CheckChild1Type, MVT::v4i32,
/*48429*/       OPC_RecordChild2, // #1 = $Vm
/*48430*/       OPC_CheckChild2Type, MVT::v4i32,
/*48432*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48434*/       OPC_EmitInteger, MVT::i32, 14, 
/*48437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 202:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48451*/     /*SwitchType*/ 24,  MVT::v8i8,// ->48477
/*48453*/       OPC_CheckChild1Type, MVT::v8i8,
/*48455*/       OPC_RecordChild2, // #1 = $Vm
/*48456*/       OPC_CheckChild2Type, MVT::v8i8,
/*48458*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48460*/       OPC_EmitInteger, MVT::i32, 14, 
/*48463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 202:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48477*/     /*SwitchType*/ 24,  MVT::v16i8,// ->48503
/*48479*/       OPC_CheckChild1Type, MVT::v16i8,
/*48481*/       OPC_RecordChild2, // #1 = $Vm
/*48482*/       OPC_CheckChild2Type, MVT::v16i8,
/*48484*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48486*/       OPC_EmitInteger, MVT::i32, 14, 
/*48489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 202:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48503*/     0, // EndSwitchType
/*48504*/   /*Scope*/ 87|128,1/*215*/, /*->48721*/
/*48506*/     OPC_CheckInteger, 76|128,1/*204*/, 
/*48509*/     OPC_MoveParent,
/*48510*/     OPC_RecordChild1, // #0 = $Vn
/*48511*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48538
/*48514*/       OPC_CheckChild1Type, MVT::v4i16,
/*48516*/       OPC_RecordChild2, // #1 = $Vm
/*48517*/       OPC_CheckChild2Type, MVT::v4i16,
/*48519*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48521*/       OPC_EmitInteger, MVT::i32, 14, 
/*48524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 204:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48538*/     /*SwitchType*/ 24,  MVT::v2i32,// ->48564
/*48540*/       OPC_CheckChild1Type, MVT::v2i32,
/*48542*/       OPC_RecordChild2, // #1 = $Vm
/*48543*/       OPC_CheckChild2Type, MVT::v2i32,
/*48545*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48547*/       OPC_EmitInteger, MVT::i32, 14, 
/*48550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 204:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48564*/     /*SwitchType*/ 24,  MVT::v8i16,// ->48590
/*48566*/       OPC_CheckChild1Type, MVT::v8i16,
/*48568*/       OPC_RecordChild2, // #1 = $Vm
/*48569*/       OPC_CheckChild2Type, MVT::v8i16,
/*48571*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48573*/       OPC_EmitInteger, MVT::i32, 14, 
/*48576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 204:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48590*/     /*SwitchType*/ 24,  MVT::v4i32,// ->48616
/*48592*/       OPC_CheckChild1Type, MVT::v4i32,
/*48594*/       OPC_RecordChild2, // #1 = $Vm
/*48595*/       OPC_CheckChild2Type, MVT::v4i32,
/*48597*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48599*/       OPC_EmitInteger, MVT::i32, 14, 
/*48602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 204:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48616*/     /*SwitchType*/ 24,  MVT::v8i8,// ->48642
/*48618*/       OPC_CheckChild1Type, MVT::v8i8,
/*48620*/       OPC_RecordChild2, // #1 = $Vm
/*48621*/       OPC_CheckChild2Type, MVT::v8i8,
/*48623*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48625*/       OPC_EmitInteger, MVT::i32, 14, 
/*48628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 204:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48642*/     /*SwitchType*/ 24,  MVT::v16i8,// ->48668
/*48644*/       OPC_CheckChild1Type, MVT::v16i8,
/*48646*/       OPC_RecordChild2, // #1 = $Vm
/*48647*/       OPC_CheckChild2Type, MVT::v16i8,
/*48649*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48651*/       OPC_EmitInteger, MVT::i32, 14, 
/*48654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 204:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48668*/     /*SwitchType*/ 24,  MVT::v2f32,// ->48694
/*48670*/       OPC_CheckChild1Type, MVT::v2f32,
/*48672*/       OPC_RecordChild2, // #1 = $Vm
/*48673*/       OPC_CheckChild2Type, MVT::v2f32,
/*48675*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48677*/       OPC_EmitInteger, MVT::i32, 14, 
/*48680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 204:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48694*/     /*SwitchType*/ 24,  MVT::v4f32,// ->48720
/*48696*/       OPC_CheckChild1Type, MVT::v4f32,
/*48698*/       OPC_RecordChild2, // #1 = $Vm
/*48699*/       OPC_CheckChild2Type, MVT::v4f32,
/*48701*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48703*/       OPC_EmitInteger, MVT::i32, 14, 
/*48706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48709*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 204:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*48720*/     0, // EndSwitchType
/*48721*/   /*Scope*/ 35|128,1/*163*/, /*->48886*/
/*48723*/     OPC_CheckInteger, 77|128,1/*205*/, 
/*48726*/     OPC_MoveParent,
/*48727*/     OPC_RecordChild1, // #0 = $Vn
/*48728*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->48755
/*48731*/       OPC_CheckChild1Type, MVT::v4i16,
/*48733*/       OPC_RecordChild2, // #1 = $Vm
/*48734*/       OPC_CheckChild2Type, MVT::v4i16,
/*48736*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48738*/       OPC_EmitInteger, MVT::i32, 14, 
/*48741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 205:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48755*/     /*SwitchType*/ 24,  MVT::v2i32,// ->48781
/*48757*/       OPC_CheckChild1Type, MVT::v2i32,
/*48759*/       OPC_RecordChild2, // #1 = $Vm
/*48760*/       OPC_CheckChild2Type, MVT::v2i32,
/*48762*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48764*/       OPC_EmitInteger, MVT::i32, 14, 
/*48767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48770*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 205:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48781*/     /*SwitchType*/ 24,  MVT::v8i16,// ->48807
/*48783*/       OPC_CheckChild1Type, MVT::v8i16,
/*48785*/       OPC_RecordChild2, // #1 = $Vm
/*48786*/       OPC_CheckChild2Type, MVT::v8i16,
/*48788*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48790*/       OPC_EmitInteger, MVT::i32, 14, 
/*48793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 205:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48807*/     /*SwitchType*/ 24,  MVT::v4i32,// ->48833
/*48809*/       OPC_CheckChild1Type, MVT::v4i32,
/*48811*/       OPC_RecordChild2, // #1 = $Vm
/*48812*/       OPC_CheckChild2Type, MVT::v4i32,
/*48814*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48816*/       OPC_EmitInteger, MVT::i32, 14, 
/*48819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48822*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 205:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48833*/     /*SwitchType*/ 24,  MVT::v8i8,// ->48859
/*48835*/       OPC_CheckChild1Type, MVT::v8i8,
/*48837*/       OPC_RecordChild2, // #1 = $Vm
/*48838*/       OPC_CheckChild2Type, MVT::v8i8,
/*48840*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48842*/       OPC_EmitInteger, MVT::i32, 14, 
/*48845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 205:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48859*/     /*SwitchType*/ 24,  MVT::v16i8,// ->48885
/*48861*/       OPC_CheckChild1Type, MVT::v16i8,
/*48863*/       OPC_RecordChild2, // #1 = $Vm
/*48864*/       OPC_CheckChild2Type, MVT::v16i8,
/*48866*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48868*/       OPC_EmitInteger, MVT::i32, 14, 
/*48871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 205:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48885*/     0, // EndSwitchType
/*48886*/   /*Scope*/ 111, /*->48998*/
/*48887*/     OPC_CheckInteger, 84|128,1/*212*/, 
/*48890*/     OPC_MoveParent,
/*48891*/     OPC_RecordChild1, // #0 = $Vn
/*48892*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->48919
/*48895*/       OPC_CheckChild1Type, MVT::v8i8,
/*48897*/       OPC_RecordChild2, // #1 = $Vm
/*48898*/       OPC_CheckChild2Type, MVT::v8i8,
/*48900*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48902*/       OPC_EmitInteger, MVT::i32, 14, 
/*48905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48908*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 212:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48919*/     /*SwitchType*/ 24,  MVT::v4i16,// ->48945
/*48921*/       OPC_CheckChild1Type, MVT::v4i16,
/*48923*/       OPC_RecordChild2, // #1 = $Vm
/*48924*/       OPC_CheckChild2Type, MVT::v4i16,
/*48926*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48928*/       OPC_EmitInteger, MVT::i32, 14, 
/*48931*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48934*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 212:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48945*/     /*SwitchType*/ 24,  MVT::v2i32,// ->48971
/*48947*/       OPC_CheckChild1Type, MVT::v2i32,
/*48949*/       OPC_RecordChild2, // #1 = $Vm
/*48950*/       OPC_CheckChild2Type, MVT::v2i32,
/*48952*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48954*/       OPC_EmitInteger, MVT::i32, 14, 
/*48957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 212:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48971*/     /*SwitchType*/ 24,  MVT::v2f32,// ->48997
/*48973*/       OPC_CheckChild1Type, MVT::v2f32,
/*48975*/       OPC_RecordChild2, // #1 = $Vm
/*48976*/       OPC_CheckChild2Type, MVT::v2f32,
/*48978*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48980*/       OPC_EmitInteger, MVT::i32, 14, 
/*48983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 212:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*48997*/     0, // EndSwitchType
/*48998*/   /*Scope*/ 11|128,1/*139*/, /*->49139*/
/*49000*/     OPC_CheckInteger, 85|128,1/*213*/, 
/*49003*/     OPC_MoveParent,
/*49004*/     OPC_RecordChild1, // #0 = $Vm
/*49005*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->49028
/*49008*/       OPC_CheckChild1Type, MVT::v8i8,
/*49010*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49012*/       OPC_EmitInteger, MVT::i32, 14, 
/*49015*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49018*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 213:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*49028*/     /*SwitchType*/ 20,  MVT::v2i32,// ->49050
/*49030*/       OPC_CheckChild1Type, MVT::v4i16,
/*49032*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49034*/       OPC_EmitInteger, MVT::i32, 14, 
/*49037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 213:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*49050*/     /*SwitchType*/ 20,  MVT::v1i64,// ->49072
/*49052*/       OPC_CheckChild1Type, MVT::v2i32,
/*49054*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49056*/       OPC_EmitInteger, MVT::i32, 14, 
/*49059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 213:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*49072*/     /*SwitchType*/ 20,  MVT::v8i16,// ->49094
/*49074*/       OPC_CheckChild1Type, MVT::v16i8,
/*49076*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49078*/       OPC_EmitInteger, MVT::i32, 14, 
/*49081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 213:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*49094*/     /*SwitchType*/ 20,  MVT::v4i32,// ->49116
/*49096*/       OPC_CheckChild1Type, MVT::v8i16,
/*49098*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49100*/       OPC_EmitInteger, MVT::i32, 14, 
/*49103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 213:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*49116*/     /*SwitchType*/ 20,  MVT::v2i64,// ->49138
/*49118*/       OPC_CheckChild1Type, MVT::v4i32,
/*49120*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49122*/       OPC_EmitInteger, MVT::i32, 14, 
/*49125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 213:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*49138*/     0, // EndSwitchType
/*49139*/   /*Scope*/ 11|128,1/*139*/, /*->49280*/
/*49141*/     OPC_CheckInteger, 86|128,1/*214*/, 
/*49144*/     OPC_MoveParent,
/*49145*/     OPC_RecordChild1, // #0 = $Vm
/*49146*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->49169
/*49149*/       OPC_CheckChild1Type, MVT::v8i8,
/*49151*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49153*/       OPC_EmitInteger, MVT::i32, 14, 
/*49156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49159*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 214:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*49169*/     /*SwitchType*/ 20,  MVT::v2i32,// ->49191
/*49171*/       OPC_CheckChild1Type, MVT::v4i16,
/*49173*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49175*/       OPC_EmitInteger, MVT::i32, 14, 
/*49178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 214:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*49191*/     /*SwitchType*/ 20,  MVT::v1i64,// ->49213
/*49193*/       OPC_CheckChild1Type, MVT::v2i32,
/*49195*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49197*/       OPC_EmitInteger, MVT::i32, 14, 
/*49200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 214:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*49213*/     /*SwitchType*/ 20,  MVT::v8i16,// ->49235
/*49215*/       OPC_CheckChild1Type, MVT::v16i8,
/*49217*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49219*/       OPC_EmitInteger, MVT::i32, 14, 
/*49222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49225*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 214:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*49235*/     /*SwitchType*/ 20,  MVT::v4i32,// ->49257
/*49237*/       OPC_CheckChild1Type, MVT::v8i16,
/*49239*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49241*/       OPC_EmitInteger, MVT::i32, 14, 
/*49244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49247*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 214:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*49257*/     /*SwitchType*/ 20,  MVT::v2i64,// ->49279
/*49259*/       OPC_CheckChild1Type, MVT::v4i32,
/*49261*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49263*/       OPC_EmitInteger, MVT::i32, 14, 
/*49266*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49269*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 214:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*49279*/     0, // EndSwitchType
/*49280*/   /*Scope*/ 35|128,1/*163*/, /*->49445*/
/*49282*/     OPC_CheckInteger, 82|128,1/*210*/, 
/*49285*/     OPC_MoveParent,
/*49286*/     OPC_RecordChild1, // #0 = $src1
/*49287*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->49314
/*49290*/       OPC_CheckChild1Type, MVT::v4i16,
/*49292*/       OPC_RecordChild2, // #1 = $Vm
/*49293*/       OPC_CheckChild2Type, MVT::v8i8,
/*49295*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49297*/       OPC_EmitInteger, MVT::i32, 14, 
/*49300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 210:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*49314*/     /*SwitchType*/ 24,  MVT::v2i32,// ->49340
/*49316*/       OPC_CheckChild1Type, MVT::v2i32,
/*49318*/       OPC_RecordChild2, // #1 = $Vm
/*49319*/       OPC_CheckChild2Type, MVT::v4i16,
/*49321*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49323*/       OPC_EmitInteger, MVT::i32, 14, 
/*49326*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49329*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 210:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*49340*/     /*SwitchType*/ 24,  MVT::v1i64,// ->49366
/*49342*/       OPC_CheckChild1Type, MVT::v1i64,
/*49344*/       OPC_RecordChild2, // #1 = $Vm
/*49345*/       OPC_CheckChild2Type, MVT::v2i32,
/*49347*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49349*/       OPC_EmitInteger, MVT::i32, 14, 
/*49352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 210:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*49366*/     /*SwitchType*/ 24,  MVT::v8i16,// ->49392
/*49368*/       OPC_CheckChild1Type, MVT::v8i16,
/*49370*/       OPC_RecordChild2, // #1 = $Vm
/*49371*/       OPC_CheckChild2Type, MVT::v16i8,
/*49373*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49375*/       OPC_EmitInteger, MVT::i32, 14, 
/*49378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 210:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*49392*/     /*SwitchType*/ 24,  MVT::v4i32,// ->49418
/*49394*/       OPC_CheckChild1Type, MVT::v4i32,
/*49396*/       OPC_RecordChild2, // #1 = $Vm
/*49397*/       OPC_CheckChild2Type, MVT::v8i16,
/*49399*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49401*/       OPC_EmitInteger, MVT::i32, 14, 
/*49404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 210:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*49418*/     /*SwitchType*/ 24,  MVT::v2i64,// ->49444
/*49420*/       OPC_CheckChild1Type, MVT::v2i64,
/*49422*/       OPC_RecordChild2, // #1 = $Vm
/*49423*/       OPC_CheckChild2Type, MVT::v4i32,
/*49425*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49427*/       OPC_EmitInteger, MVT::i32, 14, 
/*49430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 210:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*49444*/     0, // EndSwitchType
/*49445*/   /*Scope*/ 35|128,1/*163*/, /*->49610*/
/*49447*/     OPC_CheckInteger, 83|128,1/*211*/, 
/*49450*/     OPC_MoveParent,
/*49451*/     OPC_RecordChild1, // #0 = $src1
/*49452*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->49479
/*49455*/       OPC_CheckChild1Type, MVT::v4i16,
/*49457*/       OPC_RecordChild2, // #1 = $Vm
/*49458*/       OPC_CheckChild2Type, MVT::v8i8,
/*49460*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49462*/       OPC_EmitInteger, MVT::i32, 14, 
/*49465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 211:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*49479*/     /*SwitchType*/ 24,  MVT::v2i32,// ->49505
/*49481*/       OPC_CheckChild1Type, MVT::v2i32,
/*49483*/       OPC_RecordChild2, // #1 = $Vm
/*49484*/       OPC_CheckChild2Type, MVT::v4i16,
/*49486*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49488*/       OPC_EmitInteger, MVT::i32, 14, 
/*49491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49494*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 211:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*49505*/     /*SwitchType*/ 24,  MVT::v1i64,// ->49531
/*49507*/       OPC_CheckChild1Type, MVT::v1i64,
/*49509*/       OPC_RecordChild2, // #1 = $Vm
/*49510*/       OPC_CheckChild2Type, MVT::v2i32,
/*49512*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49514*/       OPC_EmitInteger, MVT::i32, 14, 
/*49517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 211:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*49531*/     /*SwitchType*/ 24,  MVT::v8i16,// ->49557
/*49533*/       OPC_CheckChild1Type, MVT::v8i16,
/*49535*/       OPC_RecordChild2, // #1 = $Vm
/*49536*/       OPC_CheckChild2Type, MVT::v16i8,
/*49538*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49540*/       OPC_EmitInteger, MVT::i32, 14, 
/*49543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 211:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*49557*/     /*SwitchType*/ 24,  MVT::v4i32,// ->49583
/*49559*/       OPC_CheckChild1Type, MVT::v4i32,
/*49561*/       OPC_RecordChild2, // #1 = $Vm
/*49562*/       OPC_CheckChild2Type, MVT::v8i16,
/*49564*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49566*/       OPC_EmitInteger, MVT::i32, 14, 
/*49569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 211:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*49583*/     /*SwitchType*/ 24,  MVT::v2i64,// ->49609
/*49585*/       OPC_CheckChild1Type, MVT::v2i64,
/*49587*/       OPC_RecordChild2, // #1 = $Vm
/*49588*/       OPC_CheckChild2Type, MVT::v4i32,
/*49590*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49592*/       OPC_EmitInteger, MVT::i32, 14, 
/*49595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49598*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 211:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*49609*/     0, // EndSwitchType
/*49610*/   /*Scope*/ 111, /*->49722*/
/*49611*/     OPC_CheckInteger, 87|128,1/*215*/, 
/*49614*/     OPC_MoveParent,
/*49615*/     OPC_RecordChild1, // #0 = $Vn
/*49616*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->49643
/*49619*/       OPC_CheckChild1Type, MVT::v8i8,
/*49621*/       OPC_RecordChild2, // #1 = $Vm
/*49622*/       OPC_CheckChild2Type, MVT::v8i8,
/*49624*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49626*/       OPC_EmitInteger, MVT::i32, 14, 
/*49629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 215:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49643*/     /*SwitchType*/ 24,  MVT::v4i16,// ->49669
/*49645*/       OPC_CheckChild1Type, MVT::v4i16,
/*49647*/       OPC_RecordChild2, // #1 = $Vm
/*49648*/       OPC_CheckChild2Type, MVT::v4i16,
/*49650*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49652*/       OPC_EmitInteger, MVT::i32, 14, 
/*49655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49658*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 215:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49669*/     /*SwitchType*/ 24,  MVT::v2i32,// ->49695
/*49671*/       OPC_CheckChild1Type, MVT::v2i32,
/*49673*/       OPC_RecordChild2, // #1 = $Vm
/*49674*/       OPC_CheckChild2Type, MVT::v2i32,
/*49676*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49678*/       OPC_EmitInteger, MVT::i32, 14, 
/*49681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49684*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 215:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49695*/     /*SwitchType*/ 24,  MVT::v2f32,// ->49721
/*49697*/       OPC_CheckChild1Type, MVT::v2f32,
/*49699*/       OPC_RecordChild2, // #1 = $Vm
/*49700*/       OPC_CheckChild2Type, MVT::v2f32,
/*49702*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49704*/       OPC_EmitInteger, MVT::i32, 14, 
/*49707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49710*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 215:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49721*/     0, // EndSwitchType
/*49722*/   /*Scope*/ 85, /*->49808*/
/*49723*/     OPC_CheckInteger, 88|128,1/*216*/, 
/*49726*/     OPC_MoveParent,
/*49727*/     OPC_RecordChild1, // #0 = $Vn
/*49728*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->49755
/*49731*/       OPC_CheckChild1Type, MVT::v8i8,
/*49733*/       OPC_RecordChild2, // #1 = $Vm
/*49734*/       OPC_CheckChild2Type, MVT::v8i8,
/*49736*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49738*/       OPC_EmitInteger, MVT::i32, 14, 
/*49741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 216:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49755*/     /*SwitchType*/ 24,  MVT::v4i16,// ->49781
/*49757*/       OPC_CheckChild1Type, MVT::v4i16,
/*49759*/       OPC_RecordChild2, // #1 = $Vm
/*49760*/       OPC_CheckChild2Type, MVT::v4i16,
/*49762*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49764*/       OPC_EmitInteger, MVT::i32, 14, 
/*49767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49770*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 216:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49781*/     /*SwitchType*/ 24,  MVT::v2i32,// ->49807
/*49783*/       OPC_CheckChild1Type, MVT::v2i32,
/*49785*/       OPC_RecordChild2, // #1 = $Vm
/*49786*/       OPC_CheckChild2Type, MVT::v2i32,
/*49788*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49790*/       OPC_EmitInteger, MVT::i32, 14, 
/*49793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 216:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49807*/     0, // EndSwitchType
/*49808*/   /*Scope*/ 111, /*->49920*/
/*49809*/     OPC_CheckInteger, 89|128,1/*217*/, 
/*49812*/     OPC_MoveParent,
/*49813*/     OPC_RecordChild1, // #0 = $Vn
/*49814*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->49841
/*49817*/       OPC_CheckChild1Type, MVT::v8i8,
/*49819*/       OPC_RecordChild2, // #1 = $Vm
/*49820*/       OPC_CheckChild2Type, MVT::v8i8,
/*49822*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49824*/       OPC_EmitInteger, MVT::i32, 14, 
/*49827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49830*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 217:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49841*/     /*SwitchType*/ 24,  MVT::v4i16,// ->49867
/*49843*/       OPC_CheckChild1Type, MVT::v4i16,
/*49845*/       OPC_RecordChild2, // #1 = $Vm
/*49846*/       OPC_CheckChild2Type, MVT::v4i16,
/*49848*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49850*/       OPC_EmitInteger, MVT::i32, 14, 
/*49853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49856*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 217:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49867*/     /*SwitchType*/ 24,  MVT::v2i32,// ->49893
/*49869*/       OPC_CheckChild1Type, MVT::v2i32,
/*49871*/       OPC_RecordChild2, // #1 = $Vm
/*49872*/       OPC_CheckChild2Type, MVT::v2i32,
/*49874*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49876*/       OPC_EmitInteger, MVT::i32, 14, 
/*49879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 217:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49893*/     /*SwitchType*/ 24,  MVT::v2f32,// ->49919
/*49895*/       OPC_CheckChild1Type, MVT::v2f32,
/*49897*/       OPC_RecordChild2, // #1 = $Vm
/*49898*/       OPC_CheckChild2Type, MVT::v2f32,
/*49900*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49902*/       OPC_EmitInteger, MVT::i32, 14, 
/*49905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49908*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 217:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49919*/     0, // EndSwitchType
/*49920*/   /*Scope*/ 85, /*->50006*/
/*49921*/     OPC_CheckInteger, 90|128,1/*218*/, 
/*49924*/     OPC_MoveParent,
/*49925*/     OPC_RecordChild1, // #0 = $Vn
/*49926*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->49953
/*49929*/       OPC_CheckChild1Type, MVT::v8i8,
/*49931*/       OPC_RecordChild2, // #1 = $Vm
/*49932*/       OPC_CheckChild2Type, MVT::v8i8,
/*49934*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49936*/       OPC_EmitInteger, MVT::i32, 14, 
/*49939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 218:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49953*/     /*SwitchType*/ 24,  MVT::v4i16,// ->49979
/*49955*/       OPC_CheckChild1Type, MVT::v4i16,
/*49957*/       OPC_RecordChild2, // #1 = $Vm
/*49958*/       OPC_CheckChild2Type, MVT::v4i16,
/*49960*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49962*/       OPC_EmitInteger, MVT::i32, 14, 
/*49965*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49968*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 218:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49979*/     /*SwitchType*/ 24,  MVT::v2i32,// ->50005
/*49981*/       OPC_CheckChild1Type, MVT::v2i32,
/*49983*/       OPC_RecordChild2, // #1 = $Vm
/*49984*/       OPC_CheckChild2Type, MVT::v2i32,
/*49986*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49988*/       OPC_EmitInteger, MVT::i32, 14, 
/*49991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 218:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50005*/     0, // EndSwitchType
/*50006*/   /*Scope*/ 95, /*->50102*/
/*50007*/     OPC_CheckInteger, 115|128,1/*243*/, 
/*50010*/     OPC_MoveParent,
/*50011*/     OPC_RecordChild1, // #0 = $Vm
/*50012*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->50035
/*50015*/       OPC_CheckChild1Type, MVT::v2i32,
/*50017*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50019*/       OPC_EmitInteger, MVT::i32, 14, 
/*50022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*50035*/     /*SwitchType*/ 20,  MVT::v4i32,// ->50057
/*50037*/       OPC_CheckChild1Type, MVT::v4i32,
/*50039*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50041*/       OPC_EmitInteger, MVT::i32, 14, 
/*50044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*50057*/     /*SwitchType*/ 20,  MVT::v2f32,// ->50079
/*50059*/       OPC_CheckChild1Type, MVT::v2f32,
/*50061*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50063*/       OPC_EmitInteger, MVT::i32, 14, 
/*50066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 243:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*50079*/     /*SwitchType*/ 20,  MVT::v4f32,// ->50101
/*50081*/       OPC_CheckChild1Type, MVT::v4f32,
/*50083*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50085*/       OPC_EmitInteger, MVT::i32, 14, 
/*50088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 243:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*50101*/     0, // EndSwitchType
/*50102*/   /*Scope*/ 95, /*->50198*/
/*50103*/     OPC_CheckInteger, 0|128,2/*256*/, 
/*50106*/     OPC_MoveParent,
/*50107*/     OPC_RecordChild1, // #0 = $Vm
/*50108*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->50131
/*50111*/       OPC_CheckChild1Type, MVT::v2i32,
/*50113*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50115*/       OPC_EmitInteger, MVT::i32, 14, 
/*50118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 256:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*50131*/     /*SwitchType*/ 20,  MVT::v4i32,// ->50153
/*50133*/       OPC_CheckChild1Type, MVT::v4i32,
/*50135*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50137*/       OPC_EmitInteger, MVT::i32, 14, 
/*50140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 256:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*50153*/     /*SwitchType*/ 20,  MVT::v2f32,// ->50175
/*50155*/       OPC_CheckChild1Type, MVT::v2f32,
/*50157*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50159*/       OPC_EmitInteger, MVT::i32, 14, 
/*50162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 256:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*50175*/     /*SwitchType*/ 20,  MVT::v4f32,// ->50197
/*50177*/       OPC_CheckChild1Type, MVT::v4f32,
/*50179*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50181*/       OPC_EmitInteger, MVT::i32, 14, 
/*50184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 256:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*50197*/     0, // EndSwitchType
/*50198*/   /*Scope*/ 87|128,1/*215*/, /*->50415*/
/*50200*/     OPC_CheckInteger, 7|128,2/*263*/, 
/*50203*/     OPC_MoveParent,
/*50204*/     OPC_RecordChild1, // #0 = $Vm
/*50205*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->50232
/*50208*/       OPC_CheckChild1Type, MVT::v4i16,
/*50210*/       OPC_RecordChild2, // #1 = $Vn
/*50211*/       OPC_CheckChild2Type, MVT::v4i16,
/*50213*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50215*/       OPC_EmitInteger, MVT::i32, 14, 
/*50218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 263:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*50232*/     /*SwitchType*/ 24,  MVT::v2i32,// ->50258
/*50234*/       OPC_CheckChild1Type, MVT::v2i32,
/*50236*/       OPC_RecordChild2, // #1 = $Vn
/*50237*/       OPC_CheckChild2Type, MVT::v2i32,
/*50239*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50241*/       OPC_EmitInteger, MVT::i32, 14, 
/*50244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50247*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 263:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*50258*/     /*SwitchType*/ 24,  MVT::v8i16,// ->50284
/*50260*/       OPC_CheckChild1Type, MVT::v8i16,
/*50262*/       OPC_RecordChild2, // #1 = $Vn
/*50263*/       OPC_CheckChild2Type, MVT::v8i16,
/*50265*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50267*/       OPC_EmitInteger, MVT::i32, 14, 
/*50270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 263:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*50284*/     /*SwitchType*/ 24,  MVT::v4i32,// ->50310
/*50286*/       OPC_CheckChild1Type, MVT::v4i32,
/*50288*/       OPC_RecordChild2, // #1 = $Vn
/*50289*/       OPC_CheckChild2Type, MVT::v4i32,
/*50291*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50293*/       OPC_EmitInteger, MVT::i32, 14, 
/*50296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50299*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 263:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*50310*/     /*SwitchType*/ 24,  MVT::v8i8,// ->50336
/*50312*/       OPC_CheckChild1Type, MVT::v8i8,
/*50314*/       OPC_RecordChild2, // #1 = $Vn
/*50315*/       OPC_CheckChild2Type, MVT::v8i8,
/*50317*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50319*/       OPC_EmitInteger, MVT::i32, 14, 
/*50322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 263:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*50336*/     /*SwitchType*/ 24,  MVT::v16i8,// ->50362
/*50338*/       OPC_CheckChild1Type, MVT::v16i8,
/*50340*/       OPC_RecordChild2, // #1 = $Vn
/*50341*/       OPC_CheckChild2Type, MVT::v16i8,
/*50343*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50345*/       OPC_EmitInteger, MVT::i32, 14, 
/*50348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 263:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*50362*/     /*SwitchType*/ 24,  MVT::v1i64,// ->50388
/*50364*/       OPC_CheckChild1Type, MVT::v1i64,
/*50366*/       OPC_RecordChild2, // #1 = $Vn
/*50367*/       OPC_CheckChild2Type, MVT::v1i64,
/*50369*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50371*/       OPC_EmitInteger, MVT::i32, 14, 
/*50374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 263:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*50388*/     /*SwitchType*/ 24,  MVT::v2i64,// ->50414
/*50390*/       OPC_CheckChild1Type, MVT::v2i64,
/*50392*/       OPC_RecordChild2, // #1 = $Vn
/*50393*/       OPC_CheckChild2Type, MVT::v2i64,
/*50395*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50397*/       OPC_EmitInteger, MVT::i32, 14, 
/*50400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50403*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 263:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*50414*/     0, // EndSwitchType
/*50415*/   /*Scope*/ 87|128,1/*215*/, /*->50632*/
/*50417*/     OPC_CheckInteger, 8|128,2/*264*/, 
/*50420*/     OPC_MoveParent,
/*50421*/     OPC_RecordChild1, // #0 = $Vm
/*50422*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->50449
/*50425*/       OPC_CheckChild1Type, MVT::v4i16,
/*50427*/       OPC_RecordChild2, // #1 = $Vn
/*50428*/       OPC_CheckChild2Type, MVT::v4i16,
/*50430*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50432*/       OPC_EmitInteger, MVT::i32, 14, 
/*50435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 264:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*50449*/     /*SwitchType*/ 24,  MVT::v2i32,// ->50475
/*50451*/       OPC_CheckChild1Type, MVT::v2i32,
/*50453*/       OPC_RecordChild2, // #1 = $Vn
/*50454*/       OPC_CheckChild2Type, MVT::v2i32,
/*50456*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50458*/       OPC_EmitInteger, MVT::i32, 14, 
/*50461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 264:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*50475*/     /*SwitchType*/ 24,  MVT::v8i16,// ->50501
/*50477*/       OPC_CheckChild1Type, MVT::v8i16,
/*50479*/       OPC_RecordChild2, // #1 = $Vn
/*50480*/       OPC_CheckChild2Type, MVT::v8i16,
/*50482*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50484*/       OPC_EmitInteger, MVT::i32, 14, 
/*50487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 264:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*50501*/     /*SwitchType*/ 24,  MVT::v4i32,// ->50527
/*50503*/       OPC_CheckChild1Type, MVT::v4i32,
/*50505*/       OPC_RecordChild2, // #1 = $Vn
/*50506*/       OPC_CheckChild2Type, MVT::v4i32,
/*50508*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50510*/       OPC_EmitInteger, MVT::i32, 14, 
/*50513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 264:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*50527*/     /*SwitchType*/ 24,  MVT::v8i8,// ->50553
/*50529*/       OPC_CheckChild1Type, MVT::v8i8,
/*50531*/       OPC_RecordChild2, // #1 = $Vn
/*50532*/       OPC_CheckChild2Type, MVT::v8i8,
/*50534*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50536*/       OPC_EmitInteger, MVT::i32, 14, 
/*50539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 264:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*50553*/     /*SwitchType*/ 24,  MVT::v16i8,// ->50579
/*50555*/       OPC_CheckChild1Type, MVT::v16i8,
/*50557*/       OPC_RecordChild2, // #1 = $Vn
/*50558*/       OPC_CheckChild2Type, MVT::v16i8,
/*50560*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50562*/       OPC_EmitInteger, MVT::i32, 14, 
/*50565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 264:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*50579*/     /*SwitchType*/ 24,  MVT::v1i64,// ->50605
/*50581*/       OPC_CheckChild1Type, MVT::v1i64,
/*50583*/       OPC_RecordChild2, // #1 = $Vn
/*50584*/       OPC_CheckChild2Type, MVT::v1i64,
/*50586*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50588*/       OPC_EmitInteger, MVT::i32, 14, 
/*50591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 264:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*50605*/     /*SwitchType*/ 24,  MVT::v2i64,// ->50631
/*50607*/       OPC_CheckChild1Type, MVT::v2i64,
/*50609*/       OPC_RecordChild2, // #1 = $Vn
/*50610*/       OPC_CheckChild2Type, MVT::v2i64,
/*50612*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50614*/       OPC_EmitInteger, MVT::i32, 14, 
/*50617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 264:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*50631*/     0, // EndSwitchType
/*50632*/   /*Scope*/ 87|128,1/*215*/, /*->50849*/
/*50634*/     OPC_CheckInteger, 126|128,1/*254*/, 
/*50637*/     OPC_MoveParent,
/*50638*/     OPC_RecordChild1, // #0 = $Vm
/*50639*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->50666
/*50642*/       OPC_CheckChild1Type, MVT::v4i16,
/*50644*/       OPC_RecordChild2, // #1 = $Vn
/*50645*/       OPC_CheckChild2Type, MVT::v4i16,
/*50647*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50649*/       OPC_EmitInteger, MVT::i32, 14, 
/*50652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 254:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*50666*/     /*SwitchType*/ 24,  MVT::v2i32,// ->50692
/*50668*/       OPC_CheckChild1Type, MVT::v2i32,
/*50670*/       OPC_RecordChild2, // #1 = $Vn
/*50671*/       OPC_CheckChild2Type, MVT::v2i32,
/*50673*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50675*/       OPC_EmitInteger, MVT::i32, 14, 
/*50678*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 254:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*50692*/     /*SwitchType*/ 24,  MVT::v8i16,// ->50718
/*50694*/       OPC_CheckChild1Type, MVT::v8i16,
/*50696*/       OPC_RecordChild2, // #1 = $Vn
/*50697*/       OPC_CheckChild2Type, MVT::v8i16,
/*50699*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50701*/       OPC_EmitInteger, MVT::i32, 14, 
/*50704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 254:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*50718*/     /*SwitchType*/ 24,  MVT::v4i32,// ->50744
/*50720*/       OPC_CheckChild1Type, MVT::v4i32,
/*50722*/       OPC_RecordChild2, // #1 = $Vn
/*50723*/       OPC_CheckChild2Type, MVT::v4i32,
/*50725*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50727*/       OPC_EmitInteger, MVT::i32, 14, 
/*50730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 254:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*50744*/     /*SwitchType*/ 24,  MVT::v8i8,// ->50770
/*50746*/       OPC_CheckChild1Type, MVT::v8i8,
/*50748*/       OPC_RecordChild2, // #1 = $Vn
/*50749*/       OPC_CheckChild2Type, MVT::v8i8,
/*50751*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50753*/       OPC_EmitInteger, MVT::i32, 14, 
/*50756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 254:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*50770*/     /*SwitchType*/ 24,  MVT::v16i8,// ->50796
/*50772*/       OPC_CheckChild1Type, MVT::v16i8,
/*50774*/       OPC_RecordChild2, // #1 = $Vn
/*50775*/       OPC_CheckChild2Type, MVT::v16i8,
/*50777*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50779*/       OPC_EmitInteger, MVT::i32, 14, 
/*50782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 254:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*50796*/     /*SwitchType*/ 24,  MVT::v1i64,// ->50822
/*50798*/       OPC_CheckChild1Type, MVT::v1i64,
/*50800*/       OPC_RecordChild2, // #1 = $Vn
/*50801*/       OPC_CheckChild2Type, MVT::v1i64,
/*50803*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50805*/       OPC_EmitInteger, MVT::i32, 14, 
/*50808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 254:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*50822*/     /*SwitchType*/ 24,  MVT::v2i64,// ->50848
/*50824*/       OPC_CheckChild1Type, MVT::v2i64,
/*50826*/       OPC_RecordChild2, // #1 = $Vn
/*50827*/       OPC_CheckChild2Type, MVT::v2i64,
/*50829*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50831*/       OPC_EmitInteger, MVT::i32, 14, 
/*50834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 254:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*50848*/     0, // EndSwitchType
/*50849*/   /*Scope*/ 87|128,1/*215*/, /*->51066*/
/*50851*/     OPC_CheckInteger, 127|128,1/*255*/, 
/*50854*/     OPC_MoveParent,
/*50855*/     OPC_RecordChild1, // #0 = $Vm
/*50856*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->50883
/*50859*/       OPC_CheckChild1Type, MVT::v4i16,
/*50861*/       OPC_RecordChild2, // #1 = $Vn
/*50862*/       OPC_CheckChild2Type, MVT::v4i16,
/*50864*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50866*/       OPC_EmitInteger, MVT::i32, 14, 
/*50869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 255:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*50883*/     /*SwitchType*/ 24,  MVT::v2i32,// ->50909
/*50885*/       OPC_CheckChild1Type, MVT::v2i32,
/*50887*/       OPC_RecordChild2, // #1 = $Vn
/*50888*/       OPC_CheckChild2Type, MVT::v2i32,
/*50890*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50892*/       OPC_EmitInteger, MVT::i32, 14, 
/*50895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 255:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*50909*/     /*SwitchType*/ 24,  MVT::v8i16,// ->50935
/*50911*/       OPC_CheckChild1Type, MVT::v8i16,
/*50913*/       OPC_RecordChild2, // #1 = $Vn
/*50914*/       OPC_CheckChild2Type, MVT::v8i16,
/*50916*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50918*/       OPC_EmitInteger, MVT::i32, 14, 
/*50921*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50924*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 255:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*50935*/     /*SwitchType*/ 24,  MVT::v4i32,// ->50961
/*50937*/       OPC_CheckChild1Type, MVT::v4i32,
/*50939*/       OPC_RecordChild2, // #1 = $Vn
/*50940*/       OPC_CheckChild2Type, MVT::v4i32,
/*50942*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50944*/       OPC_EmitInteger, MVT::i32, 14, 
/*50947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 255:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*50961*/     /*SwitchType*/ 24,  MVT::v8i8,// ->50987
/*50963*/       OPC_CheckChild1Type, MVT::v8i8,
/*50965*/       OPC_RecordChild2, // #1 = $Vn
/*50966*/       OPC_CheckChild2Type, MVT::v8i8,
/*50968*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50970*/       OPC_EmitInteger, MVT::i32, 14, 
/*50973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 255:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*50987*/     /*SwitchType*/ 24,  MVT::v16i8,// ->51013
/*50989*/       OPC_CheckChild1Type, MVT::v16i8,
/*50991*/       OPC_RecordChild2, // #1 = $Vn
/*50992*/       OPC_CheckChild2Type, MVT::v16i8,
/*50994*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50996*/       OPC_EmitInteger, MVT::i32, 14, 
/*50999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 255:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*51013*/     /*SwitchType*/ 24,  MVT::v1i64,// ->51039
/*51015*/       OPC_CheckChild1Type, MVT::v1i64,
/*51017*/       OPC_RecordChild2, // #1 = $Vn
/*51018*/       OPC_CheckChild2Type, MVT::v1i64,
/*51020*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51022*/       OPC_EmitInteger, MVT::i32, 14, 
/*51025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 255:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*51039*/     /*SwitchType*/ 24,  MVT::v2i64,// ->51065
/*51041*/       OPC_CheckChild1Type, MVT::v2i64,
/*51043*/       OPC_RecordChild2, // #1 = $Vn
/*51044*/       OPC_CheckChild2Type, MVT::v2i64,
/*51046*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51048*/       OPC_EmitInteger, MVT::i32, 14, 
/*51051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 255:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*51065*/     0, // EndSwitchType
/*51066*/   /*Scope*/ 87|128,1/*215*/, /*->51283*/
/*51068*/     OPC_CheckInteger, 109|128,1/*237*/, 
/*51071*/     OPC_MoveParent,
/*51072*/     OPC_RecordChild1, // #0 = $Vm
/*51073*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->51100
/*51076*/       OPC_CheckChild1Type, MVT::v4i16,
/*51078*/       OPC_RecordChild2, // #1 = $Vn
/*51079*/       OPC_CheckChild2Type, MVT::v4i16,
/*51081*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51083*/       OPC_EmitInteger, MVT::i32, 14, 
/*51086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 237:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51100*/     /*SwitchType*/ 24,  MVT::v2i32,// ->51126
/*51102*/       OPC_CheckChild1Type, MVT::v2i32,
/*51104*/       OPC_RecordChild2, // #1 = $Vn
/*51105*/       OPC_CheckChild2Type, MVT::v2i32,
/*51107*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51109*/       OPC_EmitInteger, MVT::i32, 14, 
/*51112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 237:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51126*/     /*SwitchType*/ 24,  MVT::v8i16,// ->51152
/*51128*/       OPC_CheckChild1Type, MVT::v8i16,
/*51130*/       OPC_RecordChild2, // #1 = $Vn
/*51131*/       OPC_CheckChild2Type, MVT::v8i16,
/*51133*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51135*/       OPC_EmitInteger, MVT::i32, 14, 
/*51138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 237:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51152*/     /*SwitchType*/ 24,  MVT::v4i32,// ->51178
/*51154*/       OPC_CheckChild1Type, MVT::v4i32,
/*51156*/       OPC_RecordChild2, // #1 = $Vn
/*51157*/       OPC_CheckChild2Type, MVT::v4i32,
/*51159*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51161*/       OPC_EmitInteger, MVT::i32, 14, 
/*51164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51167*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 237:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51178*/     /*SwitchType*/ 24,  MVT::v8i8,// ->51204
/*51180*/       OPC_CheckChild1Type, MVT::v8i8,
/*51182*/       OPC_RecordChild2, // #1 = $Vn
/*51183*/       OPC_CheckChild2Type, MVT::v8i8,
/*51185*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51187*/       OPC_EmitInteger, MVT::i32, 14, 
/*51190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51193*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 237:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*51204*/     /*SwitchType*/ 24,  MVT::v16i8,// ->51230
/*51206*/       OPC_CheckChild1Type, MVT::v16i8,
/*51208*/       OPC_RecordChild2, // #1 = $Vn
/*51209*/       OPC_CheckChild2Type, MVT::v16i8,
/*51211*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51213*/       OPC_EmitInteger, MVT::i32, 14, 
/*51216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51219*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 237:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*51230*/     /*SwitchType*/ 24,  MVT::v1i64,// ->51256
/*51232*/       OPC_CheckChild1Type, MVT::v1i64,
/*51234*/       OPC_RecordChild2, // #1 = $Vn
/*51235*/       OPC_CheckChild2Type, MVT::v1i64,
/*51237*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51239*/       OPC_EmitInteger, MVT::i32, 14, 
/*51242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51245*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 237:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*51256*/     /*SwitchType*/ 24,  MVT::v2i64,// ->51282
/*51258*/       OPC_CheckChild1Type, MVT::v2i64,
/*51260*/       OPC_RecordChild2, // #1 = $Vn
/*51261*/       OPC_CheckChild2Type, MVT::v2i64,
/*51263*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51265*/       OPC_EmitInteger, MVT::i32, 14, 
/*51268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 237:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*51282*/     0, // EndSwitchType
/*51283*/   /*Scope*/ 87|128,1/*215*/, /*->51500*/
/*51285*/     OPC_CheckInteger, 111|128,1/*239*/, 
/*51288*/     OPC_MoveParent,
/*51289*/     OPC_RecordChild1, // #0 = $Vm
/*51290*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->51317
/*51293*/       OPC_CheckChild1Type, MVT::v4i16,
/*51295*/       OPC_RecordChild2, // #1 = $Vn
/*51296*/       OPC_CheckChild2Type, MVT::v4i16,
/*51298*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51300*/       OPC_EmitInteger, MVT::i32, 14, 
/*51303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51317*/     /*SwitchType*/ 24,  MVT::v2i32,// ->51343
/*51319*/       OPC_CheckChild1Type, MVT::v2i32,
/*51321*/       OPC_RecordChild2, // #1 = $Vn
/*51322*/       OPC_CheckChild2Type, MVT::v2i32,
/*51324*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51326*/       OPC_EmitInteger, MVT::i32, 14, 
/*51329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51343*/     /*SwitchType*/ 24,  MVT::v8i16,// ->51369
/*51345*/       OPC_CheckChild1Type, MVT::v8i16,
/*51347*/       OPC_RecordChild2, // #1 = $Vn
/*51348*/       OPC_CheckChild2Type, MVT::v8i16,
/*51350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51352*/       OPC_EmitInteger, MVT::i32, 14, 
/*51355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 239:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51369*/     /*SwitchType*/ 24,  MVT::v4i32,// ->51395
/*51371*/       OPC_CheckChild1Type, MVT::v4i32,
/*51373*/       OPC_RecordChild2, // #1 = $Vn
/*51374*/       OPC_CheckChild2Type, MVT::v4i32,
/*51376*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51378*/       OPC_EmitInteger, MVT::i32, 14, 
/*51381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51395*/     /*SwitchType*/ 24,  MVT::v8i8,// ->51421
/*51397*/       OPC_CheckChild1Type, MVT::v8i8,
/*51399*/       OPC_RecordChild2, // #1 = $Vn
/*51400*/       OPC_CheckChild2Type, MVT::v8i8,
/*51402*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51404*/       OPC_EmitInteger, MVT::i32, 14, 
/*51407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*51421*/     /*SwitchType*/ 24,  MVT::v16i8,// ->51447
/*51423*/       OPC_CheckChild1Type, MVT::v16i8,
/*51425*/       OPC_RecordChild2, // #1 = $Vn
/*51426*/       OPC_CheckChild2Type, MVT::v16i8,
/*51428*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51430*/       OPC_EmitInteger, MVT::i32, 14, 
/*51433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 239:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*51447*/     /*SwitchType*/ 24,  MVT::v1i64,// ->51473
/*51449*/       OPC_CheckChild1Type, MVT::v1i64,
/*51451*/       OPC_RecordChild2, // #1 = $Vn
/*51452*/       OPC_CheckChild2Type, MVT::v1i64,
/*51454*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51456*/       OPC_EmitInteger, MVT::i32, 14, 
/*51459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 239:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*51473*/     /*SwitchType*/ 24,  MVT::v2i64,// ->51499
/*51475*/       OPC_CheckChild1Type, MVT::v2i64,
/*51477*/       OPC_RecordChild2, // #1 = $Vn
/*51478*/       OPC_CheckChild2Type, MVT::v2i64,
/*51480*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51482*/       OPC_EmitInteger, MVT::i32, 14, 
/*51485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 239:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*51499*/     0, // EndSwitchType
/*51500*/   /*Scope*/ 87|128,1/*215*/, /*->51717*/
/*51502*/     OPC_CheckInteger, 104|128,1/*232*/, 
/*51505*/     OPC_MoveParent,
/*51506*/     OPC_RecordChild1, // #0 = $Vm
/*51507*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->51534
/*51510*/       OPC_CheckChild1Type, MVT::v4i16,
/*51512*/       OPC_RecordChild2, // #1 = $Vn
/*51513*/       OPC_CheckChild2Type, MVT::v4i16,
/*51515*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51517*/       OPC_EmitInteger, MVT::i32, 14, 
/*51520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 232:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51534*/     /*SwitchType*/ 24,  MVT::v2i32,// ->51560
/*51536*/       OPC_CheckChild1Type, MVT::v2i32,
/*51538*/       OPC_RecordChild2, // #1 = $Vn
/*51539*/       OPC_CheckChild2Type, MVT::v2i32,
/*51541*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51543*/       OPC_EmitInteger, MVT::i32, 14, 
/*51546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 232:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51560*/     /*SwitchType*/ 24,  MVT::v8i16,// ->51586
/*51562*/       OPC_CheckChild1Type, MVT::v8i16,
/*51564*/       OPC_RecordChild2, // #1 = $Vn
/*51565*/       OPC_CheckChild2Type, MVT::v8i16,
/*51567*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51569*/       OPC_EmitInteger, MVT::i32, 14, 
/*51572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51575*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 232:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51586*/     /*SwitchType*/ 24,  MVT::v4i32,// ->51612
/*51588*/       OPC_CheckChild1Type, MVT::v4i32,
/*51590*/       OPC_RecordChild2, // #1 = $Vn
/*51591*/       OPC_CheckChild2Type, MVT::v4i32,
/*51593*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51595*/       OPC_EmitInteger, MVT::i32, 14, 
/*51598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 232:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51612*/     /*SwitchType*/ 24,  MVT::v8i8,// ->51638
/*51614*/       OPC_CheckChild1Type, MVT::v8i8,
/*51616*/       OPC_RecordChild2, // #1 = $Vn
/*51617*/       OPC_CheckChild2Type, MVT::v8i8,
/*51619*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51621*/       OPC_EmitInteger, MVT::i32, 14, 
/*51624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 232:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*51638*/     /*SwitchType*/ 24,  MVT::v16i8,// ->51664
/*51640*/       OPC_CheckChild1Type, MVT::v16i8,
/*51642*/       OPC_RecordChild2, // #1 = $Vn
/*51643*/       OPC_CheckChild2Type, MVT::v16i8,
/*51645*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51647*/       OPC_EmitInteger, MVT::i32, 14, 
/*51650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 232:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*51664*/     /*SwitchType*/ 24,  MVT::v1i64,// ->51690
/*51666*/       OPC_CheckChild1Type, MVT::v1i64,
/*51668*/       OPC_RecordChild2, // #1 = $Vn
/*51669*/       OPC_CheckChild2Type, MVT::v1i64,
/*51671*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51673*/       OPC_EmitInteger, MVT::i32, 14, 
/*51676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 232:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*51690*/     /*SwitchType*/ 24,  MVT::v2i64,// ->51716
/*51692*/       OPC_CheckChild1Type, MVT::v2i64,
/*51694*/       OPC_RecordChild2, // #1 = $Vn
/*51695*/       OPC_CheckChild2Type, MVT::v2i64,
/*51697*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51699*/       OPC_EmitInteger, MVT::i32, 14, 
/*51702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 232:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*51716*/     0, // EndSwitchType
/*51717*/   /*Scope*/ 87|128,1/*215*/, /*->51934*/
/*51719*/     OPC_CheckInteger, 105|128,1/*233*/, 
/*51722*/     OPC_MoveParent,
/*51723*/     OPC_RecordChild1, // #0 = $Vm
/*51724*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->51751
/*51727*/       OPC_CheckChild1Type, MVT::v4i16,
/*51729*/       OPC_RecordChild2, // #1 = $Vn
/*51730*/       OPC_CheckChild2Type, MVT::v4i16,
/*51732*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51734*/       OPC_EmitInteger, MVT::i32, 14, 
/*51737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 233:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*51751*/     /*SwitchType*/ 24,  MVT::v2i32,// ->51777
/*51753*/       OPC_CheckChild1Type, MVT::v2i32,
/*51755*/       OPC_RecordChild2, // #1 = $Vn
/*51756*/       OPC_CheckChild2Type, MVT::v2i32,
/*51758*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51760*/       OPC_EmitInteger, MVT::i32, 14, 
/*51763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 233:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*51777*/     /*SwitchType*/ 24,  MVT::v8i16,// ->51803
/*51779*/       OPC_CheckChild1Type, MVT::v8i16,
/*51781*/       OPC_RecordChild2, // #1 = $Vn
/*51782*/       OPC_CheckChild2Type, MVT::v8i16,
/*51784*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51786*/       OPC_EmitInteger, MVT::i32, 14, 
/*51789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 233:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*51803*/     /*SwitchType*/ 24,  MVT::v4i32,// ->51829
/*51805*/       OPC_CheckChild1Type, MVT::v4i32,
/*51807*/       OPC_RecordChild2, // #1 = $Vn
/*51808*/       OPC_CheckChild2Type, MVT::v4i32,
/*51810*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51812*/       OPC_EmitInteger, MVT::i32, 14, 
/*51815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 233:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*51829*/     /*SwitchType*/ 24,  MVT::v8i8,// ->51855
/*51831*/       OPC_CheckChild1Type, MVT::v8i8,
/*51833*/       OPC_RecordChild2, // #1 = $Vn
/*51834*/       OPC_CheckChild2Type, MVT::v8i8,
/*51836*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51838*/       OPC_EmitInteger, MVT::i32, 14, 
/*51841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 233:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*51855*/     /*SwitchType*/ 24,  MVT::v16i8,// ->51881
/*51857*/       OPC_CheckChild1Type, MVT::v16i8,
/*51859*/       OPC_RecordChild2, // #1 = $Vn
/*51860*/       OPC_CheckChild2Type, MVT::v16i8,
/*51862*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51864*/       OPC_EmitInteger, MVT::i32, 14, 
/*51867*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51870*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 233:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*51881*/     /*SwitchType*/ 24,  MVT::v1i64,// ->51907
/*51883*/       OPC_CheckChild1Type, MVT::v1i64,
/*51885*/       OPC_RecordChild2, // #1 = $Vn
/*51886*/       OPC_CheckChild2Type, MVT::v1i64,
/*51888*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51890*/       OPC_EmitInteger, MVT::i32, 14, 
/*51893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 233:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*51907*/     /*SwitchType*/ 24,  MVT::v2i64,// ->51933
/*51909*/       OPC_CheckChild1Type, MVT::v2i64,
/*51911*/       OPC_RecordChild2, // #1 = $Vn
/*51912*/       OPC_CheckChild2Type, MVT::v2i64,
/*51914*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51916*/       OPC_EmitInteger, MVT::i32, 14, 
/*51919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 233:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*51933*/     0, // EndSwitchType
/*51934*/   /*Scope*/ 51|128,1/*179*/, /*->52115*/
/*51936*/     OPC_CheckInteger, 38|128,1/*166*/, 
/*51939*/     OPC_MoveParent,
/*51940*/     OPC_RecordChild1, // #0 = $Vm
/*51941*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->51964
/*51944*/       OPC_CheckChild1Type, MVT::v8i8,
/*51946*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51948*/       OPC_EmitInteger, MVT::i32, 14, 
/*51951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 166:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*51964*/     /*SwitchType*/ 20,  MVT::v4i16,// ->51986
/*51966*/       OPC_CheckChild1Type, MVT::v4i16,
/*51968*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51970*/       OPC_EmitInteger, MVT::i32, 14, 
/*51973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 166:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*51986*/     /*SwitchType*/ 20,  MVT::v2i32,// ->52008
/*51988*/       OPC_CheckChild1Type, MVT::v2i32,
/*51990*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51992*/       OPC_EmitInteger, MVT::i32, 14, 
/*51995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 166:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*52008*/     /*SwitchType*/ 20,  MVT::v16i8,// ->52030
/*52010*/       OPC_CheckChild1Type, MVT::v16i8,
/*52012*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52014*/       OPC_EmitInteger, MVT::i32, 14, 
/*52017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 166:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*52030*/     /*SwitchType*/ 20,  MVT::v8i16,// ->52052
/*52032*/       OPC_CheckChild1Type, MVT::v8i16,
/*52034*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52036*/       OPC_EmitInteger, MVT::i32, 14, 
/*52039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 166:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*52052*/     /*SwitchType*/ 20,  MVT::v4i32,// ->52074
/*52054*/       OPC_CheckChild1Type, MVT::v4i32,
/*52056*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52058*/       OPC_EmitInteger, MVT::i32, 14, 
/*52061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 166:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*52074*/     /*SwitchType*/ 18,  MVT::v2f32,// ->52094
/*52076*/       OPC_CheckChild1Type, MVT::v2f32,
/*52078*/       OPC_EmitInteger, MVT::i32, 14, 
/*52081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 166:iPTR, DPR:v2f32:$src) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$src)
/*52094*/     /*SwitchType*/ 18,  MVT::v4f32,// ->52114
/*52096*/       OPC_CheckChild1Type, MVT::v4f32,
/*52098*/       OPC_EmitInteger, MVT::i32, 14, 
/*52101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52104*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 166:iPTR, QPR:v4f32:$src) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$src)
/*52114*/     0, // EndSwitchType
/*52115*/   /*Scope*/ 11|128,1/*139*/, /*->52256*/
/*52117*/     OPC_CheckInteger, 91|128,1/*219*/, 
/*52120*/     OPC_MoveParent,
/*52121*/     OPC_RecordChild1, // #0 = $Vm
/*52122*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->52145
/*52125*/       OPC_CheckChild1Type, MVT::v8i8,
/*52127*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52129*/       OPC_EmitInteger, MVT::i32, 14, 
/*52132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 219:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*52145*/     /*SwitchType*/ 20,  MVT::v4i16,// ->52167
/*52147*/       OPC_CheckChild1Type, MVT::v4i16,
/*52149*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52151*/       OPC_EmitInteger, MVT::i32, 14, 
/*52154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 219:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*52167*/     /*SwitchType*/ 20,  MVT::v2i32,// ->52189
/*52169*/       OPC_CheckChild1Type, MVT::v2i32,
/*52171*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52173*/       OPC_EmitInteger, MVT::i32, 14, 
/*52176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 219:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*52189*/     /*SwitchType*/ 20,  MVT::v16i8,// ->52211
/*52191*/       OPC_CheckChild1Type, MVT::v16i8,
/*52193*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52195*/       OPC_EmitInteger, MVT::i32, 14, 
/*52198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52201*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 219:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*52211*/     /*SwitchType*/ 20,  MVT::v8i16,// ->52233
/*52213*/       OPC_CheckChild1Type, MVT::v8i16,
/*52215*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52217*/       OPC_EmitInteger, MVT::i32, 14, 
/*52220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 219:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*52233*/     /*SwitchType*/ 20,  MVT::v4i32,// ->52255
/*52235*/       OPC_CheckChild1Type, MVT::v4i32,
/*52237*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52239*/       OPC_EmitInteger, MVT::i32, 14, 
/*52242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52245*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 219:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*52255*/     0, // EndSwitchType
/*52256*/   /*Scope*/ 11|128,1/*139*/, /*->52397*/
/*52258*/     OPC_CheckInteger, 99|128,1/*227*/, 
/*52261*/     OPC_MoveParent,
/*52262*/     OPC_RecordChild1, // #0 = $Vm
/*52263*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->52286
/*52266*/       OPC_CheckChild1Type, MVT::v8i8,
/*52268*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52270*/       OPC_EmitInteger, MVT::i32, 14, 
/*52273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 227:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*52286*/     /*SwitchType*/ 20,  MVT::v4i16,// ->52308
/*52288*/       OPC_CheckChild1Type, MVT::v4i16,
/*52290*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52292*/       OPC_EmitInteger, MVT::i32, 14, 
/*52295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52298*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 227:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*52308*/     /*SwitchType*/ 20,  MVT::v2i32,// ->52330
/*52310*/       OPC_CheckChild1Type, MVT::v2i32,
/*52312*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52314*/       OPC_EmitInteger, MVT::i32, 14, 
/*52317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 227:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*52330*/     /*SwitchType*/ 20,  MVT::v16i8,// ->52352
/*52332*/       OPC_CheckChild1Type, MVT::v16i8,
/*52334*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52336*/       OPC_EmitInteger, MVT::i32, 14, 
/*52339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52342*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 227:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*52352*/     /*SwitchType*/ 20,  MVT::v8i16,// ->52374
/*52354*/       OPC_CheckChild1Type, MVT::v8i16,
/*52356*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52358*/       OPC_EmitInteger, MVT::i32, 14, 
/*52361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 227:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*52374*/     /*SwitchType*/ 20,  MVT::v4i32,// ->52396
/*52376*/       OPC_CheckChild1Type, MVT::v4i32,
/*52378*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52380*/       OPC_EmitInteger, MVT::i32, 14, 
/*52383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 227:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*52396*/     0, // EndSwitchType
/*52397*/   /*Scope*/ 11|128,1/*139*/, /*->52538*/
/*52399*/     OPC_CheckInteger, 44|128,1/*172*/, 
/*52402*/     OPC_MoveParent,
/*52403*/     OPC_RecordChild1, // #0 = $Vm
/*52404*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->52427
/*52407*/       OPC_CheckChild1Type, MVT::v8i8,
/*52409*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52411*/       OPC_EmitInteger, MVT::i32, 14, 
/*52414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 172:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*52427*/     /*SwitchType*/ 20,  MVT::v4i16,// ->52449
/*52429*/       OPC_CheckChild1Type, MVT::v4i16,
/*52431*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52433*/       OPC_EmitInteger, MVT::i32, 14, 
/*52436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52439*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 172:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*52449*/     /*SwitchType*/ 20,  MVT::v2i32,// ->52471
/*52451*/       OPC_CheckChild1Type, MVT::v2i32,
/*52453*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52455*/       OPC_EmitInteger, MVT::i32, 14, 
/*52458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 172:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*52471*/     /*SwitchType*/ 20,  MVT::v16i8,// ->52493
/*52473*/       OPC_CheckChild1Type, MVT::v16i8,
/*52475*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52477*/       OPC_EmitInteger, MVT::i32, 14, 
/*52480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 172:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*52493*/     /*SwitchType*/ 20,  MVT::v8i16,// ->52515
/*52495*/       OPC_CheckChild1Type, MVT::v8i16,
/*52497*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52499*/       OPC_EmitInteger, MVT::i32, 14, 
/*52502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52505*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 172:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*52515*/     /*SwitchType*/ 20,  MVT::v4i32,// ->52537
/*52517*/       OPC_CheckChild1Type, MVT::v4i32,
/*52519*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52521*/       OPC_EmitInteger, MVT::i32, 14, 
/*52524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 172:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*52537*/     0, // EndSwitchType
/*52538*/   /*Scope*/ 73, /*->52612*/
/*52539*/     OPC_CheckInteger, 96|128,1/*224*/, 
/*52542*/     OPC_MoveParent,
/*52543*/     OPC_RecordChild1, // #0 = $Vm
/*52544*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->52567
/*52547*/       OPC_CheckChild1Type, MVT::v8i16,
/*52549*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52551*/       OPC_EmitInteger, MVT::i32, 14, 
/*52554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 224:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*52567*/     /*SwitchType*/ 20,  MVT::v4i16,// ->52589
/*52569*/       OPC_CheckChild1Type, MVT::v4i32,
/*52571*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52573*/       OPC_EmitInteger, MVT::i32, 14, 
/*52576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 224:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*52589*/     /*SwitchType*/ 20,  MVT::v2i32,// ->52611
/*52591*/       OPC_CheckChild1Type, MVT::v2i64,
/*52593*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52595*/       OPC_EmitInteger, MVT::i32, 14, 
/*52598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 224:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*52611*/     0, // EndSwitchType
/*52612*/   /*Scope*/ 73, /*->52686*/
/*52613*/     OPC_CheckInteger, 98|128,1/*226*/, 
/*52616*/     OPC_MoveParent,
/*52617*/     OPC_RecordChild1, // #0 = $Vm
/*52618*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->52641
/*52621*/       OPC_CheckChild1Type, MVT::v8i16,
/*52623*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52625*/       OPC_EmitInteger, MVT::i32, 14, 
/*52628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 226:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*52641*/     /*SwitchType*/ 20,  MVT::v4i16,// ->52663
/*52643*/       OPC_CheckChild1Type, MVT::v4i32,
/*52645*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52647*/       OPC_EmitInteger, MVT::i32, 14, 
/*52650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 226:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*52663*/     /*SwitchType*/ 20,  MVT::v2i32,// ->52685
/*52665*/       OPC_CheckChild1Type, MVT::v2i64,
/*52667*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52669*/       OPC_EmitInteger, MVT::i32, 14, 
/*52672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52675*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 226:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*52685*/     0, // EndSwitchType
/*52686*/   /*Scope*/ 73, /*->52760*/
/*52687*/     OPC_CheckInteger, 97|128,1/*225*/, 
/*52690*/     OPC_MoveParent,
/*52691*/     OPC_RecordChild1, // #0 = $Vm
/*52692*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->52715
/*52695*/       OPC_CheckChild1Type, MVT::v8i16,
/*52697*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52699*/       OPC_EmitInteger, MVT::i32, 14, 
/*52702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 225:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*52715*/     /*SwitchType*/ 20,  MVT::v4i16,// ->52737
/*52717*/       OPC_CheckChild1Type, MVT::v4i32,
/*52719*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52721*/       OPC_EmitInteger, MVT::i32, 14, 
/*52724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 225:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*52737*/     /*SwitchType*/ 20,  MVT::v2i32,// ->52759
/*52739*/       OPC_CheckChild1Type, MVT::v2i64,
/*52741*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52743*/       OPC_EmitInteger, MVT::i32, 14, 
/*52746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 225:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*52759*/     0, // EndSwitchType
/*52760*/   /*Scope*/ 35, /*->52796*/
/*52761*/     OPC_CheckInteger, 47|128,1/*175*/, 
/*52764*/     OPC_MoveParent,
/*52765*/     OPC_RecordChild1, // #0 = $Vm
/*52766*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52781
/*52769*/       OPC_CheckChild1Type, MVT::v2f32,
/*52771*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 175:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
/*52781*/     /*SwitchType*/ 12,  MVT::v4i32,// ->52795
/*52783*/       OPC_CheckChild1Type, MVT::v4f32,
/*52785*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 175:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
/*52795*/     0, // EndSwitchType
/*52796*/   /*Scope*/ 35, /*->52832*/
/*52797*/     OPC_CheckInteger, 48|128,1/*176*/, 
/*52800*/     OPC_MoveParent,
/*52801*/     OPC_RecordChild1, // #0 = $Vm
/*52802*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52817
/*52805*/       OPC_CheckChild1Type, MVT::v2f32,
/*52807*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 176:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
/*52817*/     /*SwitchType*/ 12,  MVT::v4i32,// ->52831
/*52819*/       OPC_CheckChild1Type, MVT::v4f32,
/*52821*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 176:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
/*52831*/     0, // EndSwitchType
/*52832*/   /*Scope*/ 35, /*->52868*/
/*52833*/     OPC_CheckInteger, 57|128,1/*185*/, 
/*52836*/     OPC_MoveParent,
/*52837*/     OPC_RecordChild1, // #0 = $Vm
/*52838*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52853
/*52841*/       OPC_CheckChild1Type, MVT::v2f32,
/*52843*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52845*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 185:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
/*52853*/     /*SwitchType*/ 12,  MVT::v4i32,// ->52867
/*52855*/       OPC_CheckChild1Type, MVT::v4f32,
/*52857*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52859*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 185:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
/*52867*/     0, // EndSwitchType
/*52868*/   /*Scope*/ 35, /*->52904*/
/*52869*/     OPC_CheckInteger, 58|128,1/*186*/, 
/*52872*/     OPC_MoveParent,
/*52873*/     OPC_RecordChild1, // #0 = $Vm
/*52874*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52889
/*52877*/       OPC_CheckChild1Type, MVT::v2f32,
/*52879*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 186:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
/*52889*/     /*SwitchType*/ 12,  MVT::v4i32,// ->52903
/*52891*/       OPC_CheckChild1Type, MVT::v4f32,
/*52893*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 186:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
/*52903*/     0, // EndSwitchType
/*52904*/   /*Scope*/ 35, /*->52940*/
/*52905*/     OPC_CheckInteger, 59|128,1/*187*/, 
/*52908*/     OPC_MoveParent,
/*52909*/     OPC_RecordChild1, // #0 = $Vm
/*52910*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52925
/*52913*/       OPC_CheckChild1Type, MVT::v2f32,
/*52915*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 187:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
/*52925*/     /*SwitchType*/ 12,  MVT::v4i32,// ->52939
/*52927*/       OPC_CheckChild1Type, MVT::v4f32,
/*52929*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 187:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
/*52939*/     0, // EndSwitchType
/*52940*/   /*Scope*/ 35, /*->52976*/
/*52941*/     OPC_CheckInteger, 60|128,1/*188*/, 
/*52944*/     OPC_MoveParent,
/*52945*/     OPC_RecordChild1, // #0 = $Vm
/*52946*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52961
/*52949*/       OPC_CheckChild1Type, MVT::v2f32,
/*52951*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 188:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
/*52961*/     /*SwitchType*/ 12,  MVT::v4i32,// ->52975
/*52963*/       OPC_CheckChild1Type, MVT::v4f32,
/*52965*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52967*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 188:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
/*52975*/     0, // EndSwitchType
/*52976*/   /*Scope*/ 35, /*->53012*/
/*52977*/     OPC_CheckInteger, 55|128,1/*183*/, 
/*52980*/     OPC_MoveParent,
/*52981*/     OPC_RecordChild1, // #0 = $Vm
/*52982*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52997
/*52985*/       OPC_CheckChild1Type, MVT::v2f32,
/*52987*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 183:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
/*52997*/     /*SwitchType*/ 12,  MVT::v4i32,// ->53011
/*52999*/       OPC_CheckChild1Type, MVT::v4f32,
/*53001*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53003*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 183:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
/*53011*/     0, // EndSwitchType
/*53012*/   /*Scope*/ 35, /*->53048*/
/*53013*/     OPC_CheckInteger, 56|128,1/*184*/, 
/*53016*/     OPC_MoveParent,
/*53017*/     OPC_RecordChild1, // #0 = $Vm
/*53018*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->53033
/*53021*/       OPC_CheckChild1Type, MVT::v2f32,
/*53023*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 184:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
/*53033*/     /*SwitchType*/ 12,  MVT::v4i32,// ->53047
/*53035*/       OPC_CheckChild1Type, MVT::v4f32,
/*53037*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 184:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
/*53047*/     0, // EndSwitchType
/*53048*/   /*Scope*/ 23, /*->53072*/
/*53049*/     OPC_CheckInteger, 51|128,1/*179*/, 
/*53052*/     OPC_MoveParent,
/*53053*/     OPC_RecordChild1, // #0 = $Vm
/*53054*/     OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*53056*/     OPC_EmitInteger, MVT::i32, 14, 
/*53059*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53062*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 179:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*53072*/   /*Scope*/ 25, /*->53098*/
/*53073*/     OPC_CheckInteger, 16|128,2/*272*/, 
/*53076*/     OPC_MoveParent,
/*53077*/     OPC_RecordChild1, // #0 = $Vn
/*53078*/     OPC_RecordChild2, // #1 = $Vm
/*53079*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53081*/     OPC_EmitInteger, MVT::i32, 14, 
/*53084*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53087*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 272:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*53098*/   /*Scope*/ 27, /*->53126*/
/*53099*/     OPC_CheckInteger, 20|128,2/*276*/, 
/*53102*/     OPC_MoveParent,
/*53103*/     OPC_RecordChild1, // #0 = $orig
/*53104*/     OPC_RecordChild2, // #1 = $Vn
/*53105*/     OPC_RecordChild3, // #2 = $Vm
/*53106*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53108*/     OPC_EmitInteger, MVT::i32, 14, 
/*53111*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53114*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 276:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*53126*/   /*Scope*/ 23, /*->53150*/
/*53127*/     OPC_CheckInteger, 22|128,1/*150*/, 
/*53130*/     OPC_MoveParent,
/*53131*/     OPC_RecordChild1, // #0 = $src
/*53132*/     OPC_CheckChild1Type, MVT::v16i8,
/*53134*/     OPC_RecordChild2, // #1 = $Vm
/*53135*/     OPC_CheckChild2Type, MVT::v16i8,
/*53137*/     OPC_CheckType, MVT::v16i8,
/*53139*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::AESD), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v16i8 150:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
              // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*53150*/   /*Scope*/ 23, /*->53174*/
/*53151*/     OPC_CheckInteger, 23|128,1/*151*/, 
/*53154*/     OPC_MoveParent,
/*53155*/     OPC_RecordChild1, // #0 = $src
/*53156*/     OPC_CheckChild1Type, MVT::v16i8,
/*53158*/     OPC_RecordChild2, // #1 = $Vm
/*53159*/     OPC_CheckChild2Type, MVT::v16i8,
/*53161*/     OPC_CheckType, MVT::v16i8,
/*53163*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53165*/     OPC_MorphNodeTo, TARGET_VAL(ARM::AESE), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v16i8 151:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
              // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*53174*/   /*Scope*/ 19, /*->53194*/
/*53175*/     OPC_CheckInteger, 24|128,1/*152*/, 
/*53178*/     OPC_MoveParent,
/*53179*/     OPC_RecordChild1, // #0 = $Vm
/*53180*/     OPC_CheckChild1Type, MVT::v16i8,
/*53182*/     OPC_CheckType, MVT::v16i8,
/*53184*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53186*/     OPC_MorphNodeTo, TARGET_VAL(ARM::AESIMC), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
              // Src: (intrinsic_wo_chain:v16i8 152:iPTR, QPR:v16i8:$Vm) - Complexity = 8
              // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*53194*/   /*Scope*/ 19, /*->53214*/
/*53195*/     OPC_CheckInteger, 25|128,1/*153*/, 
/*53198*/     OPC_MoveParent,
/*53199*/     OPC_RecordChild1, // #0 = $Vm
/*53200*/     OPC_CheckChild1Type, MVT::v16i8,
/*53202*/     OPC_CheckType, MVT::v16i8,
/*53204*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53206*/     OPC_MorphNodeTo, TARGET_VAL(ARM::AESMC), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
              // Src: (intrinsic_wo_chain:v16i8 153:iPTR, QPR:v16i8:$Vm) - Complexity = 8
              // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*53214*/   /*Scope*/ 19, /*->53234*/
/*53215*/     OPC_CheckInteger, 27|128,1/*155*/, 
/*53218*/     OPC_MoveParent,
/*53219*/     OPC_RecordChild1, // #0 = $Vm
/*53220*/     OPC_CheckChild1Type, MVT::v4i32,
/*53222*/     OPC_CheckType, MVT::v4i32,
/*53224*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1H), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (intrinsic_wo_chain:v4i32 155:iPTR, QPR:v4i32:$Vm) - Complexity = 8
              // Dst: (SHA1H:v4i32 QPR:v4i32:$Vm)
/*53234*/   /*Scope*/ 23, /*->53258*/
/*53235*/     OPC_CheckInteger, 31|128,1/*159*/, 
/*53238*/     OPC_MoveParent,
/*53239*/     OPC_RecordChild1, // #0 = $src
/*53240*/     OPC_CheckChild1Type, MVT::v4i32,
/*53242*/     OPC_RecordChild2, // #1 = $Vm
/*53243*/     OPC_CheckChild2Type, MVT::v4i32,
/*53245*/     OPC_CheckType, MVT::v4i32,
/*53247*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53249*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU1), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 159:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
              // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*53258*/   /*Scope*/ 23, /*->53282*/
/*53259*/     OPC_CheckInteger, 34|128,1/*162*/, 
/*53262*/     OPC_MoveParent,
/*53263*/     OPC_RecordChild1, // #0 = $src
/*53264*/     OPC_CheckChild1Type, MVT::v4i32,
/*53266*/     OPC_RecordChild2, // #1 = $Vm
/*53267*/     OPC_CheckChild2Type, MVT::v4i32,
/*53269*/     OPC_CheckType, MVT::v4i32,
/*53271*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53273*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU0), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 162:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
              // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*53282*/   /*Scope*/ 27, /*->53310*/
/*53283*/     OPC_CheckInteger, 26|128,1/*154*/, 
/*53286*/     OPC_MoveParent,
/*53287*/     OPC_RecordChild1, // #0 = $src
/*53288*/     OPC_CheckChild1Type, MVT::v4i32,
/*53290*/     OPC_RecordChild2, // #1 = $Vn
/*53291*/     OPC_CheckChild2Type, MVT::v4i32,
/*53293*/     OPC_RecordChild3, // #2 = $Vm
/*53294*/     OPC_CheckChild3Type, MVT::v4i32,
/*53296*/     OPC_CheckType, MVT::v4i32,
/*53298*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53300*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1C), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i32 154:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
              // Dst: (SHA1C:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*53310*/   /*Scope*/ 27, /*->53338*/
/*53311*/     OPC_CheckInteger, 28|128,1/*156*/, 
/*53314*/     OPC_MoveParent,
/*53315*/     OPC_RecordChild1, // #0 = $src
/*53316*/     OPC_CheckChild1Type, MVT::v4i32,
/*53318*/     OPC_RecordChild2, // #1 = $Vn
/*53319*/     OPC_CheckChild2Type, MVT::v4i32,
/*53321*/     OPC_RecordChild3, // #2 = $Vm
/*53322*/     OPC_CheckChild3Type, MVT::v4i32,
/*53324*/     OPC_CheckType, MVT::v4i32,
/*53326*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53328*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1M), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i32 156:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
              // Dst: (SHA1M:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*53338*/   /*Scope*/ 27, /*->53366*/
/*53339*/     OPC_CheckInteger, 29|128,1/*157*/, 
/*53342*/     OPC_MoveParent,
/*53343*/     OPC_RecordChild1, // #0 = $src
/*53344*/     OPC_CheckChild1Type, MVT::v4i32,
/*53346*/     OPC_RecordChild2, // #1 = $Vn
/*53347*/     OPC_CheckChild2Type, MVT::v4i32,
/*53349*/     OPC_RecordChild3, // #2 = $Vm
/*53350*/     OPC_CheckChild3Type, MVT::v4i32,
/*53352*/     OPC_CheckType, MVT::v4i32,
/*53354*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53356*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1P), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i32 157:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
              // Dst: (SHA1P:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*53366*/   /*Scope*/ 27, /*->53394*/
/*53367*/     OPC_CheckInteger, 30|128,1/*158*/, 
/*53370*/     OPC_MoveParent,
/*53371*/     OPC_RecordChild1, // #0 = $src
/*53372*/     OPC_CheckChild1Type, MVT::v4i32,
/*53374*/     OPC_RecordChild2, // #1 = $Vn
/*53375*/     OPC_CheckChild2Type, MVT::v4i32,
/*53377*/     OPC_RecordChild3, // #2 = $Vm
/*53378*/     OPC_CheckChild3Type, MVT::v4i32,
/*53380*/     OPC_CheckType, MVT::v4i32,
/*53382*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53384*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU0), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i32 158:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
              // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*53394*/   /*Scope*/ 27, /*->53422*/
/*53395*/     OPC_CheckInteger, 32|128,1/*160*/, 
/*53398*/     OPC_MoveParent,
/*53399*/     OPC_RecordChild1, // #0 = $src
/*53400*/     OPC_CheckChild1Type, MVT::v4i32,
/*53402*/     OPC_RecordChild2, // #1 = $Vn
/*53403*/     OPC_CheckChild2Type, MVT::v4i32,
/*53405*/     OPC_RecordChild3, // #2 = $Vm
/*53406*/     OPC_CheckChild3Type, MVT::v4i32,
/*53408*/     OPC_CheckType, MVT::v4i32,
/*53410*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53412*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i32 160:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
              // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*53422*/   /*Scope*/ 27, /*->53450*/
/*53423*/     OPC_CheckInteger, 33|128,1/*161*/, 
/*53426*/     OPC_MoveParent,
/*53427*/     OPC_RecordChild1, // #0 = $src
/*53428*/     OPC_CheckChild1Type, MVT::v4i32,
/*53430*/     OPC_RecordChild2, // #1 = $Vn
/*53431*/     OPC_CheckChild2Type, MVT::v4i32,
/*53433*/     OPC_RecordChild3, // #2 = $Vm
/*53434*/     OPC_CheckChild3Type, MVT::v4i32,
/*53436*/     OPC_CheckType, MVT::v4i32,
/*53438*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53440*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H2), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i32 161:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
              // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*53450*/   /*Scope*/ 27, /*->53478*/
/*53451*/     OPC_CheckInteger, 35|128,1/*163*/, 
/*53454*/     OPC_MoveParent,
/*53455*/     OPC_RecordChild1, // #0 = $src
/*53456*/     OPC_CheckChild1Type, MVT::v4i32,
/*53458*/     OPC_RecordChild2, // #1 = $Vn
/*53459*/     OPC_CheckChild2Type, MVT::v4i32,
/*53461*/     OPC_RecordChild3, // #2 = $Vm
/*53462*/     OPC_CheckChild3Type, MVT::v4i32,
/*53464*/     OPC_CheckType, MVT::v4i32,
/*53466*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*53468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU1), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i32 163:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
              // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*53478*/   /*Scope*/ 73, /*->53552*/
/*53479*/     OPC_CheckInteger, 52|128,1/*180*/, 
/*53482*/     OPC_MoveParent,
/*53483*/     OPC_RecordChild1, // #0 = $Vm
/*53484*/     OPC_Scope, 32, /*->53518*/ // 2 children in Scope
/*53486*/       OPC_CheckChild1Type, MVT::v2i32,
/*53488*/       OPC_RecordChild2, // #1 = $SIMM
/*53489*/       OPC_MoveChild, 2,
/*53491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53494*/       OPC_MoveParent,
/*53495*/       OPC_CheckType, MVT::v2f32,
/*53497*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53499*/       OPC_EmitConvertToTarget, 1,
/*53501*/       OPC_EmitInteger, MVT::i32, 14, 
/*53504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 180:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*53518*/     /*Scope*/ 32, /*->53551*/
/*53519*/       OPC_CheckChild1Type, MVT::v4i32,
/*53521*/       OPC_RecordChild2, // #1 = $SIMM
/*53522*/       OPC_MoveChild, 2,
/*53524*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53527*/       OPC_MoveParent,
/*53528*/       OPC_CheckType, MVT::v4f32,
/*53530*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53532*/       OPC_EmitConvertToTarget, 1,
/*53534*/       OPC_EmitInteger, MVT::i32, 14, 
/*53537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 180:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*53551*/     0, /*End of Scope*/
/*53552*/   /*Scope*/ 73, /*->53626*/
/*53553*/     OPC_CheckInteger, 53|128,1/*181*/, 
/*53556*/     OPC_MoveParent,
/*53557*/     OPC_RecordChild1, // #0 = $Vm
/*53558*/     OPC_Scope, 32, /*->53592*/ // 2 children in Scope
/*53560*/       OPC_CheckChild1Type, MVT::v2i32,
/*53562*/       OPC_RecordChild2, // #1 = $SIMM
/*53563*/       OPC_MoveChild, 2,
/*53565*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53568*/       OPC_MoveParent,
/*53569*/       OPC_CheckType, MVT::v2f32,
/*53571*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53573*/       OPC_EmitConvertToTarget, 1,
/*53575*/       OPC_EmitInteger, MVT::i32, 14, 
/*53578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 181:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*53592*/     /*Scope*/ 32, /*->53625*/
/*53593*/       OPC_CheckChild1Type, MVT::v4i32,
/*53595*/       OPC_RecordChild2, // #1 = $SIMM
/*53596*/       OPC_MoveChild, 2,
/*53598*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53601*/       OPC_MoveParent,
/*53602*/       OPC_CheckType, MVT::v4f32,
/*53604*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53606*/       OPC_EmitConvertToTarget, 1,
/*53608*/       OPC_EmitInteger, MVT::i32, 14, 
/*53611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 181:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*53625*/     0, /*End of Scope*/
/*53626*/   /*Scope*/ 43, /*->53670*/
/*53627*/     OPC_CheckInteger, 72|128,1/*200*/, 
/*53630*/     OPC_MoveParent,
/*53631*/     OPC_RecordChild1, // #0 = $Vn
/*53632*/     OPC_SwitchType /*2 cases */, 16,  MVT::v2f32,// ->53651
/*53635*/       OPC_CheckChild1Type, MVT::v2f32,
/*53637*/       OPC_RecordChild2, // #1 = $Vm
/*53638*/       OPC_CheckChild2Type, MVT::v2f32,
/*53640*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v2f32 200:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53651*/     /*SwitchType*/ 16,  MVT::v4f32,// ->53669
/*53653*/       OPC_CheckChild1Type, MVT::v4f32,
/*53655*/       OPC_RecordChild2, // #1 = $Vm
/*53656*/       OPC_CheckChild2Type, MVT::v4f32,
/*53658*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53660*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 200:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*53669*/     0, // EndSwitchType
/*53670*/   /*Scope*/ 43, /*->53714*/
/*53671*/     OPC_CheckInteger, 75|128,1/*203*/, 
/*53674*/     OPC_MoveParent,
/*53675*/     OPC_RecordChild1, // #0 = $Vn
/*53676*/     OPC_SwitchType /*2 cases */, 16,  MVT::v2f32,// ->53695
/*53679*/       OPC_CheckChild1Type, MVT::v2f32,
/*53681*/       OPC_RecordChild2, // #1 = $Vm
/*53682*/       OPC_CheckChild2Type, MVT::v2f32,
/*53684*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v2f32 203:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53695*/     /*SwitchType*/ 16,  MVT::v4f32,// ->53713
/*53697*/       OPC_CheckChild1Type, MVT::v4f32,
/*53699*/       OPC_RecordChild2, // #1 = $Vm
/*53700*/       OPC_CheckChild2Type, MVT::v4f32,
/*53702*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53704*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 203:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*53713*/     0, // EndSwitchType
/*53714*/   /*Scope*/ 59, /*->53774*/
/*53715*/     OPC_CheckInteger, 116|128,1/*244*/, 
/*53718*/     OPC_MoveParent,
/*53719*/     OPC_RecordChild1, // #0 = $Vn
/*53720*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->53747
/*53723*/       OPC_CheckChild1Type, MVT::v2f32,
/*53725*/       OPC_RecordChild2, // #1 = $Vm
/*53726*/       OPC_CheckChild2Type, MVT::v2f32,
/*53728*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53730*/       OPC_EmitInteger, MVT::i32, 14, 
/*53733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 244:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53747*/     /*SwitchType*/ 24,  MVT::v4f32,// ->53773
/*53749*/       OPC_CheckChild1Type, MVT::v4f32,
/*53751*/       OPC_RecordChild2, // #1 = $Vm
/*53752*/       OPC_CheckChild2Type, MVT::v4f32,
/*53754*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53756*/       OPC_EmitInteger, MVT::i32, 14, 
/*53759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 244:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*53773*/     0, // EndSwitchType
/*53774*/   /*Scope*/ 59, /*->53834*/
/*53775*/     OPC_CheckInteger, 1|128,2/*257*/, 
/*53778*/     OPC_MoveParent,
/*53779*/     OPC_RecordChild1, // #0 = $Vn
/*53780*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->53807
/*53783*/       OPC_CheckChild1Type, MVT::v2f32,
/*53785*/       OPC_RecordChild2, // #1 = $Vm
/*53786*/       OPC_CheckChild2Type, MVT::v2f32,
/*53788*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53790*/       OPC_EmitInteger, MVT::i32, 14, 
/*53793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 257:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53807*/     /*SwitchType*/ 24,  MVT::v4f32,// ->53833
/*53809*/       OPC_CheckChild1Type, MVT::v4f32,
/*53811*/       OPC_RecordChild2, // #1 = $Vm
/*53812*/       OPC_CheckChild2Type, MVT::v4f32,
/*53814*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53816*/       OPC_EmitInteger, MVT::i32, 14, 
/*53819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53822*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 257:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*53833*/     0, // EndSwitchType
/*53834*/   /*Scope*/ 23, /*->53858*/
/*53835*/     OPC_CheckInteger, 54|128,1/*182*/, 
/*53838*/     OPC_MoveParent,
/*53839*/     OPC_RecordChild1, // #0 = $Vm
/*53840*/     OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*53842*/     OPC_EmitInteger, MVT::i32, 14, 
/*53845*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53848*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 182:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*53858*/   /*Scope*/ 35, /*->53894*/
/*53859*/     OPC_CheckInteger, 121|128,1/*249*/, 
/*53862*/     OPC_MoveParent,
/*53863*/     OPC_RecordChild1, // #0 = $Vm
/*53864*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->53879
/*53867*/       OPC_CheckChild1Type, MVT::v2f32,
/*53869*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 249:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
/*53879*/     /*SwitchType*/ 12,  MVT::v4f32,// ->53893
/*53881*/       OPC_CheckChild1Type, MVT::v4f32,
/*53883*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 249:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
/*53893*/     0, // EndSwitchType
/*53894*/   /*Scope*/ 35, /*->53930*/
/*53895*/     OPC_CheckInteger, 123|128,1/*251*/, 
/*53898*/     OPC_MoveParent,
/*53899*/     OPC_RecordChild1, // #0 = $Vm
/*53900*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->53915
/*53903*/       OPC_CheckChild1Type, MVT::v2f32,
/*53905*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 251:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
/*53915*/     /*SwitchType*/ 12,  MVT::v4f32,// ->53929
/*53917*/       OPC_CheckChild1Type, MVT::v4f32,
/*53919*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 251:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
/*53929*/     0, // EndSwitchType
/*53930*/   /*Scope*/ 35, /*->53966*/
/*53931*/     OPC_CheckInteger, 119|128,1/*247*/, 
/*53934*/     OPC_MoveParent,
/*53935*/     OPC_RecordChild1, // #0 = $Vm
/*53936*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->53951
/*53939*/       OPC_CheckChild1Type, MVT::v2f32,
/*53941*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53943*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 247:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
/*53951*/     /*SwitchType*/ 12,  MVT::v4f32,// ->53965
/*53953*/       OPC_CheckChild1Type, MVT::v4f32,
/*53955*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 247:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
/*53965*/     0, // EndSwitchType
/*53966*/   /*Scope*/ 35, /*->54002*/
/*53967*/     OPC_CheckInteger, 124|128,1/*252*/, 
/*53970*/     OPC_MoveParent,
/*53971*/     OPC_RecordChild1, // #0 = $Vm
/*53972*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->53987
/*53975*/       OPC_CheckChild1Type, MVT::v2f32,
/*53977*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53979*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 252:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
/*53987*/     /*SwitchType*/ 12,  MVT::v4f32,// ->54001
/*53989*/       OPC_CheckChild1Type, MVT::v4f32,
/*53991*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 252:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
/*54001*/     0, // EndSwitchType
/*54002*/   /*Scope*/ 35, /*->54038*/
/*54003*/     OPC_CheckInteger, 120|128,1/*248*/, 
/*54006*/     OPC_MoveParent,
/*54007*/     OPC_RecordChild1, // #0 = $Vm
/*54008*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->54023
/*54011*/       OPC_CheckChild1Type, MVT::v2f32,
/*54013*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 248:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
/*54023*/     /*SwitchType*/ 12,  MVT::v4f32,// ->54037
/*54025*/       OPC_CheckChild1Type, MVT::v4f32,
/*54027*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 248:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
/*54037*/     0, // EndSwitchType
/*54038*/   /*Scope*/ 35, /*->54074*/
/*54039*/     OPC_CheckInteger, 122|128,1/*250*/, 
/*54042*/     OPC_MoveParent,
/*54043*/     OPC_RecordChild1, // #0 = $Vm
/*54044*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->54059
/*54047*/       OPC_CheckChild1Type, MVT::v2f32,
/*54049*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 250:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
/*54059*/     /*SwitchType*/ 12,  MVT::v4f32,// ->54073
/*54061*/       OPC_CheckChild1Type, MVT::v4f32,
/*54063*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 250:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
/*54073*/     0, // EndSwitchType
/*54074*/   0, /*End of Scope*/
/*54075*/ /*SwitchOpcode*/ 31|128,2/*287*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->54366
/*54079*/   OPC_Scope, 6|128,1/*134*/, /*->54216*/ // 2 children in Scope
/*54082*/     OPC_MoveChild, 0,
/*54084*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*54087*/     OPC_RecordChild0, // #0 = $Rm
/*54088*/     OPC_RecordChild1, // #1 = $rot
/*54089*/     OPC_MoveChild, 1,
/*54091*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54094*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*54096*/     OPC_CheckType, MVT::i32,
/*54098*/     OPC_MoveParent,
/*54099*/     OPC_MoveParent,
/*54100*/     OPC_MoveChild, 1,
/*54102*/     OPC_Scope, 55, /*->54159*/ // 2 children in Scope
/*54104*/       OPC_CheckValueType, MVT::i8,
/*54106*/       OPC_MoveParent,
/*54107*/       OPC_Scope, 24, /*->54133*/ // 2 children in Scope
/*54109*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*54111*/         OPC_EmitConvertToTarget, 1,
/*54113*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*54116*/         OPC_EmitInteger, MVT::i32, 14, 
/*54119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*54133*/       /*Scope*/ 24, /*->54158*/
/*54134*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54136*/         OPC_EmitConvertToTarget, 1,
/*54138*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*54141*/         OPC_EmitInteger, MVT::i32, 14, 
/*54144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*54158*/       0, /*End of Scope*/
/*54159*/     /*Scope*/ 55, /*->54215*/
/*54160*/       OPC_CheckValueType, MVT::i16,
/*54162*/       OPC_MoveParent,
/*54163*/       OPC_Scope, 24, /*->54189*/ // 2 children in Scope
/*54165*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*54167*/         OPC_EmitConvertToTarget, 1,
/*54169*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*54172*/         OPC_EmitInteger, MVT::i32, 14, 
/*54175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*54189*/       /*Scope*/ 24, /*->54214*/
/*54190*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54192*/         OPC_EmitConvertToTarget, 1,
/*54194*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*54197*/         OPC_EmitInteger, MVT::i32, 14, 
/*54200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*54214*/       0, /*End of Scope*/
/*54215*/     0, /*End of Scope*/
/*54216*/   /*Scope*/ 19|128,1/*147*/, /*->54365*/
/*54218*/     OPC_RecordChild0, // #0 = $Src
/*54219*/     OPC_MoveChild, 1,
/*54221*/     OPC_Scope, 70, /*->54293*/ // 2 children in Scope
/*54223*/       OPC_CheckValueType, MVT::i8,
/*54225*/       OPC_MoveParent,
/*54226*/       OPC_Scope, 22, /*->54250*/ // 3 children in Scope
/*54228*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*54230*/         OPC_EmitInteger, MVT::i32, 0, 
/*54233*/         OPC_EmitInteger, MVT::i32, 14, 
/*54236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*54250*/       /*Scope*/ 18, /*->54269*/
/*54251*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*54253*/         OPC_EmitInteger, MVT::i32, 14, 
/*54256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*54269*/       /*Scope*/ 22, /*->54292*/
/*54270*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54272*/         OPC_EmitInteger, MVT::i32, 0, 
/*54275*/         OPC_EmitInteger, MVT::i32, 14, 
/*54278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*54292*/       0, /*End of Scope*/
/*54293*/     /*Scope*/ 70, /*->54364*/
/*54294*/       OPC_CheckValueType, MVT::i16,
/*54296*/       OPC_MoveParent,
/*54297*/       OPC_Scope, 22, /*->54321*/ // 3 children in Scope
/*54299*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*54301*/         OPC_EmitInteger, MVT::i32, 0, 
/*54304*/         OPC_EmitInteger, MVT::i32, 14, 
/*54307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*54321*/       /*Scope*/ 18, /*->54340*/
/*54322*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*54324*/         OPC_EmitInteger, MVT::i32, 14, 
/*54327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*54340*/       /*Scope*/ 22, /*->54363*/
/*54341*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54343*/         OPC_EmitInteger, MVT::i32, 0, 
/*54346*/         OPC_EmitInteger, MVT::i32, 14, 
/*54349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*54363*/       0, /*End of Scope*/
/*54364*/     0, /*End of Scope*/
/*54365*/   0, /*End of Scope*/
/*54366*/ /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->54432
/*54369*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*54370*/   OPC_CaptureGlueInput,
/*54371*/   OPC_RecordChild1, // #1 = $amt1
/*54372*/   OPC_MoveChild, 1,
/*54374*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->54404
/*54378*/     OPC_MoveParent,
/*54379*/     OPC_RecordChild2, // #2 = $amt2
/*54380*/     OPC_MoveChild, 2,
/*54382*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*54385*/     OPC_MoveParent,
/*54386*/     OPC_EmitMergeInputChains1_0,
/*54387*/     OPC_EmitInteger, MVT::i32, 14, 
/*54390*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54393*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*54404*/   /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->54431
/*54407*/     OPC_MoveParent,
/*54408*/     OPC_RecordChild2, // #2 = $amt2
/*54409*/     OPC_MoveChild, 2,
/*54411*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54414*/     OPC_MoveParent,
/*54415*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54417*/     OPC_EmitMergeInputChains1_0,
/*54418*/     OPC_EmitConvertToTarget, 1,
/*54420*/     OPC_EmitConvertToTarget, 2,
/*54422*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*54431*/   0, // EndSwitchOpcode
/*54432*/ /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->54517
/*54435*/   OPC_RecordChild0, // #0 = $dst
/*54436*/   OPC_MoveChild, 0,
/*54438*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*54441*/   OPC_MoveParent,
/*54442*/   OPC_RecordChild1, // #1 = $id
/*54443*/   OPC_MoveChild, 1,
/*54445*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54448*/   OPC_MoveParent,
/*54449*/   OPC_Scope, 21, /*->54472*/ // 3 children in Scope
/*54451*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54453*/     OPC_EmitConvertToTarget, 1,
/*54455*/     OPC_EmitInteger, MVT::i32, 14, 
/*54458*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54461*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*54472*/   /*Scope*/ 21, /*->54494*/
/*54473*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54475*/     OPC_EmitConvertToTarget, 1,
/*54477*/     OPC_EmitInteger, MVT::i32, 14, 
/*54480*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54483*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*54494*/   /*Scope*/ 21, /*->54516*/
/*54495*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54497*/     OPC_EmitConvertToTarget, 1,
/*54499*/     OPC_EmitInteger, MVT::i32, 14, 
/*54502*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54505*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*54516*/   0, /*End of Scope*/
/*54517*/ /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->54554
/*54520*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*54521*/   OPC_RecordChild1, // #1 = $target
/*54522*/   OPC_CheckChild1Type, MVT::i32,
/*54524*/   OPC_RecordChild2, // #2 = $index
/*54525*/   OPC_RecordChild3, // #3 = $jt
/*54526*/   OPC_MoveChild, 3,
/*54528*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*54531*/   OPC_MoveParent,
/*54532*/   OPC_RecordChild4, // #4 = $id
/*54533*/   OPC_MoveChild, 4,
/*54535*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54538*/   OPC_MoveParent,
/*54539*/   OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54541*/   OPC_EmitMergeInputChains1_0,
/*54542*/   OPC_EmitConvertToTarget, 4,
/*54544*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
/*54554*/ /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->54590
/*54557*/   OPC_RecordNode,   // #0 = 'ARMcopystructbyval' chained node
/*54558*/   OPC_CaptureGlueInput,
/*54559*/   OPC_RecordChild1, // #1 = $dst
/*54560*/   OPC_RecordChild2, // #2 = $src
/*54561*/   OPC_RecordChild3, // #3 = $size
/*54562*/   OPC_MoveChild, 3,
/*54564*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54567*/   OPC_MoveParent,
/*54568*/   OPC_RecordChild4, // #4 = $alignment
/*54569*/   OPC_MoveChild, 4,
/*54571*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54574*/   OPC_MoveParent,
/*54575*/   OPC_EmitMergeInputChains1_0,
/*54576*/   OPC_EmitConvertToTarget, 3,
/*54578*/   OPC_EmitConvertToTarget, 4,
/*54580*/   OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
            // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
            // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*54590*/ /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->54652
/*54593*/   OPC_RecordChild0, // #0 = $src
/*54594*/   OPC_RecordChild1, // #1 = $Rn
/*54595*/   OPC_RecordChild2, // #2 = $imm
/*54596*/   OPC_MoveChild, 2,
/*54598*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54601*/   OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*54603*/   OPC_MoveParent,
/*54604*/   OPC_Scope, 22, /*->54628*/ // 2 children in Scope
/*54606*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*54608*/     OPC_EmitConvertToTarget, 2,
/*54610*/     OPC_EmitInteger, MVT::i32, 14, 
/*54613*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54616*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*54628*/   /*Scope*/ 22, /*->54651*/
/*54629*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54631*/     OPC_EmitConvertToTarget, 2,
/*54633*/     OPC_EmitInteger, MVT::i32, 14, 
/*54636*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54639*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*54651*/   0, /*End of Scope*/
/*54652*/ /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ISD::ADDC),// ->54825
/*54656*/   OPC_RecordChild0, // #0 = $lhs
/*54657*/   OPC_RecordChild1, // #1 = $rhs
/*54658*/   OPC_Scope, 9|128,1/*137*/, /*->54798*/ // 2 children in Scope
/*54661*/     OPC_MoveChild, 1,
/*54663*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54666*/     OPC_Scope, 30, /*->54698*/ // 4 children in Scope
/*54668*/       OPC_CheckPredicate, 5, // Predicate_imm0_7
/*54670*/       OPC_MoveParent,
/*54671*/       OPC_CheckType, MVT::i32,
/*54673*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54675*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54678*/       OPC_EmitConvertToTarget, 1,
/*54680*/       OPC_EmitInteger, MVT::i32, 14, 
/*54683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*54698*/     /*Scope*/ 30, /*->54729*/
/*54699*/       OPC_CheckPredicate, 6, // Predicate_imm8_255
/*54701*/       OPC_MoveParent,
/*54702*/       OPC_CheckType, MVT::i32,
/*54704*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54706*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54709*/       OPC_EmitConvertToTarget, 1,
/*54711*/       OPC_EmitInteger, MVT::i32, 14, 
/*54714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54717*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*54729*/     /*Scope*/ 33, /*->54763*/
/*54730*/       OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*54732*/       OPC_MoveParent,
/*54733*/       OPC_CheckType, MVT::i32,
/*54735*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54737*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54740*/       OPC_EmitConvertToTarget, 1,
/*54742*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*54745*/       OPC_EmitInteger, MVT::i32, 14, 
/*54748*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54751*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*54763*/     /*Scope*/ 33, /*->54797*/
/*54764*/       OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*54766*/       OPC_MoveParent,
/*54767*/       OPC_CheckType, MVT::i32,
/*54769*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54771*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54774*/       OPC_EmitConvertToTarget, 1,
/*54776*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*54779*/       OPC_EmitInteger, MVT::i32, 14, 
/*54782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*54797*/     0, /*End of Scope*/
/*54798*/   /*Scope*/ 25, /*->54824*/
/*54799*/     OPC_CheckType, MVT::i32,
/*54801*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54803*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54806*/     OPC_EmitInteger, MVT::i32, 14, 
/*54809*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54812*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*54824*/   0, /*End of Scope*/
/*54825*/ /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::INTRET_FLAG),// ->54887
/*54828*/   OPC_RecordNode,   // #0 = 'ARMintretflag' chained node
/*54829*/   OPC_CaptureGlueInput,
/*54830*/   OPC_RecordChild1, // #1 = $imm
/*54831*/   OPC_MoveChild, 1,
/*54833*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54836*/   OPC_Scope, 26, /*->54864*/ // 2 children in Scope
/*54838*/     OPC_CheckPredicate, 55, // Predicate_imm0_255
/*54840*/     OPC_CheckType, MVT::i32,
/*54842*/     OPC_MoveParent,
/*54843*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54845*/     OPC_EmitMergeInputChains1_0,
/*54846*/     OPC_EmitConvertToTarget, 1,
/*54848*/     OPC_EmitInteger, MVT::i32, 14, 
/*54851*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54854*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
              // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*54864*/   /*Scope*/ 21, /*->54886*/
/*54865*/     OPC_MoveParent,
/*54866*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54868*/     OPC_EmitMergeInputChains1_0,
/*54869*/     OPC_EmitConvertToTarget, 1,
/*54871*/     OPC_EmitInteger, MVT::i32, 14, 
/*54874*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54877*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
              // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
              // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*54886*/   0, /*End of Scope*/
/*54887*/ /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->54934
/*54890*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*54891*/   OPC_RecordChild1, // #1 = $amt
/*54892*/   OPC_MoveChild, 1,
/*54894*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->54916
/*54898*/     OPC_MoveParent,
/*54899*/     OPC_EmitMergeInputChains1_0,
/*54900*/     OPC_EmitInteger, MVT::i32, 14, 
/*54903*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54906*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*54916*/   /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->54933
/*54919*/     OPC_MoveParent,
/*54920*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54922*/     OPC_EmitMergeInputChains1_0,
/*54923*/     OPC_EmitConvertToTarget, 1,
/*54925*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*54933*/   0, // EndSwitchOpcode
/*54934*/ /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::CALL),// ->55060
/*54937*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*54938*/   OPC_CaptureGlueInput,
/*54939*/   OPC_RecordChild1, // #1 = $func
/*54940*/   OPC_Scope, 80, /*->55022*/ // 2 children in Scope
/*54942*/     OPC_MoveChild, 1,
/*54944*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->54983
/*54948*/       OPC_MoveParent,
/*54949*/       OPC_Scope, 11, /*->54962*/ // 2 children in Scope
/*54951*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54953*/         OPC_EmitMergeInputChains1_0,
/*54954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*54962*/       /*Scope*/ 19, /*->54982*/
/*54963*/         OPC_CheckPatternPredicate, 41, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*54965*/         OPC_EmitMergeInputChains1_0,
/*54966*/         OPC_EmitInteger, MVT::i32, 14, 
/*54969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54972*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*54982*/       0, /*End of Scope*/
/*54983*/     /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->55021
/*54986*/       OPC_MoveParent,
/*54987*/       OPC_Scope, 11, /*->55000*/ // 2 children in Scope
/*54989*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54991*/         OPC_EmitMergeInputChains1_0,
/*54992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*55000*/       /*Scope*/ 19, /*->55020*/
/*55001*/         OPC_CheckPatternPredicate, 41, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*55003*/         OPC_EmitMergeInputChains1_0,
/*55004*/         OPC_EmitInteger, MVT::i32, 14, 
/*55007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*55020*/       0, /*End of Scope*/
/*55021*/     0, // EndSwitchOpcode
/*55022*/   /*Scope*/ 36, /*->55059*/
/*55023*/     OPC_CheckChild1Type, MVT::i32,
/*55025*/     OPC_Scope, 11, /*->55038*/ // 2 children in Scope
/*55027*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*55029*/       OPC_EmitMergeInputChains1_0,
/*55030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*55038*/     /*Scope*/ 19, /*->55058*/
/*55039*/       OPC_CheckPatternPredicate, 41, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*55041*/       OPC_EmitMergeInputChains1_0,
/*55042*/       OPC_EmitInteger, MVT::i32, 14, 
/*55045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55048*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*55058*/     0, /*End of Scope*/
/*55059*/   0, /*End of Scope*/
/*55060*/ /*SwitchOpcode*/ 53,  TARGET_VAL(ARMISD::CALL_PRED),// ->55116
/*55063*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*55064*/   OPC_CaptureGlueInput,
/*55065*/   OPC_RecordChild1, // #1 = $func
/*55066*/   OPC_Scope, 25, /*->55093*/ // 2 children in Scope
/*55068*/     OPC_MoveChild, 1,
/*55070*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*55073*/     OPC_MoveParent,
/*55074*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55076*/     OPC_EmitMergeInputChains1_0,
/*55077*/     OPC_EmitInteger, MVT::i32, 14, 
/*55080*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55083*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
              // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*55093*/   /*Scope*/ 21, /*->55115*/
/*55094*/     OPC_CheckChild1Type, MVT::i32,
/*55096*/     OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*55098*/     OPC_EmitMergeInputChains1_0,
/*55099*/     OPC_EmitInteger, MVT::i32, 14, 
/*55102*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55105*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
              // Dst: (BLX_pred:i32 GPR:i32:$func)
/*55115*/   0, /*End of Scope*/
/*55116*/ /*SwitchOpcode*/ 81,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->55200
/*55119*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*55120*/   OPC_CaptureGlueInput,
/*55121*/   OPC_RecordChild1, // #1 = $func
/*55122*/   OPC_Scope, 34, /*->55158*/ // 2 children in Scope
/*55124*/     OPC_MoveChild, 1,
/*55126*/     OPC_SwitchOpcode /*2 cases */, 12,  TARGET_VAL(ISD::TargetGlobalAddress),// ->55142
/*55130*/       OPC_MoveParent,
/*55131*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55133*/       OPC_EmitMergeInputChains1_0,
/*55134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*55142*/     /*SwitchOpcode*/ 12,  TARGET_VAL(ISD::TargetExternalSymbol),// ->55157
/*55145*/       OPC_MoveParent,
/*55146*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55148*/       OPC_EmitMergeInputChains1_0,
/*55149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*55157*/     0, // EndSwitchOpcode
/*55158*/   /*Scope*/ 40, /*->55199*/
/*55159*/     OPC_CheckChild1Type, MVT::i32,
/*55161*/     OPC_Scope, 11, /*->55174*/ // 3 children in Scope
/*55163*/       OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*55165*/       OPC_EmitMergeInputChains1_0,
/*55166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*55174*/     /*Scope*/ 11, /*->55186*/
/*55175*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*55177*/       OPC_EmitMergeInputChains1_0,
/*55178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*55186*/     /*Scope*/ 11, /*->55198*/
/*55187*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55189*/       OPC_EmitMergeInputChains1_0,
/*55190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*55198*/     0, /*End of Scope*/
/*55199*/   0, /*End of Scope*/
/*55200*/ /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->55236
/*55203*/   OPC_RecordChild0, // #0 = $addr
/*55204*/   OPC_MoveChild, 0,
/*55206*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*55209*/   OPC_MoveParent,
/*55210*/   OPC_CheckType, MVT::i32,
/*55212*/   OPC_Scope, 10, /*->55224*/ // 2 children in Scope
/*55214*/     OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*55216*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*55224*/   /*Scope*/ 10, /*->55235*/
/*55225*/     OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*55227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*55235*/   0, /*End of Scope*/
/*55236*/ /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->55272
/*55239*/   OPC_RecordChild0, // #0 = $addr
/*55240*/   OPC_MoveChild, 0,
/*55242*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*55245*/   OPC_MoveParent,
/*55246*/   OPC_CheckType, MVT::i32,
/*55248*/   OPC_Scope, 10, /*->55260*/ // 2 children in Scope
/*55250*/     OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*55252*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*55260*/   /*Scope*/ 10, /*->55271*/
/*55261*/     OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*55263*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*55271*/   0, /*End of Scope*/
/*55272*/ /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->55433
/*55276*/   OPC_RecordChild0, // #0 = $dst
/*55277*/   OPC_MoveChild, 0,
/*55279*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->55367
/*55283*/     OPC_MoveParent,
/*55284*/     OPC_CheckType, MVT::i32,
/*55286*/     OPC_Scope, 18, /*->55306*/ // 5 children in Scope
/*55288*/       OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*55290*/       OPC_EmitInteger, MVT::i32, 14, 
/*55293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*55306*/     /*Scope*/ 10, /*->55317*/
/*55307*/       OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*55309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*55317*/     /*Scope*/ 18, /*->55336*/
/*55318*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55320*/       OPC_EmitInteger, MVT::i32, 14, 
/*55323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*55336*/     /*Scope*/ 18, /*->55355*/
/*55337*/       OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*55339*/       OPC_EmitInteger, MVT::i32, 14, 
/*55342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*55355*/     /*Scope*/ 10, /*->55366*/
/*55356*/       OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*55358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*55366*/     0, /*End of Scope*/
/*55367*/   /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->55432
/*55370*/     OPC_MoveParent,
/*55371*/     OPC_CheckType, MVT::i32,
/*55373*/     OPC_Scope, 18, /*->55393*/ // 3 children in Scope
/*55375*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55377*/       OPC_EmitInteger, MVT::i32, 14, 
/*55380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*55393*/     /*Scope*/ 18, /*->55412*/
/*55394*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55396*/       OPC_EmitInteger, MVT::i32, 14, 
/*55399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*55412*/     /*Scope*/ 18, /*->55431*/
/*55413*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55415*/       OPC_EmitInteger, MVT::i32, 14, 
/*55418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*55431*/     0, /*End of Scope*/
/*55432*/   0, // EndSwitchOpcode
/*55433*/ /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::TC_RETURN),// ->55485
/*55436*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*55437*/   OPC_CaptureGlueInput,
/*55438*/   OPC_RecordChild1, // #1 = $dst
/*55439*/   OPC_Scope, 32, /*->55473*/ // 2 children in Scope
/*55441*/     OPC_MoveChild, 1,
/*55443*/     OPC_SwitchOpcode /*2 cases */, 11,  TARGET_VAL(ISD::TargetGlobalAddress),// ->55458
/*55447*/       OPC_CheckType, MVT::i32,
/*55449*/       OPC_MoveParent,
/*55450*/       OPC_EmitMergeInputChains1_0,
/*55451*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*55458*/     /*SwitchOpcode*/ 11,  TARGET_VAL(ISD::TargetExternalSymbol),// ->55472
/*55461*/       OPC_CheckType, MVT::i32,
/*55463*/       OPC_MoveParent,
/*55464*/       OPC_EmitMergeInputChains1_0,
/*55465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*55472*/     0, // EndSwitchOpcode
/*55473*/   /*Scope*/ 10, /*->55484*/
/*55474*/     OPC_CheckChild1Type, MVT::i32,
/*55476*/     OPC_EmitMergeInputChains1_0,
/*55477*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
              // Dst: (TCRETURNri tcGPR:i32:$dst)
/*55484*/   0, /*End of Scope*/
/*55485*/ /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::tCALL),// ->55566
/*55488*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*55489*/   OPC_CaptureGlueInput,
/*55490*/   OPC_RecordChild1, // #1 = $func
/*55491*/   OPC_Scope, 50, /*->55543*/ // 2 children in Scope
/*55493*/     OPC_MoveChild, 1,
/*55495*/     OPC_SwitchOpcode /*2 cases */, 20,  TARGET_VAL(ISD::TargetGlobalAddress),// ->55519
/*55499*/       OPC_MoveParent,
/*55500*/       OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb())
/*55502*/       OPC_EmitMergeInputChains1_0,
/*55503*/       OPC_EmitInteger, MVT::i32, 14, 
/*55506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*55519*/     /*SwitchOpcode*/ 20,  TARGET_VAL(ISD::TargetExternalSymbol),// ->55542
/*55522*/       OPC_MoveParent,
/*55523*/       OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb())
/*55525*/       OPC_EmitMergeInputChains1_0,
/*55526*/       OPC_EmitInteger, MVT::i32, 14, 
/*55529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (texternalsym:i32):$func)
/*55542*/     0, // EndSwitchOpcode
/*55543*/   /*Scope*/ 21, /*->55565*/
/*55544*/     OPC_CheckChild1Type, MVT::i32,
/*55546*/     OPC_CheckPatternPredicate, 41, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*55548*/     OPC_EmitMergeInputChains1_0,
/*55549*/     OPC_EmitInteger, MVT::i32, 14, 
/*55552*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55555*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
              // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
              // Dst: (tBLXr:i32 GPR:i32:$func)
/*55565*/   0, /*End of Scope*/
/*55566*/ /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->55727
/*55570*/   OPC_RecordChild0, // #0 = $V
/*55571*/   OPC_Scope, 30, /*->55603*/ // 4 children in Scope
/*55573*/     OPC_CheckChild0Type, MVT::v8i8,
/*55575*/     OPC_RecordChild1, // #1 = $lane
/*55576*/     OPC_MoveChild, 1,
/*55578*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55581*/     OPC_MoveParent,
/*55582*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55584*/     OPC_EmitConvertToTarget, 1,
/*55586*/     OPC_EmitInteger, MVT::i32, 14, 
/*55589*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55592*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*55603*/   /*Scope*/ 30, /*->55634*/
/*55604*/     OPC_CheckChild0Type, MVT::v4i16,
/*55606*/     OPC_RecordChild1, // #1 = $lane
/*55607*/     OPC_MoveChild, 1,
/*55609*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55612*/     OPC_MoveParent,
/*55613*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55615*/     OPC_EmitConvertToTarget, 1,
/*55617*/     OPC_EmitInteger, MVT::i32, 14, 
/*55620*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55623*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*55634*/   /*Scope*/ 45, /*->55680*/
/*55635*/     OPC_CheckChild0Type, MVT::v16i8,
/*55637*/     OPC_RecordChild1, // #1 = $lane
/*55638*/     OPC_MoveChild, 1,
/*55640*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55643*/     OPC_MoveParent,
/*55644*/     OPC_EmitConvertToTarget, 1,
/*55646*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*55649*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*55658*/     OPC_EmitConvertToTarget, 1,
/*55660*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*55663*/     OPC_EmitInteger, MVT::i32, 14, 
/*55666*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55669*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*55680*/   /*Scope*/ 45, /*->55726*/
/*55681*/     OPC_CheckChild0Type, MVT::v8i16,
/*55683*/     OPC_RecordChild1, // #1 = $lane
/*55684*/     OPC_MoveChild, 1,
/*55686*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55689*/     OPC_MoveParent,
/*55690*/     OPC_EmitConvertToTarget, 1,
/*55692*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*55695*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*55704*/     OPC_EmitConvertToTarget, 1,
/*55706*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*55709*/     OPC_EmitInteger, MVT::i32, 14, 
/*55712*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55715*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*55726*/   0, /*End of Scope*/
/*55727*/ /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->55888
/*55731*/   OPC_RecordChild0, // #0 = $V
/*55732*/   OPC_Scope, 30, /*->55764*/ // 4 children in Scope
/*55734*/     OPC_CheckChild0Type, MVT::v8i8,
/*55736*/     OPC_RecordChild1, // #1 = $lane
/*55737*/     OPC_MoveChild, 1,
/*55739*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55742*/     OPC_MoveParent,
/*55743*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55745*/     OPC_EmitConvertToTarget, 1,
/*55747*/     OPC_EmitInteger, MVT::i32, 14, 
/*55750*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55753*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*55764*/   /*Scope*/ 30, /*->55795*/
/*55765*/     OPC_CheckChild0Type, MVT::v4i16,
/*55767*/     OPC_RecordChild1, // #1 = $lane
/*55768*/     OPC_MoveChild, 1,
/*55770*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55773*/     OPC_MoveParent,
/*55774*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55776*/     OPC_EmitConvertToTarget, 1,
/*55778*/     OPC_EmitInteger, MVT::i32, 14, 
/*55781*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55784*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*55795*/   /*Scope*/ 45, /*->55841*/
/*55796*/     OPC_CheckChild0Type, MVT::v16i8,
/*55798*/     OPC_RecordChild1, // #1 = $lane
/*55799*/     OPC_MoveChild, 1,
/*55801*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55804*/     OPC_MoveParent,
/*55805*/     OPC_EmitConvertToTarget, 1,
/*55807*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*55810*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*55819*/     OPC_EmitConvertToTarget, 1,
/*55821*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*55824*/     OPC_EmitInteger, MVT::i32, 14, 
/*55827*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55830*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*55841*/   /*Scope*/ 45, /*->55887*/
/*55842*/     OPC_CheckChild0Type, MVT::v8i16,
/*55844*/     OPC_RecordChild1, // #1 = $lane
/*55845*/     OPC_MoveChild, 1,
/*55847*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55850*/     OPC_MoveParent,
/*55851*/     OPC_EmitConvertToTarget, 1,
/*55853*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*55856*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*55865*/     OPC_EmitConvertToTarget, 1,
/*55867*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*55870*/     OPC_EmitInteger, MVT::i32, 14, 
/*55873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55876*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*55887*/   0, /*End of Scope*/
/*55888*/ /*SwitchOpcode*/ 122|128,1/*250*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->56142
/*55892*/   OPC_RecordChild0, // #0 = $V
/*55893*/   OPC_Scope, 64, /*->55959*/ // 5 children in Scope
/*55895*/     OPC_CheckChild0Type, MVT::v2i32,
/*55897*/     OPC_RecordChild1, // #1 = $lane
/*55898*/     OPC_MoveChild, 1,
/*55900*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55903*/     OPC_MoveParent,
/*55904*/     OPC_CheckType, MVT::i32,
/*55906*/     OPC_Scope, 21, /*->55929*/ // 2 children in Scope
/*55908*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*55910*/       OPC_EmitConvertToTarget, 1,
/*55912*/       OPC_EmitInteger, MVT::i32, 14, 
/*55915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*55929*/     /*Scope*/ 28, /*->55958*/
/*55930*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*55932*/       OPC_EmitConvertToTarget, 1,
/*55934*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*55937*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*55946*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*55949*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*55958*/     0, /*End of Scope*/
/*55959*/   /*Scope*/ 81, /*->56041*/
/*55960*/     OPC_CheckChild0Type, MVT::v4i32,
/*55962*/     OPC_RecordChild1, // #1 = $lane
/*55963*/     OPC_MoveChild, 1,
/*55965*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55968*/     OPC_MoveParent,
/*55969*/     OPC_CheckType, MVT::i32,
/*55971*/     OPC_Scope, 38, /*->56011*/ // 2 children in Scope
/*55973*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*55975*/       OPC_EmitConvertToTarget, 1,
/*55977*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*55980*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*55989*/       OPC_EmitConvertToTarget, 1,
/*55991*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*55994*/       OPC_EmitInteger, MVT::i32, 14, 
/*55997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56000*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*56011*/     /*Scope*/ 28, /*->56040*/
/*56012*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*56014*/       OPC_EmitConvertToTarget, 1,
/*56016*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*56019*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*56028*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*56031*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*56040*/     0, /*End of Scope*/
/*56041*/   /*Scope*/ 23, /*->56065*/
/*56042*/     OPC_RecordChild1, // #1 = $src2
/*56043*/     OPC_MoveChild, 1,
/*56045*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56048*/     OPC_MoveParent,
/*56049*/     OPC_CheckType, MVT::f64,
/*56051*/     OPC_EmitConvertToTarget, 1,
/*56053*/     OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*56056*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*56065*/   /*Scope*/ 37, /*->56103*/
/*56066*/     OPC_CheckChild0Type, MVT::v2f32,
/*56068*/     OPC_RecordChild1, // #1 = $src2
/*56069*/     OPC_MoveChild, 1,
/*56071*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56074*/     OPC_MoveParent,
/*56075*/     OPC_CheckType, MVT::f32,
/*56077*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56080*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*56089*/     OPC_EmitConvertToTarget, 1,
/*56091*/     OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*56094*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*56103*/   /*Scope*/ 37, /*->56141*/
/*56104*/     OPC_CheckChild0Type, MVT::v4f32,
/*56106*/     OPC_RecordChild1, // #1 = $src2
/*56107*/     OPC_MoveChild, 1,
/*56109*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56112*/     OPC_MoveParent,
/*56113*/     OPC_CheckType, MVT::f32,
/*56115*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*56118*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*56127*/     OPC_EmitConvertToTarget, 1,
/*56129*/     OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*56132*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*56141*/   0, /*End of Scope*/
/*56142*/ /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->56472
/*56146*/   OPC_RecordNode,   // #0 = $imm
/*56147*/   OPC_CheckType, MVT::i32,
/*56149*/   OPC_Scope, 26, /*->56177*/ // 11 children in Scope
/*56151*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*56153*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56155*/     OPC_EmitConvertToTarget, 0,
/*56157*/     OPC_EmitInteger, MVT::i32, 14, 
/*56160*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56163*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56166*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*56177*/   /*Scope*/ 26, /*->56204*/
/*56178*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*56180*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56182*/     OPC_EmitConvertToTarget, 0,
/*56184*/     OPC_EmitInteger, MVT::i32, 14, 
/*56187*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56190*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56193*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*56204*/   /*Scope*/ 22, /*->56227*/
/*56205*/     OPC_CheckPredicate, 57, // Predicate_imm0_65535
/*56207*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*56209*/     OPC_EmitConvertToTarget, 0,
/*56211*/     OPC_EmitInteger, MVT::i32, 14, 
/*56214*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56217*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*56227*/   /*Scope*/ 29, /*->56257*/
/*56228*/     OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*56230*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56232*/     OPC_EmitConvertToTarget, 0,
/*56234*/     OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*56237*/     OPC_EmitInteger, MVT::i32, 14, 
/*56240*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56243*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56246*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*56257*/   /*Scope*/ 14, /*->56272*/
/*56258*/     OPC_CheckPredicate, 103, // Predicate_arm_i32imm
/*56260*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56262*/     OPC_EmitConvertToTarget, 0,
/*56264*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*56272*/   /*Scope*/ 26, /*->56299*/
/*56273*/     OPC_CheckPredicate, 55, // Predicate_imm0_255
/*56275*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56277*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56280*/     OPC_EmitConvertToTarget, 0,
/*56282*/     OPC_EmitInteger, MVT::i32, 14, 
/*56285*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56288*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*56299*/   /*Scope*/ 22, /*->56322*/
/*56300*/     OPC_CheckPredicate, 57, // Predicate_imm0_65535
/*56302*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56304*/     OPC_EmitConvertToTarget, 0,
/*56306*/     OPC_EmitInteger, MVT::i32, 14, 
/*56309*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56312*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*56322*/   /*Scope*/ 29, /*->56352*/
/*56323*/     OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*56325*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56327*/     OPC_EmitConvertToTarget, 0,
/*56329*/     OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*56332*/     OPC_EmitInteger, MVT::i32, 14, 
/*56335*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56341*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*56352*/   /*Scope*/ 55, /*->56408*/
/*56353*/     OPC_CheckPredicate, 104, // Predicate_thumb_immshifted
/*56355*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56357*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56360*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56363*/     OPC_EmitConvertToTarget, 0,
/*56365*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*56368*/     OPC_EmitInteger, MVT::i32, 14, 
/*56371*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56374*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*56385*/     OPC_EmitConvertToTarget, 0,
/*56387*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*56390*/     OPC_EmitInteger, MVT::i32, 14, 
/*56393*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56396*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*56408*/   /*Scope*/ 49, /*->56458*/
/*56409*/     OPC_CheckPredicate, 105, // Predicate_imm0_255_comp
/*56411*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56413*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56416*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56419*/     OPC_EmitConvertToTarget, 0,
/*56421*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*56424*/     OPC_EmitInteger, MVT::i32, 14, 
/*56427*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56430*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*56441*/     OPC_EmitInteger, MVT::i32, 14, 
/*56444*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56447*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*56458*/   /*Scope*/ 12, /*->56471*/
/*56459*/     OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*56461*/     OPC_EmitConvertToTarget, 0,
/*56463*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*56471*/   0, /*End of Scope*/
/*56472*/ /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::TRAP),// ->56508
/*56475*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*56476*/   OPC_Scope, 9, /*->56487*/ // 3 children in Scope
/*56478*/     OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*56480*/     OPC_EmitMergeInputChains1_0,
/*56481*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAPNaCl)
/*56487*/   /*Scope*/ 9, /*->56497*/
/*56488*/     OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*56490*/     OPC_EmitMergeInputChains1_0,
/*56491*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*56497*/   /*Scope*/ 9, /*->56507*/
/*56498*/     OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb())
/*56500*/     OPC_EmitMergeInputChains1_0,
/*56501*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*56507*/   0, /*End of Scope*/
/*56508*/ /*SwitchOpcode*/ 58,  TARGET_VAL(ARMISD::RET_FLAG),// ->56569
/*56511*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*56512*/   OPC_CaptureGlueInput,
/*56513*/   OPC_Scope, 17, /*->56532*/ // 3 children in Scope
/*56515*/     OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*56517*/     OPC_EmitMergeInputChains1_0,
/*56518*/     OPC_EmitInteger, MVT::i32, 14, 
/*56521*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56524*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*56532*/   /*Scope*/ 17, /*->56550*/
/*56533*/     OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*56535*/     OPC_EmitMergeInputChains1_0,
/*56536*/     OPC_EmitInteger, MVT::i32, 14, 
/*56539*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*56550*/   /*Scope*/ 17, /*->56568*/
/*56551*/     OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb())
/*56553*/     OPC_EmitMergeInputChains1_0,
/*56554*/     OPC_EmitInteger, MVT::i32, 14, 
/*56557*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56560*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*56568*/   0, /*End of Scope*/
/*56569*/ /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::BRIND),// ->56619
/*56572*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*56573*/   OPC_RecordChild1, // #1 = $dst
/*56574*/   OPC_CheckChild1Type, MVT::i32,
/*56576*/   OPC_Scope, 10, /*->56588*/ // 3 children in Scope
/*56578*/     OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*56580*/     OPC_EmitMergeInputChains1_0,
/*56581*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*56588*/   /*Scope*/ 10, /*->56599*/
/*56589*/     OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*56591*/     OPC_EmitMergeInputChains1_0,
/*56592*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*56599*/   /*Scope*/ 18, /*->56618*/
/*56600*/     OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb())
/*56602*/     OPC_EmitMergeInputChains1_0,
/*56603*/     OPC_EmitInteger, MVT::i32, 14, 
/*56606*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56609*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*56618*/   0, /*End of Scope*/
/*56619*/ /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::BR),// ->56681
/*56622*/   OPC_RecordNode,   // #0 = 'br' chained node
/*56623*/   OPC_RecordChild1, // #1 = $target
/*56624*/   OPC_MoveChild, 1,
/*56626*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*56629*/   OPC_MoveParent,
/*56630*/   OPC_Scope, 10, /*->56642*/ // 3 children in Scope
/*56632*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56634*/     OPC_EmitMergeInputChains1_0,
/*56635*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*56642*/   /*Scope*/ 18, /*->56661*/
/*56643*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56645*/     OPC_EmitMergeInputChains1_0,
/*56646*/     OPC_EmitInteger, MVT::i32, 14, 
/*56649*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56652*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*56661*/   /*Scope*/ 18, /*->56680*/
/*56662*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56664*/     OPC_EmitMergeInputChains1_0,
/*56665*/     OPC_EmitInteger, MVT::i32, 14, 
/*56668*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56671*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*56680*/   0, /*End of Scope*/
/*56681*/ /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->56724
/*56684*/   OPC_CaptureGlueInput,
/*56685*/   OPC_RecordChild0, // #0 = $Rm
/*56686*/   OPC_CheckType, MVT::i32,
/*56688*/   OPC_Scope, 10, /*->56700*/ // 2 children in Scope
/*56690*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56692*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*56700*/   /*Scope*/ 22, /*->56723*/
/*56701*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56703*/     OPC_EmitInteger, MVT::i32, 14, 
/*56706*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56709*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56712*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*56723*/   0, /*End of Scope*/
/*56724*/ /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->56764
/*56727*/   OPC_RecordChild0, // #0 = $src
/*56728*/   OPC_CheckType, MVT::i32,
/*56730*/   OPC_Scope, 11, /*->56743*/ // 2 children in Scope
/*56732*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56734*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*56743*/   /*Scope*/ 19, /*->56763*/
/*56744*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56746*/     OPC_EmitInteger, MVT::i32, 14, 
/*56749*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56752*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*56763*/   0, /*End of Scope*/
/*56764*/ /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->56804
/*56767*/   OPC_RecordChild0, // #0 = $src
/*56768*/   OPC_CheckType, MVT::i32,
/*56770*/   OPC_Scope, 11, /*->56783*/ // 2 children in Scope
/*56772*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56774*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*56783*/   /*Scope*/ 19, /*->56803*/
/*56784*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56786*/     OPC_EmitInteger, MVT::i32, 14, 
/*56789*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*56803*/   0, /*End of Scope*/
/*56804*/ /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->56853
/*56807*/   OPC_RecordChild0, // #0 = $Rn
/*56808*/   OPC_RecordChild1, // #1 = $Rm
/*56809*/   OPC_CheckType, MVT::i32,
/*56811*/   OPC_Scope, 19, /*->56832*/ // 2 children in Scope
/*56813*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56815*/     OPC_EmitInteger, MVT::i32, 14, 
/*56818*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56821*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*56832*/   /*Scope*/ 19, /*->56852*/
/*56833*/     OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*56835*/     OPC_EmitInteger, MVT::i32, 14, 
/*56838*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56841*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*56852*/   0, /*End of Scope*/
/*56853*/ /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::SDIV),// ->56902
/*56856*/   OPC_RecordChild0, // #0 = $Rn
/*56857*/   OPC_RecordChild1, // #1 = $Rm
/*56858*/   OPC_CheckType, MVT::i32,
/*56860*/   OPC_Scope, 19, /*->56881*/ // 2 children in Scope
/*56862*/     OPC_CheckPatternPredicate, 52, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*56864*/     OPC_EmitInteger, MVT::i32, 14, 
/*56867*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56870*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*56881*/   /*Scope*/ 19, /*->56901*/
/*56882*/     OPC_CheckPatternPredicate, 53, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*56884*/     OPC_EmitInteger, MVT::i32, 14, 
/*56887*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56890*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*56901*/   0, /*End of Scope*/
/*56902*/ /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::UDIV),// ->56951
/*56905*/   OPC_RecordChild0, // #0 = $Rn
/*56906*/   OPC_RecordChild1, // #1 = $Rm
/*56907*/   OPC_CheckType, MVT::i32,
/*56909*/   OPC_Scope, 19, /*->56930*/ // 2 children in Scope
/*56911*/     OPC_CheckPatternPredicate, 52, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*56913*/     OPC_EmitInteger, MVT::i32, 14, 
/*56916*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56919*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*56930*/   /*Scope*/ 19, /*->56950*/
/*56931*/     OPC_CheckPatternPredicate, 53, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*56933*/     OPC_EmitInteger, MVT::i32, 14, 
/*56936*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*56950*/   0, /*End of Scope*/
/*56951*/ /*SwitchOpcode*/ 37|128,1/*165*/,  TARGET_VAL(ISD::CTLZ),// ->57120
/*56955*/   OPC_RecordChild0, // #0 = $Rm
/*56956*/   OPC_SwitchType /*7 cases */, 40,  MVT::i32,// ->56999
/*56959*/     OPC_Scope, 18, /*->56979*/ // 2 children in Scope
/*56961*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56963*/       OPC_EmitInteger, MVT::i32, 14, 
/*56966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56969*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (CLZ:i32 GPR:i32:$Rm)
/*56979*/     /*Scope*/ 18, /*->56998*/
/*56980*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56982*/       OPC_EmitInteger, MVT::i32, 14, 
/*56985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56988*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*56998*/     0, /*End of Scope*/
/*56999*/   /*SwitchType*/ 18,  MVT::v8i8,// ->57019
/*57001*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57003*/     OPC_EmitInteger, MVT::i32, 14, 
/*57006*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57009*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*57019*/   /*SwitchType*/ 18,  MVT::v4i16,// ->57039
/*57021*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57023*/     OPC_EmitInteger, MVT::i32, 14, 
/*57026*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57029*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*57039*/   /*SwitchType*/ 18,  MVT::v2i32,// ->57059
/*57041*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57043*/     OPC_EmitInteger, MVT::i32, 14, 
/*57046*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57049*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*57059*/   /*SwitchType*/ 18,  MVT::v16i8,// ->57079
/*57061*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57063*/     OPC_EmitInteger, MVT::i32, 14, 
/*57066*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57069*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*57079*/   /*SwitchType*/ 18,  MVT::v8i16,// ->57099
/*57081*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57083*/     OPC_EmitInteger, MVT::i32, 14, 
/*57086*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57089*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*57099*/   /*SwitchType*/ 18,  MVT::v4i32,// ->57119
/*57101*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57103*/     OPC_EmitInteger, MVT::i32, 14, 
/*57106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*57119*/   0, // EndSwitchType
/*57120*/ /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->57166
/*57123*/   OPC_RecordChild0, // #0 = $Rm
/*57124*/   OPC_CheckType, MVT::i32,
/*57126*/   OPC_Scope, 18, /*->57146*/ // 2 children in Scope
/*57128*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57130*/     OPC_EmitInteger, MVT::i32, 14, 
/*57133*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57136*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*57146*/   /*Scope*/ 18, /*->57165*/
/*57147*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57149*/     OPC_EmitInteger, MVT::i32, 14, 
/*57152*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57155*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*57165*/   0, /*End of Scope*/
/*57166*/ /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->57231
/*57169*/   OPC_RecordChild0, // #0 = $Rm
/*57170*/   OPC_CheckType, MVT::i32,
/*57172*/   OPC_Scope, 18, /*->57192*/ // 3 children in Scope
/*57174*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57176*/     OPC_EmitInteger, MVT::i32, 14, 
/*57179*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57182*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*57192*/   /*Scope*/ 18, /*->57211*/
/*57193*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*57195*/     OPC_EmitInteger, MVT::i32, 14, 
/*57198*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57201*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*57211*/   /*Scope*/ 18, /*->57230*/
/*57212*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57214*/     OPC_EmitInteger, MVT::i32, 14, 
/*57217*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57220*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*57230*/   0, /*End of Scope*/
/*57231*/ /*SwitchOpcode*/ 22,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->57256
/*57234*/   OPC_CheckType, MVT::i32,
/*57236*/   OPC_Scope, 7, /*->57245*/ // 2 children in Scope
/*57238*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*57245*/   /*Scope*/ 9, /*->57255*/
/*57246*/     OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb())
/*57248*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*57255*/   0, /*End of Scope*/
/*57256*/ /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->57294
/*57259*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*57260*/   OPC_RecordChild1, // #1 = $src
/*57261*/   OPC_CheckChild1Type, MVT::i32,
/*57263*/   OPC_RecordChild2, // #2 = $scratch
/*57264*/   OPC_CheckChild2Type, MVT::i32,
/*57266*/   OPC_Scope, 12, /*->57280*/ // 2 children in Scope
/*57268*/     OPC_CheckPatternPredicate, 54, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*57270*/     OPC_EmitMergeInputChains1_0,
/*57271*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*57280*/   /*Scope*/ 12, /*->57293*/
/*57281*/     OPC_CheckPatternPredicate, 55, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*57283*/     OPC_EmitMergeInputChains1_0,
/*57284*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*57293*/   0, /*End of Scope*/
/*57294*/ /*SwitchOpcode*/ 42,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->57339
/*57297*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*57298*/   OPC_RecordChild1, // #1 = $zero
/*57299*/   OPC_CheckChild1Type, MVT::i32,
/*57301*/   OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57303*/   OPC_EmitMergeInputChains1_0,
/*57304*/   OPC_EmitInteger, MVT::i32, 15, 
/*57307*/   OPC_EmitInteger, MVT::i32, 0, 
/*57310*/   OPC_EmitInteger, MVT::i32, 7, 
/*57313*/   OPC_EmitInteger, MVT::i32, 10, 
/*57316*/   OPC_EmitInteger, MVT::i32, 5, 
/*57319*/   OPC_EmitInteger, MVT::i32, 14, 
/*57322*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57325*/   OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*57339*/ /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::ADDE),// ->57370
/*57342*/   OPC_CaptureGlueInput,
/*57343*/   OPC_RecordChild0, // #0 = $Rn
/*57344*/   OPC_RecordChild1, // #1 = $Rm
/*57345*/   OPC_CheckType, MVT::i32,
/*57347*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57349*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57352*/   OPC_EmitInteger, MVT::i32, 14, 
/*57355*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57358*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*57370*/ /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::SUBE),// ->57401
/*57373*/   OPC_CaptureGlueInput,
/*57374*/   OPC_RecordChild0, // #0 = $Rn
/*57375*/   OPC_RecordChild1, // #1 = $Rm
/*57376*/   OPC_CheckType, MVT::i32,
/*57378*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57380*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57383*/   OPC_EmitInteger, MVT::i32, 14, 
/*57386*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57389*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*57401*/ /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::SUBC),// ->57431
/*57404*/   OPC_RecordChild0, // #0 = $lhs
/*57405*/   OPC_RecordChild1, // #1 = $rhs
/*57406*/   OPC_CheckType, MVT::i32,
/*57408*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57410*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57413*/   OPC_EmitInteger, MVT::i32, 14, 
/*57416*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57419*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
            // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*57431*/ /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->57481
/*57434*/   OPC_RecordChild0, // #0 = $Dd
/*57435*/   OPC_Scope, 21, /*->57458*/ // 2 children in Scope
/*57437*/     OPC_CheckChild0Type, MVT::f64,
/*57439*/     OPC_RecordChild1, // #1 = $Dm
/*57440*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*57442*/     OPC_EmitInteger, MVT::i32, 14, 
/*57445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57448*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*57458*/   /*Scope*/ 21, /*->57480*/
/*57459*/     OPC_CheckChild0Type, MVT::f32,
/*57461*/     OPC_RecordChild1, // #1 = $Sm
/*57462*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*57464*/     OPC_EmitInteger, MVT::i32, 14, 
/*57467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57470*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*57480*/   0, /*End of Scope*/
/*57481*/ /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->57527
/*57484*/   OPC_RecordChild0, // #0 = $Dd
/*57485*/   OPC_Scope, 19, /*->57506*/ // 2 children in Scope
/*57487*/     OPC_CheckChild0Type, MVT::f64,
/*57489*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*57491*/     OPC_EmitInteger, MVT::i32, 14, 
/*57494*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57497*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*57506*/   /*Scope*/ 19, /*->57526*/
/*57507*/     OPC_CheckChild0Type, MVT::f32,
/*57509*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*57511*/     OPC_EmitInteger, MVT::i32, 14, 
/*57514*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57517*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*57526*/   0, /*End of Scope*/
/*57527*/ /*SwitchOpcode*/ 100|128,3/*484*/,  TARGET_VAL(ISD::BITCAST),// ->58015
/*57531*/   OPC_Scope, 23, /*->57556*/ // 3 children in Scope
/*57533*/     OPC_RecordChild0, // #0 = $Sn
/*57534*/     OPC_CheckChild0Type, MVT::f32,
/*57536*/     OPC_CheckType, MVT::i32,
/*57538*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*57540*/     OPC_EmitInteger, MVT::i32, 14, 
/*57543*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57546*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*57556*/   /*Scope*/ 34, /*->57591*/
/*57557*/     OPC_MoveChild, 0,
/*57559*/     OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*57562*/     OPC_RecordChild0, // #0 = $src
/*57563*/     OPC_CheckChild0Type, MVT::v2i32,
/*57565*/     OPC_RecordChild1, // #1 = $lane
/*57566*/     OPC_MoveChild, 1,
/*57568*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57571*/     OPC_MoveParent,
/*57572*/     OPC_CheckType, MVT::i32,
/*57574*/     OPC_MoveParent,
/*57575*/     OPC_CheckType, MVT::f32,
/*57577*/     OPC_EmitConvertToTarget, 1,
/*57579*/     OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*57582*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
              // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
              // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*57591*/   /*Scope*/ 37|128,3/*421*/, /*->58014*/
/*57593*/     OPC_RecordChild0, // #0 = $src
/*57594*/     OPC_Scope, 29, /*->57625*/ // 13 children in Scope
/*57596*/       OPC_CheckChild0Type, MVT::v1i64,
/*57598*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->57604
/*57601*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
/*57604*/       /*SwitchType*/ 3,  MVT::v2i32,// ->57609
/*57606*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
/*57609*/       /*SwitchType*/ 3,  MVT::v4i16,// ->57614
/*57611*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
/*57614*/       /*SwitchType*/ 3,  MVT::v8i8,// ->57619
/*57616*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
/*57619*/       /*SwitchType*/ 3,  MVT::v2f32,// ->57624
/*57621*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
/*57624*/       0, // EndSwitchType
/*57625*/     /*Scope*/ 29, /*->57655*/
/*57626*/       OPC_CheckChild0Type, MVT::v2i32,
/*57628*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->57634
/*57631*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
/*57634*/       /*SwitchType*/ 3,  MVT::v1i64,// ->57639
/*57636*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
/*57639*/       /*SwitchType*/ 3,  MVT::v4i16,// ->57644
/*57641*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
/*57644*/       /*SwitchType*/ 3,  MVT::v8i8,// ->57649
/*57646*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
/*57649*/       /*SwitchType*/ 3,  MVT::v2f32,// ->57654
/*57651*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
/*57654*/       0, // EndSwitchType
/*57655*/     /*Scope*/ 29, /*->57685*/
/*57656*/       OPC_CheckChild0Type, MVT::v4i16,
/*57658*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->57664
/*57661*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
/*57664*/       /*SwitchType*/ 3,  MVT::v1i64,// ->57669
/*57666*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
/*57669*/       /*SwitchType*/ 3,  MVT::v2i32,// ->57674
/*57671*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
/*57674*/       /*SwitchType*/ 3,  MVT::v8i8,// ->57679
/*57676*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
/*57679*/       /*SwitchType*/ 3,  MVT::v2f32,// ->57684
/*57681*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
/*57684*/       0, // EndSwitchType
/*57685*/     /*Scope*/ 29, /*->57715*/
/*57686*/       OPC_CheckChild0Type, MVT::v8i8,
/*57688*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->57694
/*57691*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
/*57694*/       /*SwitchType*/ 3,  MVT::v1i64,// ->57699
/*57696*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
/*57699*/       /*SwitchType*/ 3,  MVT::v2i32,// ->57704
/*57701*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
/*57704*/       /*SwitchType*/ 3,  MVT::v4i16,// ->57709
/*57706*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
/*57709*/       /*SwitchType*/ 3,  MVT::v2f32,// ->57714
/*57711*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
/*57714*/       0, // EndSwitchType
/*57715*/     /*Scope*/ 29, /*->57745*/
/*57716*/       OPC_CheckChild0Type, MVT::v2f32,
/*57718*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->57724
/*57721*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
/*57724*/       /*SwitchType*/ 3,  MVT::v1i64,// ->57729
/*57726*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
/*57729*/       /*SwitchType*/ 3,  MVT::v2i32,// ->57734
/*57731*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
/*57734*/       /*SwitchType*/ 3,  MVT::v4i16,// ->57739
/*57736*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
/*57739*/       /*SwitchType*/ 3,  MVT::v8i8,// ->57744
/*57741*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
/*57744*/       0, // EndSwitchType
/*57745*/     /*Scope*/ 57, /*->57803*/
/*57746*/       OPC_CheckChild0Type, MVT::i32,
/*57748*/       OPC_CheckType, MVT::f32,
/*57750*/       OPC_Scope, 18, /*->57770*/ // 2 children in Scope
/*57752*/         OPC_CheckPatternPredicate, 56, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*57754*/         OPC_EmitInteger, MVT::i32, 14, 
/*57757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                  // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*57770*/       /*Scope*/ 31, /*->57802*/
/*57771*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*57773*/         OPC_EmitInteger, MVT::i32, 14, 
/*57776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57779*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*57790*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57793*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                  // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*57802*/       0, /*End of Scope*/
/*57803*/     /*Scope*/ 29, /*->57833*/
/*57804*/       OPC_CheckChild0Type, MVT::f64,
/*57806*/       OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->57812
/*57809*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
/*57812*/       /*SwitchType*/ 3,  MVT::v2i32,// ->57817
/*57814*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
/*57817*/       /*SwitchType*/ 3,  MVT::v4i16,// ->57822
/*57819*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
/*57822*/       /*SwitchType*/ 3,  MVT::v8i8,// ->57827
/*57824*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
/*57827*/       /*SwitchType*/ 3,  MVT::v2f32,// ->57832
/*57829*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
/*57832*/       0, // EndSwitchType
/*57833*/     /*Scope*/ 29, /*->57863*/
/*57834*/       OPC_CheckChild0Type, MVT::v4i32,
/*57836*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->57842
/*57839*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
/*57842*/       /*SwitchType*/ 3,  MVT::v8i16,// ->57847
/*57844*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
/*57847*/       /*SwitchType*/ 3,  MVT::v16i8,// ->57852
/*57849*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
/*57852*/       /*SwitchType*/ 3,  MVT::v4f32,// ->57857
/*57854*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
/*57857*/       /*SwitchType*/ 3,  MVT::v2f64,// ->57862
/*57859*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
/*57862*/       0, // EndSwitchType
/*57863*/     /*Scope*/ 29, /*->57893*/
/*57864*/       OPC_CheckChild0Type, MVT::v8i16,
/*57866*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->57872
/*57869*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
/*57872*/       /*SwitchType*/ 3,  MVT::v4i32,// ->57877
/*57874*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
/*57877*/       /*SwitchType*/ 3,  MVT::v16i8,// ->57882
/*57879*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
/*57882*/       /*SwitchType*/ 3,  MVT::v4f32,// ->57887
/*57884*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
/*57887*/       /*SwitchType*/ 3,  MVT::v2f64,// ->57892
/*57889*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
/*57892*/       0, // EndSwitchType
/*57893*/     /*Scope*/ 29, /*->57923*/
/*57894*/       OPC_CheckChild0Type, MVT::v16i8,
/*57896*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->57902
/*57899*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
/*57902*/       /*SwitchType*/ 3,  MVT::v4i32,// ->57907
/*57904*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
/*57907*/       /*SwitchType*/ 3,  MVT::v8i16,// ->57912
/*57909*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
/*57912*/       /*SwitchType*/ 3,  MVT::v4f32,// ->57917
/*57914*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
/*57917*/       /*SwitchType*/ 3,  MVT::v2f64,// ->57922
/*57919*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
/*57922*/       0, // EndSwitchType
/*57923*/     /*Scope*/ 29, /*->57953*/
/*57924*/       OPC_CheckChild0Type, MVT::v2f64,
/*57926*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->57932
/*57929*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
/*57932*/       /*SwitchType*/ 3,  MVT::v4i32,// ->57937
/*57934*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
/*57937*/       /*SwitchType*/ 3,  MVT::v8i16,// ->57942
/*57939*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
/*57942*/       /*SwitchType*/ 3,  MVT::v16i8,// ->57947
/*57944*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
/*57947*/       /*SwitchType*/ 3,  MVT::v4f32,// ->57952
/*57949*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
/*57952*/       0, // EndSwitchType
/*57953*/     /*Scope*/ 29, /*->57983*/
/*57954*/       OPC_CheckChild0Type, MVT::v4f32,
/*57956*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->57962
/*57959*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
/*57962*/       /*SwitchType*/ 3,  MVT::v4i32,// ->57967
/*57964*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
/*57967*/       /*SwitchType*/ 3,  MVT::v8i16,// ->57972
/*57969*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
/*57972*/       /*SwitchType*/ 3,  MVT::v16i8,// ->57977
/*57974*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
/*57977*/       /*SwitchType*/ 3,  MVT::v2f64,// ->57982
/*57979*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
/*57982*/       0, // EndSwitchType
/*57983*/     /*Scope*/ 29, /*->58013*/
/*57984*/       OPC_CheckChild0Type, MVT::v2i64,
/*57986*/       OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->57992
/*57989*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
/*57992*/       /*SwitchType*/ 3,  MVT::v8i16,// ->57997
/*57994*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
/*57997*/       /*SwitchType*/ 3,  MVT::v16i8,// ->58002
/*57999*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
/*58002*/       /*SwitchType*/ 3,  MVT::v4f32,// ->58007
/*58004*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
/*58007*/       /*SwitchType*/ 3,  MVT::v2f64,// ->58012
/*58009*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
/*58012*/       0, // EndSwitchType
/*58013*/     0, /*End of Scope*/
/*58014*/   0, /*End of Scope*/
/*58015*/ /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->58036
/*58018*/   OPC_CaptureGlueInput,
/*58019*/   OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*58021*/   OPC_EmitInteger, MVT::i32, 14, 
/*58024*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58027*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
/*58036*/ /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP32_TO_FP16),// ->58072
/*58039*/   OPC_RecordChild0, // #0 = $a
/*58040*/   OPC_CheckChild0Type, MVT::f32,
/*58042*/   OPC_CheckType, MVT::i32,
/*58044*/   OPC_EmitInteger, MVT::i32, 14, 
/*58047*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58050*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*58060*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58063*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*58072*/ /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->58151
/*58075*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*58076*/   OPC_RecordChild1, // #1 = $src
/*58077*/   OPC_CheckChild1Type, MVT::i32,
/*58079*/   OPC_RecordChild2, // #2 = $val
/*58080*/   OPC_CheckChild2Type, MVT::i32,
/*58082*/   OPC_CheckType, MVT::i32,
/*58084*/   OPC_Scope, 12, /*->58098*/ // 5 children in Scope
/*58086*/     OPC_CheckPatternPredicate, 58, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*58088*/     OPC_EmitMergeInputChains1_0,
/*58089*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*58098*/   /*Scope*/ 12, /*->58111*/
/*58099*/     OPC_CheckPatternPredicate, 59, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*58101*/     OPC_EmitMergeInputChains1_0,
/*58102*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*58111*/   /*Scope*/ 12, /*->58124*/
/*58112*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58114*/     OPC_EmitMergeInputChains1_0,
/*58115*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*58124*/   /*Scope*/ 12, /*->58137*/
/*58125*/     OPC_CheckPatternPredicate, 60, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*58127*/     OPC_EmitMergeInputChains1_0,
/*58128*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*58137*/   /*Scope*/ 12, /*->58150*/
/*58138*/     OPC_CheckPatternPredicate, 61, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*58140*/     OPC_EmitMergeInputChains1_0,
/*58141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*58150*/   0, /*End of Scope*/
/*58151*/ /*SwitchOpcode*/ 122|128,16/*2170*/,  TARGET_VAL(ISD::FADD),// ->60325
/*58155*/   OPC_Scope, 113, /*->58270*/ // 16 children in Scope
/*58157*/     OPC_MoveChild, 0,
/*58159*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58162*/     OPC_MoveChild, 0,
/*58164*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*58167*/     OPC_RecordChild0, // #0 = $Dn
/*58168*/     OPC_RecordChild1, // #1 = $Dm
/*58169*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*58171*/     OPC_MoveParent,
/*58172*/     OPC_MoveParent,
/*58173*/     OPC_RecordChild1, // #2 = $Ddin
/*58174*/     OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*58176*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->58223
/*58179*/       OPC_Scope, 20, /*->58201*/ // 2 children in Scope
/*58181*/         OPC_CheckPatternPredicate, 62, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58183*/         OPC_EmitInteger, MVT::i32, 14, 
/*58186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58189*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*58201*/       /*Scope*/ 20, /*->58222*/
/*58202*/         OPC_CheckPatternPredicate, 63, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*58204*/         OPC_EmitInteger, MVT::i32, 14, 
/*58207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*58222*/       0, /*End of Scope*/
/*58223*/     /*SwitchType*/ 44,  MVT::f32,// ->58269
/*58225*/       OPC_Scope, 20, /*->58247*/ // 2 children in Scope
/*58227*/         OPC_CheckPatternPredicate, 64, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58229*/         OPC_EmitInteger, MVT::i32, 14, 
/*58232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*58247*/       /*Scope*/ 20, /*->58268*/
/*58248*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*58250*/         OPC_EmitInteger, MVT::i32, 14, 
/*58253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*58268*/       0, /*End of Scope*/
/*58269*/     0, // EndSwitchType
/*58270*/   /*Scope*/ 113, /*->58384*/
/*58271*/     OPC_RecordChild0, // #0 = $Ddin
/*58272*/     OPC_MoveChild, 1,
/*58274*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58277*/     OPC_MoveChild, 0,
/*58279*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*58282*/     OPC_RecordChild0, // #1 = $Dn
/*58283*/     OPC_RecordChild1, // #2 = $Dm
/*58284*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*58286*/     OPC_MoveParent,
/*58287*/     OPC_MoveParent,
/*58288*/     OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*58290*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->58337
/*58293*/       OPC_Scope, 20, /*->58315*/ // 2 children in Scope
/*58295*/         OPC_CheckPatternPredicate, 62, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58297*/         OPC_EmitInteger, MVT::i32, 14, 
/*58300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*58315*/       /*Scope*/ 20, /*->58336*/
/*58316*/         OPC_CheckPatternPredicate, 63, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*58318*/         OPC_EmitInteger, MVT::i32, 14, 
/*58321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*58336*/       0, /*End of Scope*/
/*58337*/     /*SwitchType*/ 44,  MVT::f32,// ->58383
/*58339*/       OPC_Scope, 20, /*->58361*/ // 2 children in Scope
/*58341*/         OPC_CheckPatternPredicate, 64, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58343*/         OPC_EmitInteger, MVT::i32, 14, 
/*58346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*58361*/       /*Scope*/ 20, /*->58382*/
/*58362*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*58364*/         OPC_EmitInteger, MVT::i32, 14, 
/*58367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*58382*/       0, /*End of Scope*/
/*58383*/     0, // EndSwitchType
/*58384*/   /*Scope*/ 59, /*->58444*/
/*58385*/     OPC_MoveChild, 0,
/*58387*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*58390*/     OPC_RecordChild0, // #0 = $Dn
/*58391*/     OPC_RecordChild1, // #1 = $Dm
/*58392*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*58394*/     OPC_MoveParent,
/*58395*/     OPC_RecordChild1, // #2 = $Ddin
/*58396*/     OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*58398*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->58421
/*58401*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58403*/       OPC_EmitInteger, MVT::i32, 14, 
/*58406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*58421*/     /*SwitchType*/ 20,  MVT::f32,// ->58443
/*58423*/       OPC_CheckPatternPredicate, 64, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58425*/       OPC_EmitInteger, MVT::i32, 14, 
/*58428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*58443*/     0, // EndSwitchType
/*58444*/   /*Scope*/ 59, /*->58504*/
/*58445*/     OPC_RecordChild0, // #0 = $dstin
/*58446*/     OPC_MoveChild, 1,
/*58448*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*58451*/     OPC_RecordChild0, // #1 = $a
/*58452*/     OPC_RecordChild1, // #2 = $b
/*58453*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*58455*/     OPC_MoveParent,
/*58456*/     OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*58458*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->58481
/*58461*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58463*/       OPC_EmitInteger, MVT::i32, 14, 
/*58466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*58481*/     /*SwitchType*/ 20,  MVT::f32,// ->58503
/*58483*/       OPC_CheckPatternPredicate, 64, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58485*/       OPC_EmitInteger, MVT::i32, 14, 
/*58488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*58503*/     0, // EndSwitchType
/*58504*/   /*Scope*/ 59, /*->58564*/
/*58505*/     OPC_MoveChild, 0,
/*58507*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*58510*/     OPC_RecordChild0, // #0 = $Dn
/*58511*/     OPC_RecordChild1, // #1 = $Dm
/*58512*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*58514*/     OPC_MoveParent,
/*58515*/     OPC_RecordChild1, // #2 = $Ddin
/*58516*/     OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*58518*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->58541
/*58521*/       OPC_CheckPatternPredicate, 63, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*58523*/       OPC_EmitInteger, MVT::i32, 14, 
/*58526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*58541*/     /*SwitchType*/ 20,  MVT::f32,// ->58563
/*58543*/       OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*58545*/       OPC_EmitInteger, MVT::i32, 14, 
/*58548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*58563*/     0, // EndSwitchType
/*58564*/   /*Scope*/ 97|128,2/*353*/, /*->58919*/
/*58566*/     OPC_RecordChild0, // #0 = $dstin
/*58567*/     OPC_MoveChild, 1,
/*58569*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*58572*/     OPC_RecordChild0, // #1 = $a
/*58573*/     OPC_RecordChild1, // #2 = $b
/*58574*/     OPC_Scope, 51, /*->58627*/ // 2 children in Scope
/*58576*/       OPC_CheckPredicate, 106, // Predicate_fmul_su
/*58578*/       OPC_MoveParent,
/*58579*/       OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*58581*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->58604
/*58584*/         OPC_CheckPatternPredicate, 63, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*58586*/         OPC_EmitInteger, MVT::i32, 14, 
/*58589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*58604*/       /*SwitchType*/ 20,  MVT::f32,// ->58626
/*58606*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*58608*/         OPC_EmitInteger, MVT::i32, 14, 
/*58611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*58626*/       0, // EndSwitchType
/*58627*/     /*Scope*/ 33|128,2/*289*/, /*->58918*/
/*58629*/       OPC_MoveParent,
/*58630*/       OPC_CheckType, MVT::f32,
/*58632*/       OPC_Scope, 12|128,1/*140*/, /*->58775*/ // 2 children in Scope
/*58635*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58637*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*58644*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58647*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*58656*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58659*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*58669*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*58676*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58679*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*58688*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58691*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*58701*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*58708*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58711*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*58720*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58723*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*58733*/         OPC_EmitInteger, MVT::i32, 14, 
/*58736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58739*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*58751*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58754*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*58763*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58766*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*58775*/       /*Scope*/ 12|128,1/*140*/, /*->58917*/
/*58777*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*58779*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*58786*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58789*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*58798*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58801*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*58811*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*58818*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58821*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*58830*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58833*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*58843*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*58850*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58853*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*58862*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58865*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*58875*/         OPC_EmitInteger, MVT::i32, 14, 
/*58878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58881*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*58893*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58896*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*58905*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58908*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*58917*/       0, /*End of Scope*/
/*58918*/     0, /*End of Scope*/
/*58919*/   /*Scope*/ 41|128,2/*297*/, /*->59218*/
/*58921*/     OPC_MoveChild, 0,
/*58923*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*58926*/     OPC_RecordChild0, // #0 = $a
/*58927*/     OPC_RecordChild1, // #1 = $b
/*58928*/     OPC_MoveParent,
/*58929*/     OPC_RecordChild1, // #2 = $acc
/*58930*/     OPC_CheckType, MVT::f32,
/*58932*/     OPC_Scope, 12|128,1/*140*/, /*->59075*/ // 2 children in Scope
/*58935*/       OPC_CheckPatternPredicate, 66, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58937*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*58944*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58947*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*58956*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58959*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*58969*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*58976*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58979*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*58988*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58991*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*59001*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*59008*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59011*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*59020*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59023*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*59033*/       OPC_EmitInteger, MVT::i32, 14, 
/*59036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59039*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*59051*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59054*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*59063*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59066*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*59075*/     /*Scope*/ 12|128,1/*140*/, /*->59217*/
/*59077*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*59079*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*59086*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59089*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*59098*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59101*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*59111*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*59118*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59121*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*59130*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59133*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*59143*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*59150*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59153*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*59162*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59165*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*59175*/       OPC_EmitInteger, MVT::i32, 14, 
/*59178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59181*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*59193*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59196*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*59205*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59208*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*59217*/     0, /*End of Scope*/
/*59218*/   /*Scope*/ 38|128,2/*294*/, /*->59514*/
/*59220*/     OPC_RecordChild0, // #0 = $Dn
/*59221*/     OPC_Scope, 29|128,1/*157*/, /*->59381*/ // 2 children in Scope
/*59224*/       OPC_RecordChild1, // #1 = $Dm
/*59225*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59247
/*59228*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*59230*/         OPC_EmitInteger, MVT::i32, 14, 
/*59233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*59247*/       /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->59380
/*59250*/         OPC_Scope, 19, /*->59271*/ // 2 children in Scope
/*59252*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59254*/           OPC_EmitInteger, MVT::i32, 14, 
/*59257*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59260*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*59271*/         /*Scope*/ 107, /*->59379*/
/*59272*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59274*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*59281*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59284*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*59293*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59296*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*59306*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*59313*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59316*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*59325*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59328*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*59338*/           OPC_EmitInteger, MVT::i32, 14, 
/*59341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59344*/           OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*59355*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59358*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*59367*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59370*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*59379*/         0, /*End of Scope*/
/*59380*/       0, // EndSwitchType
/*59381*/     /*Scope*/ 2|128,1/*130*/, /*->59513*/
/*59383*/       OPC_MoveChild, 1,
/*59385*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*59388*/       OPC_Scope, 74, /*->59464*/ // 2 children in Scope
/*59390*/         OPC_RecordChild0, // #1 = $Vn
/*59391*/         OPC_MoveChild, 1,
/*59393*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59396*/         OPC_RecordChild0, // #2 = $Vm
/*59397*/         OPC_CheckChild0Type, MVT::v2f32,
/*59399*/         OPC_RecordChild1, // #3 = $lane
/*59400*/         OPC_MoveChild, 1,
/*59402*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59405*/         OPC_MoveParent,
/*59406*/         OPC_MoveParent,
/*59407*/         OPC_CheckPredicate, 106, // Predicate_fmul_su
/*59409*/         OPC_MoveParent,
/*59410*/         OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*59412*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->59438
/*59415*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*59417*/           OPC_EmitConvertToTarget, 3,
/*59419*/           OPC_EmitInteger, MVT::i32, 14, 
/*59422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*59438*/         /*SwitchType*/ 23,  MVT::v4f32,// ->59463
/*59440*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*59442*/           OPC_EmitConvertToTarget, 3,
/*59444*/           OPC_EmitInteger, MVT::i32, 14, 
/*59447*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59450*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*59463*/         0, // EndSwitchType
/*59464*/       /*Scope*/ 47, /*->59512*/
/*59465*/         OPC_MoveChild, 0,
/*59467*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59470*/         OPC_RecordChild0, // #1 = $Vm
/*59471*/         OPC_CheckChild0Type, MVT::v2f32,
/*59473*/         OPC_RecordChild1, // #2 = $lane
/*59474*/         OPC_MoveChild, 1,
/*59476*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59479*/         OPC_MoveParent,
/*59480*/         OPC_MoveParent,
/*59481*/         OPC_RecordChild1, // #3 = $Vn
/*59482*/         OPC_CheckPredicate, 106, // Predicate_fmul_su
/*59484*/         OPC_MoveParent,
/*59485*/         OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*59487*/         OPC_CheckType, MVT::v2f32,
/*59489*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*59491*/         OPC_EmitConvertToTarget, 2,
/*59493*/         OPC_EmitInteger, MVT::i32, 14, 
/*59496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59499*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*59512*/       0, /*End of Scope*/
/*59513*/     0, /*End of Scope*/
/*59514*/   /*Scope*/ 105, /*->59620*/
/*59515*/     OPC_MoveChild, 0,
/*59517*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*59520*/     OPC_Scope, 48, /*->59570*/ // 2 children in Scope
/*59522*/       OPC_RecordChild0, // #0 = $Vn
/*59523*/       OPC_MoveChild, 1,
/*59525*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59528*/       OPC_RecordChild0, // #1 = $Vm
/*59529*/       OPC_CheckChild0Type, MVT::v2f32,
/*59531*/       OPC_RecordChild1, // #2 = $lane
/*59532*/       OPC_MoveChild, 1,
/*59534*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59537*/       OPC_MoveParent,
/*59538*/       OPC_MoveParent,
/*59539*/       OPC_CheckPredicate, 106, // Predicate_fmul_su
/*59541*/       OPC_MoveParent,
/*59542*/       OPC_RecordChild1, // #3 = $src1
/*59543*/       OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*59545*/       OPC_CheckType, MVT::v2f32,
/*59547*/       OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*59549*/       OPC_EmitConvertToTarget, 2,
/*59551*/       OPC_EmitInteger, MVT::i32, 14, 
/*59554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*59570*/     /*Scope*/ 48, /*->59619*/
/*59571*/       OPC_MoveChild, 0,
/*59573*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59576*/       OPC_RecordChild0, // #0 = $Vm
/*59577*/       OPC_CheckChild0Type, MVT::v2f32,
/*59579*/       OPC_RecordChild1, // #1 = $lane
/*59580*/       OPC_MoveChild, 1,
/*59582*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59585*/       OPC_MoveParent,
/*59586*/       OPC_MoveParent,
/*59587*/       OPC_RecordChild1, // #2 = $Vn
/*59588*/       OPC_CheckPredicate, 106, // Predicate_fmul_su
/*59590*/       OPC_MoveParent,
/*59591*/       OPC_RecordChild1, // #3 = $src1
/*59592*/       OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*59594*/       OPC_CheckType, MVT::v2f32,
/*59596*/       OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*59598*/       OPC_EmitConvertToTarget, 1,
/*59600*/       OPC_EmitInteger, MVT::i32, 14, 
/*59603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*59619*/     0, /*End of Scope*/
/*59620*/   /*Scope*/ 53, /*->59674*/
/*59621*/     OPC_RecordChild0, // #0 = $src1
/*59622*/     OPC_MoveChild, 1,
/*59624*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*59627*/     OPC_MoveChild, 0,
/*59629*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59632*/     OPC_RecordChild0, // #1 = $Vm
/*59633*/     OPC_CheckChild0Type, MVT::v2f32,
/*59635*/     OPC_RecordChild1, // #2 = $lane
/*59636*/     OPC_MoveChild, 1,
/*59638*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59641*/     OPC_MoveParent,
/*59642*/     OPC_MoveParent,
/*59643*/     OPC_RecordChild1, // #3 = $Vn
/*59644*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*59646*/     OPC_MoveParent,
/*59647*/     OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*59649*/     OPC_CheckType, MVT::v4f32,
/*59651*/     OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*59653*/     OPC_EmitConvertToTarget, 2,
/*59655*/     OPC_EmitInteger, MVT::i32, 14, 
/*59658*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59661*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*59674*/   /*Scope*/ 105, /*->59780*/
/*59675*/     OPC_MoveChild, 0,
/*59677*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*59680*/     OPC_Scope, 48, /*->59730*/ // 2 children in Scope
/*59682*/       OPC_RecordChild0, // #0 = $Vn
/*59683*/       OPC_MoveChild, 1,
/*59685*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59688*/       OPC_RecordChild0, // #1 = $Vm
/*59689*/       OPC_CheckChild0Type, MVT::v2f32,
/*59691*/       OPC_RecordChild1, // #2 = $lane
/*59692*/       OPC_MoveChild, 1,
/*59694*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59697*/       OPC_MoveParent,
/*59698*/       OPC_MoveParent,
/*59699*/       OPC_CheckPredicate, 106, // Predicate_fmul_su
/*59701*/       OPC_MoveParent,
/*59702*/       OPC_RecordChild1, // #3 = $src1
/*59703*/       OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*59705*/       OPC_CheckType, MVT::v4f32,
/*59707*/       OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*59709*/       OPC_EmitConvertToTarget, 2,
/*59711*/       OPC_EmitInteger, MVT::i32, 14, 
/*59714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59717*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*59730*/     /*Scope*/ 48, /*->59779*/
/*59731*/       OPC_MoveChild, 0,
/*59733*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59736*/       OPC_RecordChild0, // #0 = $Vm
/*59737*/       OPC_CheckChild0Type, MVT::v2f32,
/*59739*/       OPC_RecordChild1, // #1 = $lane
/*59740*/       OPC_MoveChild, 1,
/*59742*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59745*/       OPC_MoveParent,
/*59746*/       OPC_MoveParent,
/*59747*/       OPC_RecordChild1, // #2 = $Vn
/*59748*/       OPC_CheckPredicate, 106, // Predicate_fmul_su
/*59750*/       OPC_MoveParent,
/*59751*/       OPC_RecordChild1, // #3 = $src1
/*59752*/       OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*59754*/       OPC_CheckType, MVT::v4f32,
/*59756*/       OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*59758*/       OPC_EmitConvertToTarget, 1,
/*59760*/       OPC_EmitInteger, MVT::i32, 14, 
/*59763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*59779*/     0, /*End of Scope*/
/*59780*/   /*Scope*/ 10|128,1/*138*/, /*->59920*/
/*59782*/     OPC_RecordChild0, // #0 = $src1
/*59783*/     OPC_MoveChild, 1,
/*59785*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*59788*/     OPC_Scope, 64, /*->59854*/ // 2 children in Scope
/*59790*/       OPC_RecordChild0, // #1 = $src2
/*59791*/       OPC_MoveChild, 1,
/*59793*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59796*/       OPC_RecordChild0, // #2 = $src3
/*59797*/       OPC_CheckChild0Type, MVT::v4f32,
/*59799*/       OPC_RecordChild1, // #3 = $lane
/*59800*/       OPC_MoveChild, 1,
/*59802*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59805*/       OPC_MoveParent,
/*59806*/       OPC_MoveParent,
/*59807*/       OPC_CheckPredicate, 106, // Predicate_fmul_su
/*59809*/       OPC_MoveParent,
/*59810*/       OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*59812*/       OPC_CheckType, MVT::v4f32,
/*59814*/       OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*59816*/       OPC_EmitConvertToTarget, 3,
/*59818*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*59821*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*59830*/       OPC_EmitConvertToTarget, 3,
/*59832*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*59835*/       OPC_EmitInteger, MVT::i32, 14, 
/*59838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*59854*/     /*Scope*/ 64, /*->59919*/
/*59855*/       OPC_MoveChild, 0,
/*59857*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59860*/       OPC_RecordChild0, // #1 = $src3
/*59861*/       OPC_CheckChild0Type, MVT::v4f32,
/*59863*/       OPC_RecordChild1, // #2 = $lane
/*59864*/       OPC_MoveChild, 1,
/*59866*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59869*/       OPC_MoveParent,
/*59870*/       OPC_MoveParent,
/*59871*/       OPC_RecordChild1, // #3 = $src2
/*59872*/       OPC_CheckPredicate, 106, // Predicate_fmul_su
/*59874*/       OPC_MoveParent,
/*59875*/       OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*59877*/       OPC_CheckType, MVT::v4f32,
/*59879*/       OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*59881*/       OPC_EmitConvertToTarget, 2,
/*59883*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*59886*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*59895*/       OPC_EmitConvertToTarget, 2,
/*59897*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*59900*/       OPC_EmitInteger, MVT::i32, 14, 
/*59903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*59919*/     0, /*End of Scope*/
/*59920*/   /*Scope*/ 11|128,1/*139*/, /*->60061*/
/*59922*/     OPC_MoveChild, 0,
/*59924*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*59927*/     OPC_Scope, 65, /*->59994*/ // 2 children in Scope
/*59929*/       OPC_RecordChild0, // #0 = $src2
/*59930*/       OPC_MoveChild, 1,
/*59932*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59935*/       OPC_RecordChild0, // #1 = $src3
/*59936*/       OPC_CheckChild0Type, MVT::v4f32,
/*59938*/       OPC_RecordChild1, // #2 = $lane
/*59939*/       OPC_MoveChild, 1,
/*59941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59944*/       OPC_MoveParent,
/*59945*/       OPC_MoveParent,
/*59946*/       OPC_CheckPredicate, 106, // Predicate_fmul_su
/*59948*/       OPC_MoveParent,
/*59949*/       OPC_RecordChild1, // #3 = $src1
/*59950*/       OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*59952*/       OPC_CheckType, MVT::v4f32,
/*59954*/       OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*59956*/       OPC_EmitConvertToTarget, 2,
/*59958*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*59961*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*59970*/       OPC_EmitConvertToTarget, 2,
/*59972*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*59975*/       OPC_EmitInteger, MVT::i32, 14, 
/*59978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*59994*/     /*Scope*/ 65, /*->60060*/
/*59995*/       OPC_MoveChild, 0,
/*59997*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60000*/       OPC_RecordChild0, // #0 = $src3
/*60001*/       OPC_CheckChild0Type, MVT::v4f32,
/*60003*/       OPC_RecordChild1, // #1 = $lane
/*60004*/       OPC_MoveChild, 1,
/*60006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60009*/       OPC_MoveParent,
/*60010*/       OPC_MoveParent,
/*60011*/       OPC_RecordChild1, // #2 = $src2
/*60012*/       OPC_CheckPredicate, 106, // Predicate_fmul_su
/*60014*/       OPC_MoveParent,
/*60015*/       OPC_RecordChild1, // #3 = $src1
/*60016*/       OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*60018*/       OPC_CheckType, MVT::v4f32,
/*60020*/       OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*60022*/       OPC_EmitConvertToTarget, 1,
/*60024*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*60027*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*60036*/       OPC_EmitConvertToTarget, 1,
/*60038*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*60041*/       OPC_EmitInteger, MVT::i32, 14, 
/*60044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*60060*/     0, /*End of Scope*/
/*60061*/   /*Scope*/ 107, /*->60169*/
/*60062*/     OPC_RecordChild0, // #0 = $src1
/*60063*/     OPC_MoveChild, 1,
/*60065*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60068*/     OPC_RecordChild0, // #1 = $Vn
/*60069*/     OPC_RecordChild1, // #2 = $Vm
/*60070*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*60072*/     OPC_MoveParent,
/*60073*/     OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*60075*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->60122
/*60078*/       OPC_Scope, 20, /*->60100*/ // 2 children in Scope
/*60080*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60082*/         OPC_EmitInteger, MVT::i32, 14, 
/*60085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*60100*/       /*Scope*/ 20, /*->60121*/
/*60101*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*60103*/         OPC_EmitInteger, MVT::i32, 14, 
/*60106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60109*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*60121*/       0, /*End of Scope*/
/*60122*/     /*SwitchType*/ 44,  MVT::v4f32,// ->60168
/*60124*/       OPC_Scope, 20, /*->60146*/ // 2 children in Scope
/*60126*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60128*/         OPC_EmitInteger, MVT::i32, 14, 
/*60131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60134*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*60146*/       /*Scope*/ 20, /*->60167*/
/*60147*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*60149*/         OPC_EmitInteger, MVT::i32, 14, 
/*60152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*60167*/       0, /*End of Scope*/
/*60168*/     0, // EndSwitchType
/*60169*/   /*Scope*/ 107, /*->60277*/
/*60170*/     OPC_MoveChild, 0,
/*60172*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60175*/     OPC_RecordChild0, // #0 = $Vn
/*60176*/     OPC_RecordChild1, // #1 = $Vm
/*60177*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*60179*/     OPC_MoveParent,
/*60180*/     OPC_RecordChild1, // #2 = $src1
/*60181*/     OPC_CheckPredicate, 107, // Predicate_fadd_mlx
/*60183*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->60230
/*60186*/       OPC_Scope, 20, /*->60208*/ // 2 children in Scope
/*60188*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60190*/         OPC_EmitInteger, MVT::i32, 14, 
/*60193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*60208*/       /*Scope*/ 20, /*->60229*/
/*60209*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*60211*/         OPC_EmitInteger, MVT::i32, 14, 
/*60214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*60229*/       0, /*End of Scope*/
/*60230*/     /*SwitchType*/ 44,  MVT::v4f32,// ->60276
/*60232*/       OPC_Scope, 20, /*->60254*/ // 2 children in Scope
/*60234*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60236*/         OPC_EmitInteger, MVT::i32, 14, 
/*60239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*60254*/       /*Scope*/ 20, /*->60275*/
/*60255*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*60257*/         OPC_EmitInteger, MVT::i32, 14, 
/*60260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*60275*/       0, /*End of Scope*/
/*60276*/     0, // EndSwitchType
/*60277*/   /*Scope*/ 46, /*->60324*/
/*60278*/     OPC_RecordChild0, // #0 = $Vn
/*60279*/     OPC_RecordChild1, // #1 = $Vm
/*60280*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->60302
/*60283*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60285*/       OPC_EmitInteger, MVT::i32, 14, 
/*60288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*60302*/     /*SwitchType*/ 19,  MVT::v4f32,// ->60323
/*60304*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60306*/       OPC_EmitInteger, MVT::i32, 14, 
/*60309*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60312*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*60323*/     0, // EndSwitchType
/*60324*/   0, /*End of Scope*/
/*60325*/ /*SwitchOpcode*/ 103|128,9/*1255*/,  TARGET_VAL(ISD::FSUB),// ->61584
/*60329*/   OPC_Scope, 113, /*->60444*/ // 6 children in Scope
/*60331*/     OPC_MoveChild, 0,
/*60333*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60336*/     OPC_MoveChild, 0,
/*60338*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60341*/     OPC_RecordChild0, // #0 = $Dn
/*60342*/     OPC_RecordChild1, // #1 = $Dm
/*60343*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*60345*/     OPC_MoveParent,
/*60346*/     OPC_MoveParent,
/*60347*/     OPC_RecordChild1, // #2 = $Ddin
/*60348*/     OPC_CheckPredicate, 108, // Predicate_fsub_mlx
/*60350*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->60397
/*60353*/       OPC_Scope, 20, /*->60375*/ // 2 children in Scope
/*60355*/         OPC_CheckPatternPredicate, 62, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60357*/         OPC_EmitInteger, MVT::i32, 14, 
/*60360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60363*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60375*/       /*Scope*/ 20, /*->60396*/
/*60376*/         OPC_CheckPatternPredicate, 63, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*60378*/         OPC_EmitInteger, MVT::i32, 14, 
/*60381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60396*/       0, /*End of Scope*/
/*60397*/     /*SwitchType*/ 44,  MVT::f32,// ->60443
/*60399*/       OPC_Scope, 20, /*->60421*/ // 2 children in Scope
/*60401*/         OPC_CheckPatternPredicate, 64, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60403*/         OPC_EmitInteger, MVT::i32, 14, 
/*60406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60421*/       /*Scope*/ 20, /*->60442*/
/*60422*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*60424*/         OPC_EmitInteger, MVT::i32, 14, 
/*60427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60442*/       0, /*End of Scope*/
/*60443*/     0, // EndSwitchType
/*60444*/   /*Scope*/ 59, /*->60504*/
/*60445*/     OPC_RecordChild0, // #0 = $dstin
/*60446*/     OPC_MoveChild, 1,
/*60448*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60451*/     OPC_RecordChild0, // #1 = $a
/*60452*/     OPC_RecordChild1, // #2 = $b
/*60453*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*60455*/     OPC_MoveParent,
/*60456*/     OPC_CheckPredicate, 108, // Predicate_fsub_mlx
/*60458*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->60481
/*60461*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60463*/       OPC_EmitInteger, MVT::i32, 14, 
/*60466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*60481*/     /*SwitchType*/ 20,  MVT::f32,// ->60503
/*60483*/       OPC_CheckPatternPredicate, 64, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60485*/       OPC_EmitInteger, MVT::i32, 14, 
/*60488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*60503*/     0, // EndSwitchType
/*60504*/   /*Scope*/ 59, /*->60564*/
/*60505*/     OPC_MoveChild, 0,
/*60507*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60510*/     OPC_RecordChild0, // #0 = $Dn
/*60511*/     OPC_RecordChild1, // #1 = $Dm
/*60512*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*60514*/     OPC_MoveParent,
/*60515*/     OPC_RecordChild1, // #2 = $Ddin
/*60516*/     OPC_CheckPredicate, 108, // Predicate_fsub_mlx
/*60518*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->60541
/*60521*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60523*/       OPC_EmitInteger, MVT::i32, 14, 
/*60526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60541*/     /*SwitchType*/ 20,  MVT::f32,// ->60563
/*60543*/       OPC_CheckPatternPredicate, 64, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60545*/       OPC_EmitInteger, MVT::i32, 14, 
/*60548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60563*/     0, // EndSwitchType
/*60564*/   /*Scope*/ 59, /*->60624*/
/*60565*/     OPC_RecordChild0, // #0 = $dstin
/*60566*/     OPC_MoveChild, 1,
/*60568*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60571*/     OPC_RecordChild0, // #1 = $a
/*60572*/     OPC_RecordChild1, // #2 = $b
/*60573*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*60575*/     OPC_MoveParent,
/*60576*/     OPC_CheckPredicate, 108, // Predicate_fsub_mlx
/*60578*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->60601
/*60581*/       OPC_CheckPatternPredicate, 63, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*60583*/       OPC_EmitInteger, MVT::i32, 14, 
/*60586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60589*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*60601*/     /*SwitchType*/ 20,  MVT::f32,// ->60623
/*60603*/       OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*60605*/       OPC_EmitInteger, MVT::i32, 14, 
/*60608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*60623*/     0, // EndSwitchType
/*60624*/   /*Scope*/ 59, /*->60684*/
/*60625*/     OPC_MoveChild, 0,
/*60627*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60630*/     OPC_RecordChild0, // #0 = $Dn
/*60631*/     OPC_RecordChild1, // #1 = $Dm
/*60632*/     OPC_CheckPredicate, 106, // Predicate_fmul_su
/*60634*/     OPC_MoveParent,
/*60635*/     OPC_RecordChild1, // #2 = $Ddin
/*60636*/     OPC_CheckPredicate, 108, // Predicate_fsub_mlx
/*60638*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->60661
/*60641*/       OPC_CheckPatternPredicate, 63, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*60643*/       OPC_EmitInteger, MVT::i32, 14, 
/*60646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*60661*/     /*SwitchType*/ 20,  MVT::f32,// ->60683
/*60663*/       OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*60665*/       OPC_EmitInteger, MVT::i32, 14, 
/*60668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60671*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*60683*/     0, // EndSwitchType
/*60684*/   /*Scope*/ 1|128,7/*897*/, /*->61583*/
/*60686*/     OPC_RecordChild0, // #0 = $acc
/*60687*/     OPC_Scope, 40|128,2/*296*/, /*->60986*/ // 4 children in Scope
/*60690*/       OPC_MoveChild, 1,
/*60692*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*60695*/       OPC_RecordChild0, // #1 = $a
/*60696*/       OPC_RecordChild1, // #2 = $b
/*60697*/       OPC_MoveParent,
/*60698*/       OPC_CheckType, MVT::f32,
/*60700*/       OPC_Scope, 12|128,1/*140*/, /*->60843*/ // 2 children in Scope
/*60703*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*60705*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*60712*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60715*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*60724*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60727*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*60737*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*60744*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60747*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60756*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60759*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*60769*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*60776*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60779*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*60788*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60791*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*60801*/         OPC_EmitInteger, MVT::i32, 14, 
/*60804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60807*/         OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*60819*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60822*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*60831*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60834*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60843*/       /*Scope*/ 12|128,1/*140*/, /*->60985*/
/*60845*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*60847*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*60854*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60857*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*60866*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60869*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*60879*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*60886*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60889*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60898*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60901*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*60911*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*60918*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60921*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*60930*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60933*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*60943*/         OPC_EmitInteger, MVT::i32, 14, 
/*60946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60949*/         OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*60961*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60964*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*60973*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60976*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60985*/       0, /*End of Scope*/
/*60986*/     /*Scope*/ 29|128,1/*157*/, /*->61145*/
/*60988*/       OPC_RecordChild1, // #1 = $Dm
/*60989*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->61011
/*60992*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*60994*/         OPC_EmitInteger, MVT::i32, 14, 
/*60997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61000*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*61011*/       /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->61144
/*61014*/         OPC_Scope, 19, /*->61035*/ // 2 children in Scope
/*61016*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*61018*/           OPC_EmitInteger, MVT::i32, 14, 
/*61021*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61024*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*61035*/         /*Scope*/ 107, /*->61143*/
/*61036*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*61038*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*61045*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61048*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*61057*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61060*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*61070*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*61077*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61080*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*61089*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61092*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*61102*/           OPC_EmitInteger, MVT::i32, 14, 
/*61105*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61108*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*61119*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61122*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*61131*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61134*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*61143*/         0, /*End of Scope*/
/*61144*/       0, // EndSwitchType
/*61145*/     /*Scope*/ 5|128,3/*389*/, /*->61536*/
/*61147*/       OPC_MoveChild, 1,
/*61149*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61152*/       OPC_Scope, 74, /*->61228*/ // 5 children in Scope
/*61154*/         OPC_RecordChild0, // #1 = $Vn
/*61155*/         OPC_MoveChild, 1,
/*61157*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61160*/         OPC_RecordChild0, // #2 = $Vm
/*61161*/         OPC_CheckChild0Type, MVT::v2f32,
/*61163*/         OPC_RecordChild1, // #3 = $lane
/*61164*/         OPC_MoveChild, 1,
/*61166*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61169*/         OPC_MoveParent,
/*61170*/         OPC_MoveParent,
/*61171*/         OPC_CheckPredicate, 106, // Predicate_fmul_su
/*61173*/         OPC_MoveParent,
/*61174*/         OPC_CheckPredicate, 108, // Predicate_fsub_mlx
/*61176*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->61202
/*61179*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61181*/           OPC_EmitConvertToTarget, 3,
/*61183*/           OPC_EmitInteger, MVT::i32, 14, 
/*61186*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61189*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61202*/         /*SwitchType*/ 23,  MVT::v4f32,// ->61227
/*61204*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61206*/           OPC_EmitConvertToTarget, 3,
/*61208*/           OPC_EmitInteger, MVT::i32, 14, 
/*61211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61214*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61227*/         0, // EndSwitchType
/*61228*/       /*Scope*/ 74, /*->61303*/
/*61229*/         OPC_MoveChild, 0,
/*61231*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61234*/         OPC_RecordChild0, // #1 = $Vm
/*61235*/         OPC_CheckChild0Type, MVT::v2f32,
/*61237*/         OPC_RecordChild1, // #2 = $lane
/*61238*/         OPC_MoveChild, 1,
/*61240*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61243*/         OPC_MoveParent,
/*61244*/         OPC_MoveParent,
/*61245*/         OPC_RecordChild1, // #3 = $Vn
/*61246*/         OPC_CheckPredicate, 106, // Predicate_fmul_su
/*61248*/         OPC_MoveParent,
/*61249*/         OPC_CheckPredicate, 108, // Predicate_fsub_mlx
/*61251*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->61277
/*61254*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61256*/           OPC_EmitConvertToTarget, 2,
/*61258*/           OPC_EmitInteger, MVT::i32, 14, 
/*61261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61264*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61277*/         /*SwitchType*/ 23,  MVT::v4f32,// ->61302
/*61279*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61281*/           OPC_EmitConvertToTarget, 2,
/*61283*/           OPC_EmitInteger, MVT::i32, 14, 
/*61286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61289*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*61302*/         0, // EndSwitchType
/*61303*/       /*Scope*/ 64, /*->61368*/
/*61304*/         OPC_RecordChild0, // #1 = $src2
/*61305*/         OPC_MoveChild, 1,
/*61307*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61310*/         OPC_RecordChild0, // #2 = $src3
/*61311*/         OPC_CheckChild0Type, MVT::v4f32,
/*61313*/         OPC_RecordChild1, // #3 = $lane
/*61314*/         OPC_MoveChild, 1,
/*61316*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61319*/         OPC_MoveParent,
/*61320*/         OPC_MoveParent,
/*61321*/         OPC_CheckPredicate, 106, // Predicate_fmul_su
/*61323*/         OPC_MoveParent,
/*61324*/         OPC_CheckPredicate, 108, // Predicate_fsub_mlx
/*61326*/         OPC_CheckType, MVT::v4f32,
/*61328*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61330*/         OPC_EmitConvertToTarget, 3,
/*61332*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*61335*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*61344*/         OPC_EmitConvertToTarget, 3,
/*61346*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*61349*/         OPC_EmitInteger, MVT::i32, 14, 
/*61352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61355*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*61368*/       /*Scope*/ 64, /*->61433*/
/*61369*/         OPC_MoveChild, 0,
/*61371*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61374*/         OPC_RecordChild0, // #1 = $src3
/*61375*/         OPC_CheckChild0Type, MVT::v4f32,
/*61377*/         OPC_RecordChild1, // #2 = $lane
/*61378*/         OPC_MoveChild, 1,
/*61380*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61383*/         OPC_MoveParent,
/*61384*/         OPC_MoveParent,
/*61385*/         OPC_RecordChild1, // #3 = $src2
/*61386*/         OPC_CheckPredicate, 106, // Predicate_fmul_su
/*61388*/         OPC_MoveParent,
/*61389*/         OPC_CheckPredicate, 108, // Predicate_fsub_mlx
/*61391*/         OPC_CheckType, MVT::v4f32,
/*61393*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*61395*/         OPC_EmitConvertToTarget, 2,
/*61397*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*61400*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*61409*/         OPC_EmitConvertToTarget, 2,
/*61411*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*61414*/         OPC_EmitInteger, MVT::i32, 14, 
/*61417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*61433*/       /*Scope*/ 101, /*->61535*/
/*61434*/         OPC_RecordChild0, // #1 = $Vn
/*61435*/         OPC_RecordChild1, // #2 = $Vm
/*61436*/         OPC_CheckPredicate, 106, // Predicate_fmul_su
/*61438*/         OPC_MoveParent,
/*61439*/         OPC_CheckPredicate, 108, // Predicate_fsub_mlx
/*61441*/         OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->61488
/*61444*/           OPC_Scope, 20, /*->61466*/ // 2 children in Scope
/*61446*/             OPC_CheckPatternPredicate, 70, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61448*/             OPC_EmitInteger, MVT::i32, 14, 
/*61451*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61454*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*61466*/           /*Scope*/ 20, /*->61487*/
/*61467*/             OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*61469*/             OPC_EmitInteger, MVT::i32, 14, 
/*61472*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61475*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*61487*/           0, /*End of Scope*/
/*61488*/         /*SwitchType*/ 44,  MVT::v4f32,// ->61534
/*61490*/           OPC_Scope, 20, /*->61512*/ // 2 children in Scope
/*61492*/             OPC_CheckPatternPredicate, 70, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61494*/             OPC_EmitInteger, MVT::i32, 14, 
/*61497*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61500*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*61512*/           /*Scope*/ 20, /*->61533*/
/*61513*/             OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*61515*/             OPC_EmitInteger, MVT::i32, 14, 
/*61518*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61521*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*61533*/           0, /*End of Scope*/
/*61534*/         0, // EndSwitchType
/*61535*/       0, /*End of Scope*/
/*61536*/     /*Scope*/ 45, /*->61582*/
/*61537*/       OPC_RecordChild1, // #1 = $Vm
/*61538*/       OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->61560
/*61541*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61543*/         OPC_EmitInteger, MVT::i32, 14, 
/*61546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61549*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*61560*/       /*SwitchType*/ 19,  MVT::v4f32,// ->61581
/*61562*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61564*/         OPC_EmitInteger, MVT::i32, 14, 
/*61567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*61581*/       0, // EndSwitchType
/*61582*/     0, /*End of Scope*/
/*61583*/   0, /*End of Scope*/
/*61584*/ /*SwitchOpcode*/ 3|128,3/*387*/,  TARGET_VAL(ISD::FMA),// ->61975
/*61588*/   OPC_Scope, 112, /*->61702*/ // 4 children in Scope
/*61590*/     OPC_MoveChild, 0,
/*61592*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*61595*/     OPC_RecordChild0, // #0 = $Dn
/*61596*/     OPC_MoveParent,
/*61597*/     OPC_RecordChild1, // #1 = $Dm
/*61598*/     OPC_Scope, 53, /*->61653*/ // 2 children in Scope
/*61600*/       OPC_MoveChild, 2,
/*61602*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*61605*/       OPC_RecordChild0, // #2 = $Ddin
/*61606*/       OPC_MoveParent,
/*61607*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->61630
/*61610*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*61612*/         OPC_EmitInteger, MVT::i32, 14, 
/*61615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61618*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61630*/       /*SwitchType*/ 20,  MVT::f32,// ->61652
/*61632*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*61634*/         OPC_EmitInteger, MVT::i32, 14, 
/*61637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61652*/       0, // EndSwitchType
/*61653*/     /*Scope*/ 47, /*->61701*/
/*61654*/       OPC_RecordChild2, // #2 = $Ddin
/*61655*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->61678
/*61658*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*61660*/         OPC_EmitInteger, MVT::i32, 14, 
/*61663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61678*/       /*SwitchType*/ 20,  MVT::f32,// ->61700
/*61680*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*61682*/         OPC_EmitInteger, MVT::i32, 14, 
/*61685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61700*/       0, // EndSwitchType
/*61701*/     0, /*End of Scope*/
/*61702*/   /*Scope*/ 36|128,1/*164*/, /*->61868*/
/*61704*/     OPC_RecordChild0, // #0 = $Dn
/*61705*/     OPC_Scope, 54, /*->61761*/ // 2 children in Scope
/*61707*/       OPC_MoveChild, 1,
/*61709*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*61712*/       OPC_RecordChild0, // #1 = $Dm
/*61713*/       OPC_MoveParent,
/*61714*/       OPC_RecordChild2, // #2 = $Ddin
/*61715*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->61738
/*61718*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*61720*/         OPC_EmitInteger, MVT::i32, 14, 
/*61723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61726*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61738*/       /*SwitchType*/ 20,  MVT::f32,// ->61760
/*61740*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*61742*/         OPC_EmitInteger, MVT::i32, 14, 
/*61745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61760*/       0, // EndSwitchType
/*61761*/     /*Scope*/ 105, /*->61867*/
/*61762*/       OPC_RecordChild1, // #1 = $Dm
/*61763*/       OPC_Scope, 53, /*->61818*/ // 2 children in Scope
/*61765*/         OPC_MoveChild, 2,
/*61767*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*61770*/         OPC_RecordChild0, // #2 = $Ddin
/*61771*/         OPC_MoveParent,
/*61772*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->61795
/*61775*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*61777*/           OPC_EmitInteger, MVT::i32, 14, 
/*61780*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61783*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61795*/         /*SwitchType*/ 20,  MVT::f32,// ->61817
/*61797*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*61799*/           OPC_EmitInteger, MVT::i32, 14, 
/*61802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61805*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61817*/         0, // EndSwitchType
/*61818*/       /*Scope*/ 47, /*->61866*/
/*61819*/         OPC_RecordChild2, // #2 = $Ddin
/*61820*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->61843
/*61823*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*61825*/           OPC_EmitInteger, MVT::i32, 14, 
/*61828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61831*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                    // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61843*/         /*SwitchType*/ 20,  MVT::f32,// ->61865
/*61845*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*61847*/           OPC_EmitInteger, MVT::i32, 14, 
/*61850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61853*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                    // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61865*/         0, // EndSwitchType
/*61866*/       0, /*End of Scope*/
/*61867*/     0, /*End of Scope*/
/*61868*/   /*Scope*/ 55, /*->61924*/
/*61869*/     OPC_MoveChild, 0,
/*61871*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*61874*/     OPC_RecordChild0, // #0 = $Vn
/*61875*/     OPC_MoveParent,
/*61876*/     OPC_RecordChild1, // #1 = $Vm
/*61877*/     OPC_RecordChild2, // #2 = $src1
/*61878*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->61901
/*61881*/       OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*61883*/       OPC_EmitInteger, MVT::i32, 14, 
/*61886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61889*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*61901*/     /*SwitchType*/ 20,  MVT::v4f32,// ->61923
/*61903*/       OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*61905*/       OPC_EmitInteger, MVT::i32, 14, 
/*61908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*61923*/     0, // EndSwitchType
/*61924*/   /*Scope*/ 49, /*->61974*/
/*61925*/     OPC_RecordChild0, // #0 = $Vn
/*61926*/     OPC_RecordChild1, // #1 = $Vm
/*61927*/     OPC_RecordChild2, // #2 = $src1
/*61928*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->61951
/*61931*/       OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*61933*/       OPC_EmitInteger, MVT::i32, 14, 
/*61936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*61951*/     /*SwitchType*/ 20,  MVT::v4f32,// ->61973
/*61953*/       OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*61955*/       OPC_EmitInteger, MVT::i32, 14, 
/*61958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*61973*/     0, // EndSwitchType
/*61974*/   0, /*End of Scope*/
/*61975*/ /*SwitchOpcode*/ 10|128,3/*394*/,  TARGET_VAL(ISD::FNEG),// ->62373
/*61979*/   OPC_Scope, 99|128,1/*227*/, /*->62209*/ // 2 children in Scope
/*61982*/     OPC_MoveChild, 0,
/*61984*/     OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/,  TARGET_VAL(ISD::FMA),// ->62158
/*61989*/       OPC_Scope, 56, /*->62047*/ // 2 children in Scope
/*61991*/         OPC_MoveChild, 0,
/*61993*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*61996*/         OPC_RecordChild0, // #0 = $Dn
/*61997*/         OPC_MoveParent,
/*61998*/         OPC_RecordChild1, // #1 = $Dm
/*61999*/         OPC_RecordChild2, // #2 = $Ddin
/*62000*/         OPC_MoveParent,
/*62001*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->62024
/*62004*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*62006*/           OPC_EmitInteger, MVT::i32, 14, 
/*62009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62012*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62024*/         /*SwitchType*/ 20,  MVT::f32,// ->62046
/*62026*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*62028*/           OPC_EmitInteger, MVT::i32, 14, 
/*62031*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62034*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62046*/         0, // EndSwitchType
/*62047*/       /*Scope*/ 109, /*->62157*/
/*62048*/         OPC_RecordChild0, // #0 = $Dn
/*62049*/         OPC_Scope, 55, /*->62106*/ // 2 children in Scope
/*62051*/           OPC_MoveChild, 1,
/*62053*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*62056*/           OPC_RecordChild0, // #1 = $Dm
/*62057*/           OPC_MoveParent,
/*62058*/           OPC_RecordChild2, // #2 = $Ddin
/*62059*/           OPC_MoveParent,
/*62060*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->62083
/*62063*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*62065*/             OPC_EmitInteger, MVT::i32, 14, 
/*62068*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62071*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62083*/           /*SwitchType*/ 20,  MVT::f32,// ->62105
/*62085*/             OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*62087*/             OPC_EmitInteger, MVT::i32, 14, 
/*62090*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62093*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62105*/           0, // EndSwitchType
/*62106*/         /*Scope*/ 49, /*->62156*/
/*62107*/           OPC_RecordChild1, // #1 = $Dm
/*62108*/           OPC_RecordChild2, // #2 = $Ddin
/*62109*/           OPC_MoveParent,
/*62110*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->62133
/*62113*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*62115*/             OPC_EmitInteger, MVT::i32, 14, 
/*62118*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62121*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62133*/           /*SwitchType*/ 20,  MVT::f32,// ->62155
/*62135*/             OPC_CheckPatternPredicate, 73, // (Subtarget->hasVFP4())
/*62137*/             OPC_EmitInteger, MVT::i32, 14, 
/*62140*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62143*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62155*/           0, // EndSwitchType
/*62156*/         0, /*End of Scope*/
/*62157*/       0, /*End of Scope*/
/*62158*/     /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FMUL),// ->62208
/*62161*/       OPC_RecordChild0, // #0 = $Dn
/*62162*/       OPC_RecordChild1, // #1 = $Dm
/*62163*/       OPC_MoveParent,
/*62164*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->62186
/*62167*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*62169*/         OPC_EmitInteger, MVT::i32, 14, 
/*62172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*62186*/       /*SwitchType*/ 19,  MVT::f32,// ->62207
/*62188*/         OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*62190*/         OPC_EmitInteger, MVT::i32, 14, 
/*62193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*62207*/       0, // EndSwitchType
/*62208*/     0, // EndSwitchOpcode
/*62209*/   /*Scope*/ 33|128,1/*161*/, /*->62372*/
/*62211*/     OPC_RecordChild0, // #0 = $Dm
/*62212*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->62233
/*62215*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*62217*/       OPC_EmitInteger, MVT::i32, 14, 
/*62220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*62233*/     /*SwitchType*/ 96,  MVT::f32,// ->62331
/*62235*/       OPC_Scope, 18, /*->62255*/ // 2 children in Scope
/*62237*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*62239*/         OPC_EmitInteger, MVT::i32, 14, 
/*62242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*62255*/       /*Scope*/ 74, /*->62330*/
/*62256*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*62258*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*62265*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62268*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*62277*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62280*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*62290*/         OPC_EmitInteger, MVT::i32, 14, 
/*62293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62296*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*62306*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62309*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*62318*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62321*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62330*/       0, /*End of Scope*/
/*62331*/     /*SwitchType*/ 18,  MVT::v2f32,// ->62351
/*62333*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62335*/       OPC_EmitInteger, MVT::i32, 14, 
/*62338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*62351*/     /*SwitchType*/ 18,  MVT::v4f32,// ->62371
/*62353*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62355*/       OPC_EmitInteger, MVT::i32, 14, 
/*62358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*62371*/     0, // EndSwitchType
/*62372*/   0, /*End of Scope*/
/*62373*/ /*SwitchOpcode*/ 125|128,5/*765*/,  TARGET_VAL(ISD::FMUL),// ->63142
/*62377*/   OPC_Scope, 52, /*->62431*/ // 8 children in Scope
/*62379*/     OPC_MoveChild, 0,
/*62381*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*62384*/     OPC_RecordChild0, // #0 = $a
/*62385*/     OPC_MoveParent,
/*62386*/     OPC_RecordChild1, // #1 = $b
/*62387*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->62409
/*62390*/       OPC_CheckPatternPredicate, 74, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*62392*/       OPC_EmitInteger, MVT::i32, 14, 
/*62395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*62409*/     /*SwitchType*/ 19,  MVT::f32,// ->62430
/*62411*/       OPC_CheckPatternPredicate, 75, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*62413*/       OPC_EmitInteger, MVT::i32, 14, 
/*62416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*62430*/     0, // EndSwitchType
/*62431*/   /*Scope*/ 25|128,2/*281*/, /*->62714*/
/*62433*/     OPC_RecordChild0, // #0 = $b
/*62434*/     OPC_Scope, 51, /*->62487*/ // 3 children in Scope
/*62436*/       OPC_MoveChild, 1,
/*62438*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*62441*/       OPC_RecordChild0, // #1 = $a
/*62442*/       OPC_MoveParent,
/*62443*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->62465
/*62446*/         OPC_CheckPatternPredicate, 74, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*62448*/         OPC_EmitInteger, MVT::i32, 14, 
/*62451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*62465*/       /*SwitchType*/ 19,  MVT::f32,// ->62486
/*62467*/         OPC_CheckPatternPredicate, 75, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*62469*/         OPC_EmitInteger, MVT::i32, 14, 
/*62472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*62486*/       0, // EndSwitchType
/*62487*/     /*Scope*/ 29|128,1/*157*/, /*->62646*/
/*62489*/       OPC_RecordChild1, // #1 = $Dm
/*62490*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->62512
/*62493*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*62495*/         OPC_EmitInteger, MVT::i32, 14, 
/*62498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*62512*/       /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->62645
/*62515*/         OPC_Scope, 19, /*->62536*/ // 2 children in Scope
/*62517*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*62519*/           OPC_EmitInteger, MVT::i32, 14, 
/*62522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62525*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*62536*/         /*Scope*/ 107, /*->62644*/
/*62537*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*62539*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*62546*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62549*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*62558*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62561*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*62571*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*62578*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62581*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*62590*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62593*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*62603*/           OPC_EmitInteger, MVT::i32, 14, 
/*62606*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62609*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*62620*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62623*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*62632*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62635*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62644*/         0, /*End of Scope*/
/*62645*/       0, // EndSwitchType
/*62646*/     /*Scope*/ 66, /*->62713*/
/*62647*/       OPC_MoveChild, 1,
/*62649*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62652*/       OPC_RecordChild0, // #1 = $Vm
/*62653*/       OPC_CheckChild0Type, MVT::v2f32,
/*62655*/       OPC_RecordChild1, // #2 = $lane
/*62656*/       OPC_MoveChild, 1,
/*62658*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62661*/       OPC_MoveParent,
/*62662*/       OPC_MoveParent,
/*62663*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->62688
/*62666*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62668*/         OPC_EmitConvertToTarget, 2,
/*62670*/         OPC_EmitInteger, MVT::i32, 14, 
/*62673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62676*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*62688*/       /*SwitchType*/ 22,  MVT::v4f32,// ->62712
/*62690*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62692*/         OPC_EmitConvertToTarget, 2,
/*62694*/         OPC_EmitInteger, MVT::i32, 14, 
/*62697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*62712*/       0, // EndSwitchType
/*62713*/     0, /*End of Scope*/
/*62714*/   /*Scope*/ 67, /*->62782*/
/*62715*/     OPC_MoveChild, 0,
/*62717*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62720*/     OPC_RecordChild0, // #0 = $Vm
/*62721*/     OPC_CheckChild0Type, MVT::v2f32,
/*62723*/     OPC_RecordChild1, // #1 = $lane
/*62724*/     OPC_MoveChild, 1,
/*62726*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62729*/     OPC_MoveParent,
/*62730*/     OPC_MoveParent,
/*62731*/     OPC_RecordChild1, // #2 = $Vn
/*62732*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->62757
/*62735*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62737*/       OPC_EmitConvertToTarget, 1,
/*62739*/       OPC_EmitInteger, MVT::i32, 14, 
/*62742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*62757*/     /*SwitchType*/ 22,  MVT::v4f32,// ->62781
/*62759*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62761*/       OPC_EmitConvertToTarget, 1,
/*62763*/       OPC_EmitInteger, MVT::i32, 14, 
/*62766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*62781*/     0, // EndSwitchType
/*62782*/   /*Scope*/ 56, /*->62839*/
/*62783*/     OPC_RecordChild0, // #0 = $src1
/*62784*/     OPC_MoveChild, 1,
/*62786*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62789*/     OPC_RecordChild0, // #1 = $src2
/*62790*/     OPC_CheckChild0Type, MVT::v4f32,
/*62792*/     OPC_RecordChild1, // #2 = $lane
/*62793*/     OPC_MoveChild, 1,
/*62795*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62798*/     OPC_MoveParent,
/*62799*/     OPC_MoveParent,
/*62800*/     OPC_CheckType, MVT::v4f32,
/*62802*/     OPC_EmitConvertToTarget, 2,
/*62804*/     OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*62807*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*62816*/     OPC_EmitConvertToTarget, 2,
/*62818*/     OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*62821*/     OPC_EmitInteger, MVT::i32, 14, 
/*62824*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62827*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62839*/   /*Scope*/ 56, /*->62896*/
/*62840*/     OPC_MoveChild, 0,
/*62842*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62845*/     OPC_RecordChild0, // #0 = $src2
/*62846*/     OPC_CheckChild0Type, MVT::v4f32,
/*62848*/     OPC_RecordChild1, // #1 = $lane
/*62849*/     OPC_MoveChild, 1,
/*62851*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62854*/     OPC_MoveParent,
/*62855*/     OPC_MoveParent,
/*62856*/     OPC_RecordChild1, // #2 = $src1
/*62857*/     OPC_CheckType, MVT::v4f32,
/*62859*/     OPC_EmitConvertToTarget, 1,
/*62861*/     OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*62864*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*62873*/     OPC_EmitConvertToTarget, 1,
/*62875*/     OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*62878*/     OPC_EmitInteger, MVT::i32, 14, 
/*62881*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62884*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62896*/   /*Scope*/ 98, /*->62995*/
/*62897*/     OPC_RecordChild0, // #0 = $Rn
/*62898*/     OPC_MoveChild, 1,
/*62900*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*62903*/     OPC_RecordChild0, // #1 = $Rm
/*62904*/     OPC_CheckChild0Type, MVT::f32,
/*62906*/     OPC_MoveParent,
/*62907*/     OPC_SwitchType /*2 cases */, 41,  MVT::v2f32,// ->62951
/*62910*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*62917*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62920*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*62930*/       OPC_EmitInteger, MVT::i32, 0, 
/*62933*/       OPC_EmitInteger, MVT::i32, 14, 
/*62936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*62951*/     /*SwitchType*/ 41,  MVT::v4f32,// ->62994
/*62953*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*62960*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62963*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*62973*/       OPC_EmitInteger, MVT::i32, 0, 
/*62976*/       OPC_EmitInteger, MVT::i32, 14, 
/*62979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*62994*/     0, // EndSwitchType
/*62995*/   /*Scope*/ 98, /*->63094*/
/*62996*/     OPC_MoveChild, 0,
/*62998*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*63001*/     OPC_RecordChild0, // #0 = $Rm
/*63002*/     OPC_CheckChild0Type, MVT::f32,
/*63004*/     OPC_MoveParent,
/*63005*/     OPC_RecordChild1, // #1 = $Rn
/*63006*/     OPC_SwitchType /*2 cases */, 41,  MVT::v2f32,// ->63050
/*63009*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*63016*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63019*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*63029*/       OPC_EmitInteger, MVT::i32, 0, 
/*63032*/       OPC_EmitInteger, MVT::i32, 14, 
/*63035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*63050*/     /*SwitchType*/ 41,  MVT::v4f32,// ->63093
/*63052*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*63059*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63062*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*63072*/       OPC_EmitInteger, MVT::i32, 0, 
/*63075*/       OPC_EmitInteger, MVT::i32, 14, 
/*63078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63081*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*63093*/     0, // EndSwitchType
/*63094*/   /*Scope*/ 46, /*->63141*/
/*63095*/     OPC_RecordChild0, // #0 = $Vn
/*63096*/     OPC_RecordChild1, // #1 = $Vm
/*63097*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->63119
/*63100*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63102*/       OPC_EmitInteger, MVT::i32, 14, 
/*63105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63119*/     /*SwitchType*/ 19,  MVT::v4f32,// ->63140
/*63121*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63123*/       OPC_EmitInteger, MVT::i32, 14, 
/*63126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63129*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63140*/     0, // EndSwitchType
/*63141*/   0, /*End of Scope*/
/*63142*/ /*SwitchOpcode*/ 57,  TARGET_VAL(ISD::ConstantFP),// ->63202
/*63145*/   OPC_RecordNode,   // #0 = $imm
/*63146*/   OPC_SwitchType /*2 cases */, 25,  MVT::f64,// ->63174
/*63149*/     OPC_CheckPredicate, 109, // Predicate_vfp_f64imm
/*63151*/     OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP())
/*63153*/     OPC_EmitConvertToTarget, 0,
/*63155*/     OPC_EmitNodeXForm, 19, 1, // anonymous.val.3890
/*63158*/     OPC_EmitInteger, MVT::i32, 14, 
/*63161*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63164*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous.val.3890>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (anonymous.val.3890:f64 (fpimm:f64):$imm))
/*63174*/   /*SwitchType*/ 25,  MVT::f32,// ->63201
/*63176*/     OPC_CheckPredicate, 110, // Predicate_vfp_f32imm
/*63178*/     OPC_CheckPatternPredicate, 77, // (Subtarget->hasVFP3())
/*63180*/     OPC_EmitConvertToTarget, 0,
/*63182*/     OPC_EmitNodeXForm, 20, 1, // anonymous.val.3889
/*63185*/     OPC_EmitInteger, MVT::i32, 14, 
/*63188*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63191*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous.val.3889>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (anonymous.val.3889:f32 (fpimm:f32):$imm))
/*63201*/   0, // EndSwitchType
/*63202*/ /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->63251
/*63205*/   OPC_RecordChild0, // #0 = $Dn
/*63206*/   OPC_RecordChild1, // #1 = $Dm
/*63207*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->63229
/*63210*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63212*/     OPC_EmitInteger, MVT::i32, 14, 
/*63215*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63218*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*63229*/   /*SwitchType*/ 19,  MVT::f32,// ->63250
/*63231*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*63233*/     OPC_EmitInteger, MVT::i32, 14, 
/*63236*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63239*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*63250*/   0, // EndSwitchType
/*63251*/ /*SwitchOpcode*/ 39,  TARGET_VAL(ARMISD::VMAXNM),// ->63293
/*63254*/   OPC_RecordChild0, // #0 = $Sn
/*63255*/   OPC_SwitchType /*2 cases */, 16,  MVT::f32,// ->63274
/*63258*/     OPC_CheckChild0Type, MVT::f32,
/*63260*/     OPC_RecordChild1, // #1 = $Sm
/*63261*/     OPC_CheckChild1Type, MVT::f32,
/*63263*/     OPC_CheckPatternPredicate, 27, // (Subtarget->hasFPARMv8())
/*63265*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMS), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
              // Src: (ARMvmaxnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*63274*/   /*SwitchType*/ 16,  MVT::f64,// ->63292
/*63276*/     OPC_CheckChild0Type, MVT::f64,
/*63278*/     OPC_RecordChild1, // #1 = $Dm
/*63279*/     OPC_CheckChild1Type, MVT::f64,
/*63281*/     OPC_CheckPatternPredicate, 28, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*63283*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMD), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
              // Src: (ARMvmaxnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*63292*/   0, // EndSwitchType
/*63293*/ /*SwitchOpcode*/ 39,  TARGET_VAL(ARMISD::VMINNM),// ->63335
/*63296*/   OPC_RecordChild0, // #0 = $Sn
/*63297*/   OPC_SwitchType /*2 cases */, 16,  MVT::f32,// ->63316
/*63300*/     OPC_CheckChild0Type, MVT::f32,
/*63302*/     OPC_RecordChild1, // #1 = $Sm
/*63303*/     OPC_CheckChild1Type, MVT::f32,
/*63305*/     OPC_CheckPatternPredicate, 27, // (Subtarget->hasFPARMv8())
/*63307*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMS), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
              // Src: (ARMvminnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*63316*/   /*SwitchType*/ 16,  MVT::f64,// ->63334
/*63318*/     OPC_CheckChild0Type, MVT::f64,
/*63320*/     OPC_RecordChild1, // #1 = $Dm
/*63321*/     OPC_CheckChild1Type, MVT::f64,
/*63323*/     OPC_CheckPatternPredicate, 28, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*63325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMD), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
              // Src: (ARMvminnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*63334*/   0, // EndSwitchType
/*63335*/ /*SwitchOpcode*/ 33|128,1/*161*/,  TARGET_VAL(ISD::FABS),// ->63500
/*63339*/   OPC_RecordChild0, // #0 = $Dm
/*63340*/   OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->63361
/*63343*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63345*/     OPC_EmitInteger, MVT::i32, 14, 
/*63348*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63351*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
/*63361*/   /*SwitchType*/ 96,  MVT::f32,// ->63459
/*63363*/     OPC_Scope, 18, /*->63383*/ // 2 children in Scope
/*63365*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63367*/       OPC_EmitInteger, MVT::i32, 14, 
/*63370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*63383*/     /*Scope*/ 74, /*->63458*/
/*63384*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63386*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63393*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63396*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*63405*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63408*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*63418*/       OPC_EmitInteger, MVT::i32, 14, 
/*63421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63424*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63434*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63437*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63446*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63449*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63458*/     0, /*End of Scope*/
/*63459*/   /*SwitchType*/ 18,  MVT::v2f32,// ->63479
/*63461*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63463*/     OPC_EmitInteger, MVT::i32, 14, 
/*63466*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63469*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*63479*/   /*SwitchType*/ 18,  MVT::v4f32,// ->63499
/*63481*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63483*/     OPC_EmitInteger, MVT::i32, 14, 
/*63486*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63489*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*63499*/   0, // EndSwitchType
/*63500*/ /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->63526
/*63503*/   OPC_RecordChild0, // #0 = $Sm
/*63504*/   OPC_CheckChild0Type, MVT::f32,
/*63506*/   OPC_CheckType, MVT::f64,
/*63508*/   OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*63510*/   OPC_EmitInteger, MVT::i32, 14, 
/*63513*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63516*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*63526*/ /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->63550
/*63529*/   OPC_RecordChild0, // #0 = $Dm
/*63530*/   OPC_CheckType, MVT::f32,
/*63532*/   OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63534*/   OPC_EmitInteger, MVT::i32, 14, 
/*63537*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63540*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*63550*/ /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->63596
/*63553*/   OPC_RecordChild0, // #0 = $Dm
/*63554*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->63575
/*63557*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63559*/     OPC_EmitInteger, MVT::i32, 14, 
/*63562*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63565*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*63575*/   /*SwitchType*/ 18,  MVT::f32,// ->63595
/*63577*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*63579*/     OPC_EmitInteger, MVT::i32, 14, 
/*63582*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63585*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*63595*/   0, // EndSwitchType
/*63596*/ /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->63620
/*63599*/   OPC_RecordChild0, // #0 = $Rt
/*63600*/   OPC_RecordChild1, // #1 = $Rt2
/*63601*/   OPC_CheckPatternPredicate, 22, // (Subtarget->hasVFP2())
/*63603*/   OPC_EmitInteger, MVT::i32, 14, 
/*63606*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63609*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*63620*/ /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->63744
/*63623*/   OPC_RecordChild0, // #0 = $Sm
/*63624*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->63645
/*63627*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63629*/     OPC_EmitInteger, MVT::i32, 14, 
/*63632*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63635*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
/*63645*/   /*SwitchType*/ 96,  MVT::f32,// ->63743
/*63647*/     OPC_Scope, 18, /*->63667*/ // 2 children in Scope
/*63649*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63651*/       OPC_EmitInteger, MVT::i32, 14, 
/*63654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*63667*/     /*Scope*/ 74, /*->63742*/
/*63668*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63670*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63677*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63680*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*63689*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63692*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*63702*/       OPC_EmitInteger, MVT::i32, 14, 
/*63705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63708*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63718*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63721*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63730*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63733*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63742*/     0, /*End of Scope*/
/*63743*/   0, // EndSwitchType
/*63744*/ /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->63868
/*63747*/   OPC_RecordChild0, // #0 = $Sm
/*63748*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->63769
/*63751*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63753*/     OPC_EmitInteger, MVT::i32, 14, 
/*63756*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63759*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
/*63769*/   /*SwitchType*/ 96,  MVT::f32,// ->63867
/*63771*/     OPC_Scope, 18, /*->63791*/ // 2 children in Scope
/*63773*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63775*/       OPC_EmitInteger, MVT::i32, 14, 
/*63778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63781*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*63791*/     /*Scope*/ 74, /*->63866*/
/*63792*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63794*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63801*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63804*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*63813*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63816*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*63826*/       OPC_EmitInteger, MVT::i32, 14, 
/*63829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63832*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63842*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63845*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63854*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63857*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63866*/     0, /*End of Scope*/
/*63867*/   0, // EndSwitchType
/*63868*/ /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->63994
/*63871*/   OPC_RecordChild0, // #0 = $Dm
/*63872*/   OPC_Scope, 20, /*->63894*/ // 2 children in Scope
/*63874*/     OPC_CheckChild0Type, MVT::f64,
/*63876*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63878*/     OPC_EmitInteger, MVT::i32, 14, 
/*63881*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63884*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*63894*/   /*Scope*/ 98, /*->63993*/
/*63895*/     OPC_CheckChild0Type, MVT::f32,
/*63897*/     OPC_Scope, 18, /*->63917*/ // 2 children in Scope
/*63899*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63901*/       OPC_EmitInteger, MVT::i32, 14, 
/*63904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*63917*/     /*Scope*/ 74, /*->63992*/
/*63918*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63920*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63927*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63930*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*63939*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63942*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*63952*/       OPC_EmitInteger, MVT::i32, 14, 
/*63955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63958*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63968*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63971*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63980*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63983*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63992*/     0, /*End of Scope*/
/*63993*/   0, /*End of Scope*/
/*63994*/ /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->64120
/*63997*/   OPC_RecordChild0, // #0 = $Dm
/*63998*/   OPC_Scope, 20, /*->64020*/ // 2 children in Scope
/*64000*/     OPC_CheckChild0Type, MVT::f64,
/*64002*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*64004*/     OPC_EmitInteger, MVT::i32, 14, 
/*64007*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64010*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*64020*/   /*Scope*/ 98, /*->64119*/
/*64021*/     OPC_CheckChild0Type, MVT::f32,
/*64023*/     OPC_Scope, 18, /*->64043*/ // 2 children in Scope
/*64025*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*64027*/       OPC_EmitInteger, MVT::i32, 14, 
/*64030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*64043*/     /*Scope*/ 74, /*->64118*/
/*64044*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64046*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*64053*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64056*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*64065*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64068*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*64078*/       OPC_EmitInteger, MVT::i32, 14, 
/*64081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64084*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*64094*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64097*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64106*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64109*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64118*/     0, /*End of Scope*/
/*64119*/   0, /*End of Scope*/
/*64120*/ /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP16_TO_FP32),// ->64156
/*64123*/   OPC_RecordChild0, // #0 = $a
/*64124*/   OPC_CheckChild0Type, MVT::i32,
/*64126*/   OPC_CheckType, MVT::f32,
/*64128*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*64131*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*64140*/   OPC_EmitInteger, MVT::i32, 14, 
/*64143*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64146*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*64156*/ /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->64268
/*64159*/   OPC_RecordChild0, // #0 = $a
/*64160*/   OPC_RecordChild1, // #1 = $b
/*64161*/   OPC_CheckPatternPredicate, 68, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64163*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*64170*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64173*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*64182*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64185*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*64195*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*64202*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64205*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*64214*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64217*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*64227*/   OPC_EmitInteger, MVT::i32, 14, 
/*64230*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64233*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*64244*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64247*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*64256*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64259*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64268*/ /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->64380
/*64271*/   OPC_RecordChild0, // #0 = $a
/*64272*/   OPC_RecordChild1, // #1 = $b
/*64273*/   OPC_CheckPatternPredicate, 68, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64275*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*64282*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64285*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*64294*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64297*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*64307*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*64314*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64317*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*64326*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64329*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*64339*/   OPC_EmitInteger, MVT::i32, 14, 
/*64342*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64345*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*64356*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64359*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*64368*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64371*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64380*/ /*SwitchOpcode*/ 79|128,5/*719*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->65103
/*64384*/   OPC_RecordChild0, // #0 = $src
/*64385*/   OPC_Scope, 11|128,2/*267*/, /*->64655*/ // 4 children in Scope
/*64388*/     OPC_MoveChild, 1,
/*64390*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*64393*/     OPC_RecordMemRef,
/*64394*/     OPC_RecordNode, // #1 = 'ld' chained node
/*64395*/     OPC_CheckFoldableChainNode,
/*64396*/     OPC_RecordChild1, // #2 = $Rn
/*64397*/     OPC_CheckChild1Type, MVT::i32,
/*64399*/     OPC_CheckPredicate, 30, // Predicate_unindexedload
/*64401*/     OPC_CheckType, MVT::i32,
/*64403*/     OPC_Scope, 84, /*->64489*/ // 4 children in Scope
/*64405*/       OPC_CheckPredicate, 65, // Predicate_extload
/*64407*/       OPC_Scope, 39, /*->64448*/ // 2 children in Scope
/*64409*/         OPC_CheckPredicate, 67, // Predicate_extloadi8
/*64411*/         OPC_MoveParent,
/*64412*/         OPC_RecordChild2, // #3 = $lane
/*64413*/         OPC_MoveChild, 2,
/*64415*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64418*/         OPC_MoveParent,
/*64419*/         OPC_CheckType, MVT::v8i8,
/*64421*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64423*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*64426*/         OPC_EmitMergeInputChains1_1,
/*64427*/         OPC_EmitConvertToTarget, 3,
/*64429*/         OPC_EmitInteger, MVT::i32, 14, 
/*64432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64435*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*64448*/       /*Scope*/ 39, /*->64488*/
/*64449*/         OPC_CheckPredicate, 68, // Predicate_extloadi16
/*64451*/         OPC_MoveParent,
/*64452*/         OPC_RecordChild2, // #3 = $lane
/*64453*/         OPC_MoveChild, 2,
/*64455*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64458*/         OPC_MoveParent,
/*64459*/         OPC_CheckType, MVT::v4i16,
/*64461*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64463*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*64466*/         OPC_EmitMergeInputChains1_1,
/*64467*/         OPC_EmitConvertToTarget, 3,
/*64469*/         OPC_EmitInteger, MVT::i32, 14, 
/*64472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*64488*/       0, /*End of Scope*/
/*64489*/     /*Scope*/ 39, /*->64529*/
/*64490*/       OPC_CheckPredicate, 31, // Predicate_load
/*64492*/       OPC_MoveParent,
/*64493*/       OPC_RecordChild2, // #3 = $lane
/*64494*/       OPC_MoveChild, 2,
/*64496*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64499*/       OPC_MoveParent,
/*64500*/       OPC_CheckType, MVT::v2i32,
/*64502*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64504*/       OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*64507*/       OPC_EmitMergeInputChains1_1,
/*64508*/       OPC_EmitConvertToTarget, 3,
/*64510*/       OPC_EmitInteger, MVT::i32, 14, 
/*64513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*64529*/     /*Scope*/ 84, /*->64614*/
/*64530*/       OPC_CheckPredicate, 65, // Predicate_extload
/*64532*/       OPC_Scope, 39, /*->64573*/ // 2 children in Scope
/*64534*/         OPC_CheckPredicate, 67, // Predicate_extloadi8
/*64536*/         OPC_MoveParent,
/*64537*/         OPC_RecordChild2, // #3 = $lane
/*64538*/         OPC_MoveChild, 2,
/*64540*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64543*/         OPC_MoveParent,
/*64544*/         OPC_CheckType, MVT::v16i8,
/*64546*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64548*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*64551*/         OPC_EmitMergeInputChains1_1,
/*64552*/         OPC_EmitConvertToTarget, 3,
/*64554*/         OPC_EmitInteger, MVT::i32, 14, 
/*64557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*64573*/       /*Scope*/ 39, /*->64613*/
/*64574*/         OPC_CheckPredicate, 68, // Predicate_extloadi16
/*64576*/         OPC_MoveParent,
/*64577*/         OPC_RecordChild2, // #3 = $lane
/*64578*/         OPC_MoveChild, 2,
/*64580*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64583*/         OPC_MoveParent,
/*64584*/         OPC_CheckType, MVT::v8i16,
/*64586*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64588*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*64591*/         OPC_EmitMergeInputChains1_1,
/*64592*/         OPC_EmitConvertToTarget, 3,
/*64594*/         OPC_EmitInteger, MVT::i32, 14, 
/*64597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*64613*/       0, /*End of Scope*/
/*64614*/     /*Scope*/ 39, /*->64654*/
/*64615*/       OPC_CheckPredicate, 31, // Predicate_load
/*64617*/       OPC_MoveParent,
/*64618*/       OPC_RecordChild2, // #3 = $lane
/*64619*/       OPC_MoveChild, 2,
/*64621*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64624*/       OPC_MoveParent,
/*64625*/       OPC_CheckType, MVT::v4i32,
/*64627*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64629*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*64632*/       OPC_EmitMergeInputChains1_1,
/*64633*/       OPC_EmitConvertToTarget, 3,
/*64635*/       OPC_EmitInteger, MVT::i32, 14, 
/*64638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*64654*/     0, /*End of Scope*/
/*64655*/   /*Scope*/ 21|128,2/*277*/, /*->64934*/
/*64657*/     OPC_RecordChild1, // #1 = $R
/*64658*/     OPC_Scope, 59, /*->64719*/ // 4 children in Scope
/*64660*/       OPC_CheckChild1Type, MVT::i32,
/*64662*/       OPC_RecordChild2, // #2 = $lane
/*64663*/       OPC_MoveChild, 2,
/*64665*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64668*/       OPC_MoveParent,
/*64669*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->64694
/*64672*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64674*/         OPC_EmitConvertToTarget, 2,
/*64676*/         OPC_EmitInteger, MVT::i32, 14, 
/*64679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*64694*/       /*SwitchType*/ 22,  MVT::v4i16,// ->64718
/*64696*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64698*/         OPC_EmitConvertToTarget, 2,
/*64700*/         OPC_EmitInteger, MVT::i32, 14, 
/*64703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64706*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*64718*/       0, // EndSwitchType
/*64719*/     /*Scope*/ 31, /*->64751*/
/*64720*/       OPC_RecordChild2, // #2 = $lane
/*64721*/       OPC_MoveChild, 2,
/*64723*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64726*/       OPC_MoveParent,
/*64727*/       OPC_CheckType, MVT::v2i32,
/*64729*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64731*/       OPC_EmitConvertToTarget, 2,
/*64733*/       OPC_EmitInteger, MVT::i32, 14, 
/*64736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*64751*/     /*Scope*/ 119, /*->64871*/
/*64752*/       OPC_CheckChild1Type, MVT::i32,
/*64754*/       OPC_RecordChild2, // #2 = $lane
/*64755*/       OPC_MoveChild, 2,
/*64757*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64760*/       OPC_MoveParent,
/*64761*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->64816
/*64764*/         OPC_EmitConvertToTarget, 2,
/*64766*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*64769*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*64778*/         OPC_EmitConvertToTarget, 2,
/*64780*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*64783*/         OPC_EmitInteger, MVT::i32, 14, 
/*64786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64789*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*64801*/         OPC_EmitConvertToTarget, 2,
/*64803*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*64806*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*64816*/       /*SwitchType*/ 52,  MVT::v8i16,// ->64870
/*64818*/         OPC_EmitConvertToTarget, 2,
/*64820*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*64823*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*64832*/         OPC_EmitConvertToTarget, 2,
/*64834*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*64837*/         OPC_EmitInteger, MVT::i32, 14, 
/*64840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64843*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*64855*/         OPC_EmitConvertToTarget, 2,
/*64857*/         OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*64860*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*64870*/       0, // EndSwitchType
/*64871*/     /*Scope*/ 61, /*->64933*/
/*64872*/       OPC_RecordChild2, // #2 = $lane
/*64873*/       OPC_MoveChild, 2,
/*64875*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64878*/       OPC_MoveParent,
/*64879*/       OPC_CheckType, MVT::v4i32,
/*64881*/       OPC_EmitConvertToTarget, 2,
/*64883*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*64886*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*64895*/       OPC_EmitConvertToTarget, 2,
/*64897*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*64900*/       OPC_EmitInteger, MVT::i32, 14, 
/*64903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64906*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*64918*/       OPC_EmitConvertToTarget, 2,
/*64920*/       OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*64923*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*64933*/     0, /*End of Scope*/
/*64934*/   /*Scope*/ 81, /*->65016*/
/*64935*/     OPC_MoveChild, 1,
/*64937*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*64940*/     OPC_RecordMemRef,
/*64941*/     OPC_RecordNode, // #1 = 'ld' chained node
/*64942*/     OPC_CheckFoldableChainNode,
/*64943*/     OPC_RecordChild1, // #2 = $addr
/*64944*/     OPC_CheckChild1Type, MVT::i32,
/*64946*/     OPC_CheckPredicate, 30, // Predicate_unindexedload
/*64948*/     OPC_CheckPredicate, 31, // Predicate_load
/*64950*/     OPC_CheckType, MVT::f32,
/*64952*/     OPC_MoveParent,
/*64953*/     OPC_RecordChild2, // #3 = $lane
/*64954*/     OPC_MoveChild, 2,
/*64956*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64959*/     OPC_MoveParent,
/*64960*/     OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->64988
/*64963*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*64966*/       OPC_EmitMergeInputChains1_1,
/*64967*/       OPC_EmitConvertToTarget, 3,
/*64969*/       OPC_EmitInteger, MVT::i32, 14, 
/*64972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*64988*/     /*SwitchType*/ 25,  MVT::v4f32,// ->65015
/*64990*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*64993*/       OPC_EmitMergeInputChains1_1,
/*64994*/       OPC_EmitConvertToTarget, 3,
/*64996*/       OPC_EmitInteger, MVT::i32, 14, 
/*64999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*65015*/     0, // EndSwitchType
/*65016*/   /*Scope*/ 85, /*->65102*/
/*65017*/     OPC_RecordChild1, // #1 = $src2
/*65018*/     OPC_RecordChild2, // #2 = $src3
/*65019*/     OPC_MoveChild, 2,
/*65021*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65024*/     OPC_MoveParent,
/*65025*/     OPC_SwitchType /*3 cases */, 15,  MVT::v2f64,// ->65043
/*65028*/       OPC_EmitConvertToTarget, 2,
/*65030*/       OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*65033*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*65043*/     /*SwitchType*/ 27,  MVT::v2f32,// ->65072
/*65045*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65048*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*65057*/       OPC_EmitConvertToTarget, 2,
/*65059*/       OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*65062*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*65072*/     /*SwitchType*/ 27,  MVT::v4f32,// ->65101
/*65074*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*65077*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*65086*/       OPC_EmitConvertToTarget, 2,
/*65088*/       OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*65091*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*65101*/     0, // EndSwitchType
/*65102*/   0, /*End of Scope*/
/*65103*/ /*SwitchOpcode*/ 29|128,4/*541*/,  TARGET_VAL(ARMISD::VDUP),// ->65648
/*65107*/   OPC_Scope, 72|128,1/*200*/, /*->65310*/ // 4 children in Scope
/*65110*/     OPC_MoveChild, 0,
/*65112*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*65115*/     OPC_RecordMemRef,
/*65116*/     OPC_RecordNode, // #0 = 'ld' chained node
/*65117*/     OPC_RecordChild1, // #1 = $Rn
/*65118*/     OPC_CheckChild1Type, MVT::i32,
/*65120*/     OPC_CheckPredicate, 30, // Predicate_unindexedload
/*65122*/     OPC_CheckType, MVT::i32,
/*65124*/     OPC_Scope, 62, /*->65188*/ // 4 children in Scope
/*65126*/       OPC_CheckPredicate, 65, // Predicate_extload
/*65128*/       OPC_Scope, 28, /*->65158*/ // 2 children in Scope
/*65130*/         OPC_CheckPredicate, 67, // Predicate_extloadi8
/*65132*/         OPC_MoveParent,
/*65133*/         OPC_CheckType, MVT::v8i8,
/*65135*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65137*/         OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*65140*/         OPC_EmitMergeInputChains1_0,
/*65141*/         OPC_EmitInteger, MVT::i32, 14, 
/*65144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*65158*/       /*Scope*/ 28, /*->65187*/
/*65159*/         OPC_CheckPredicate, 68, // Predicate_extloadi16
/*65161*/         OPC_MoveParent,
/*65162*/         OPC_CheckType, MVT::v4i16,
/*65164*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65166*/         OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*65169*/         OPC_EmitMergeInputChains1_0,
/*65170*/         OPC_EmitInteger, MVT::i32, 14, 
/*65173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*65187*/       0, /*End of Scope*/
/*65188*/     /*Scope*/ 28, /*->65217*/
/*65189*/       OPC_CheckPredicate, 31, // Predicate_load
/*65191*/       OPC_MoveParent,
/*65192*/       OPC_CheckType, MVT::v2i32,
/*65194*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65196*/       OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*65199*/       OPC_EmitMergeInputChains1_0,
/*65200*/       OPC_EmitInteger, MVT::i32, 14, 
/*65203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65206*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*65217*/     /*Scope*/ 62, /*->65280*/
/*65218*/       OPC_CheckPredicate, 65, // Predicate_extload
/*65220*/       OPC_Scope, 28, /*->65250*/ // 2 children in Scope
/*65222*/         OPC_CheckPredicate, 67, // Predicate_extloadi8
/*65224*/         OPC_MoveParent,
/*65225*/         OPC_CheckType, MVT::v16i8,
/*65227*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65229*/         OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*65232*/         OPC_EmitMergeInputChains1_0,
/*65233*/         OPC_EmitInteger, MVT::i32, 14, 
/*65236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPq8:v16i8 addrmode6dup:i32:$Rn)
/*65250*/       /*Scope*/ 28, /*->65279*/
/*65251*/         OPC_CheckPredicate, 68, // Predicate_extloadi16
/*65253*/         OPC_MoveParent,
/*65254*/         OPC_CheckType, MVT::v8i16,
/*65256*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65258*/         OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*65261*/         OPC_EmitMergeInputChains1_0,
/*65262*/         OPC_EmitInteger, MVT::i32, 14, 
/*65265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPq16:v8i16 addrmode6dup:i32:$Rn)
/*65279*/       0, /*End of Scope*/
/*65280*/     /*Scope*/ 28, /*->65309*/
/*65281*/       OPC_CheckPredicate, 31, // Predicate_load
/*65283*/       OPC_MoveParent,
/*65284*/       OPC_CheckType, MVT::v4i32,
/*65286*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65288*/       OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*65291*/       OPC_EmitMergeInputChains1_0,
/*65292*/       OPC_EmitInteger, MVT::i32, 14, 
/*65295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65298*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPq32:v4i32 addrmode6dup:i32:$Rn)
/*65309*/     0, /*End of Scope*/
/*65310*/   /*Scope*/ 20|128,1/*148*/, /*->65460*/
/*65312*/     OPC_RecordChild0, // #0 = $R
/*65313*/     OPC_CheckChild0Type, MVT::i32,
/*65315*/     OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->65336
/*65318*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65320*/       OPC_EmitInteger, MVT::i32, 14, 
/*65323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*65336*/     /*SwitchType*/ 18,  MVT::v4i16,// ->65356
/*65338*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65340*/       OPC_EmitInteger, MVT::i32, 14, 
/*65343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*65356*/     /*SwitchType*/ 41,  MVT::v2i32,// ->65399
/*65358*/       OPC_Scope, 18, /*->65378*/ // 2 children in Scope
/*65360*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*65362*/         OPC_EmitInteger, MVT::i32, 14, 
/*65365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*65378*/       /*Scope*/ 19, /*->65398*/
/*65379*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*65381*/         OPC_EmitInteger, MVT::i32, 14, 
/*65384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*65398*/       0, /*End of Scope*/
/*65399*/     /*SwitchType*/ 18,  MVT::v16i8,// ->65419
/*65401*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65403*/       OPC_EmitInteger, MVT::i32, 14, 
/*65406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*65419*/     /*SwitchType*/ 18,  MVT::v8i16,// ->65439
/*65421*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65423*/       OPC_EmitInteger, MVT::i32, 14, 
/*65426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*65439*/     /*SwitchType*/ 18,  MVT::v4i32,// ->65459
/*65441*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65443*/       OPC_EmitInteger, MVT::i32, 14, 
/*65446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65449*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*65459*/     0, // EndSwitchType
/*65460*/   /*Scope*/ 11|128,1/*139*/, /*->65601*/
/*65462*/     OPC_MoveChild, 0,
/*65464*/     OPC_SwitchOpcode /*2 cases */, 60,  TARGET_VAL(ISD::LOAD),// ->65528
/*65468*/       OPC_RecordMemRef,
/*65469*/       OPC_RecordNode, // #0 = 'ld' chained node
/*65470*/       OPC_RecordChild1, // #1 = $addr
/*65471*/       OPC_CheckChild1Type, MVT::i32,
/*65473*/       OPC_CheckPredicate, 30, // Predicate_unindexedload
/*65475*/       OPC_CheckPredicate, 31, // Predicate_load
/*65477*/       OPC_CheckType, MVT::f32,
/*65479*/       OPC_MoveParent,
/*65480*/       OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->65504
/*65483*/         OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*65486*/         OPC_EmitMergeInputChains1_0,
/*65487*/         OPC_EmitInteger, MVT::i32, 14, 
/*65490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*65504*/       /*SwitchType*/ 21,  MVT::v4f32,// ->65527
/*65506*/         OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*65509*/         OPC_EmitMergeInputChains1_0,
/*65510*/         OPC_EmitInteger, MVT::i32, 14, 
/*65513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65516*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*65527*/       0, // EndSwitchType
/*65528*/     /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::BITCAST),// ->65600
/*65531*/       OPC_RecordChild0, // #0 = $R
/*65532*/       OPC_CheckChild0Type, MVT::i32,
/*65534*/       OPC_CheckType, MVT::f32,
/*65536*/       OPC_MoveParent,
/*65537*/       OPC_SwitchType /*2 cases */, 41,  MVT::v2f32,// ->65581
/*65540*/         OPC_Scope, 18, /*->65560*/ // 2 children in Scope
/*65542*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*65544*/           OPC_EmitInteger, MVT::i32, 14, 
/*65547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65550*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*65560*/         /*Scope*/ 19, /*->65580*/
/*65561*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*65563*/           OPC_EmitInteger, MVT::i32, 14, 
/*65566*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65569*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*65580*/         0, /*End of Scope*/
/*65581*/       /*SwitchType*/ 16,  MVT::v4f32,// ->65599
/*65583*/         OPC_EmitInteger, MVT::i32, 14, 
/*65586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*65599*/       0, // EndSwitchType
/*65600*/     0, // EndSwitchOpcode
/*65601*/   /*Scope*/ 45, /*->65647*/
/*65602*/     OPC_RecordChild0, // #0 = $src
/*65603*/     OPC_CheckChild0Type, MVT::f32,
/*65605*/     OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->65626
/*65608*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65610*/       OPC_EmitInteger, MVT::i32, 14, 
/*65613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
/*65626*/     /*SwitchType*/ 18,  MVT::v4f32,// ->65646
/*65628*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65630*/       OPC_EmitInteger, MVT::i32, 14, 
/*65633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
/*65646*/     0, // EndSwitchType
/*65647*/   0, /*End of Scope*/
/*65648*/ /*SwitchOpcode*/ 3|128,2/*259*/,  TARGET_VAL(ISD::TRUNCATE),// ->65911
/*65652*/   OPC_Scope, 57|128,1/*185*/, /*->65840*/ // 2 children in Scope
/*65655*/     OPC_MoveChild, 0,
/*65657*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRu),
/*65660*/     OPC_MoveChild, 0,
/*65662*/     OPC_SwitchOpcode /*2 cases */, 85,  TARGET_VAL(ISD::ADD),// ->65751
/*65666*/       OPC_RecordChild0, // #0 = $Vn
/*65667*/       OPC_RecordChild1, // #1 = $Vm
/*65668*/       OPC_MoveParent,
/*65669*/       OPC_MoveChild, 1,
/*65671*/       OPC_Scope, 25, /*->65698*/ // 3 children in Scope
/*65673*/         OPC_CheckInteger, 8, 
/*65675*/         OPC_MoveParent,
/*65676*/         OPC_CheckType, MVT::v8i16,
/*65678*/         OPC_MoveParent,
/*65679*/         OPC_CheckType, MVT::v8i8,
/*65681*/         OPC_EmitInteger, MVT::i32, 14, 
/*65684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65687*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                  // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*65698*/       /*Scope*/ 25, /*->65724*/
/*65699*/         OPC_CheckInteger, 16, 
/*65701*/         OPC_MoveParent,
/*65702*/         OPC_CheckType, MVT::v4i32,
/*65704*/         OPC_MoveParent,
/*65705*/         OPC_CheckType, MVT::v4i16,
/*65707*/         OPC_EmitInteger, MVT::i32, 14, 
/*65710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65713*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                  // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*65724*/       /*Scope*/ 25, /*->65750*/
/*65725*/         OPC_CheckInteger, 32, 
/*65727*/         OPC_MoveParent,
/*65728*/         OPC_CheckType, MVT::v2i64,
/*65730*/         OPC_MoveParent,
/*65731*/         OPC_CheckType, MVT::v2i32,
/*65733*/         OPC_EmitInteger, MVT::i32, 14, 
/*65736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                  // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*65750*/       0, /*End of Scope*/
/*65751*/     /*SwitchOpcode*/ 85,  TARGET_VAL(ISD::SUB),// ->65839
/*65754*/       OPC_RecordChild0, // #0 = $Vn
/*65755*/       OPC_RecordChild1, // #1 = $Vm
/*65756*/       OPC_MoveParent,
/*65757*/       OPC_MoveChild, 1,
/*65759*/       OPC_Scope, 25, /*->65786*/ // 3 children in Scope
/*65761*/         OPC_CheckInteger, 8, 
/*65763*/         OPC_MoveParent,
/*65764*/         OPC_CheckType, MVT::v8i16,
/*65766*/         OPC_MoveParent,
/*65767*/         OPC_CheckType, MVT::v8i8,
/*65769*/         OPC_EmitInteger, MVT::i32, 14, 
/*65772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                  // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*65786*/       /*Scope*/ 25, /*->65812*/
/*65787*/         OPC_CheckInteger, 16, 
/*65789*/         OPC_MoveParent,
/*65790*/         OPC_CheckType, MVT::v4i32,
/*65792*/         OPC_MoveParent,
/*65793*/         OPC_CheckType, MVT::v4i16,
/*65795*/         OPC_EmitInteger, MVT::i32, 14, 
/*65798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                  // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*65812*/       /*Scope*/ 25, /*->65838*/
/*65813*/         OPC_CheckInteger, 32, 
/*65815*/         OPC_MoveParent,
/*65816*/         OPC_CheckType, MVT::v2i64,
/*65818*/         OPC_MoveParent,
/*65819*/         OPC_CheckType, MVT::v2i32,
/*65821*/         OPC_EmitInteger, MVT::i32, 14, 
/*65824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                  // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*65838*/       0, /*End of Scope*/
/*65839*/     0, // EndSwitchOpcode
/*65840*/   /*Scope*/ 69, /*->65910*/
/*65841*/     OPC_RecordChild0, // #0 = $Vm
/*65842*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->65865
/*65845*/       OPC_CheckChild0Type, MVT::v8i16,
/*65847*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65849*/       OPC_EmitInteger, MVT::i32, 14, 
/*65852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65855*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*65865*/     /*SwitchType*/ 20,  MVT::v4i16,// ->65887
/*65867*/       OPC_CheckChild0Type, MVT::v4i32,
/*65869*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65871*/       OPC_EmitInteger, MVT::i32, 14, 
/*65874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*65887*/     /*SwitchType*/ 20,  MVT::v2i32,// ->65909
/*65889*/       OPC_CheckChild0Type, MVT::v2i64,
/*65891*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65893*/       OPC_EmitInteger, MVT::i32, 14, 
/*65896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*65909*/     0, // EndSwitchType
/*65910*/   0, /*End of Scope*/
/*65911*/ /*SwitchOpcode*/ 17|128,2/*273*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->66188
/*65915*/   OPC_Scope, 71|128,1/*199*/, /*->66117*/ // 2 children in Scope
/*65918*/     OPC_MoveChild, 0,
/*65920*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*65923*/     OPC_MoveChild, 0,
/*65925*/     OPC_Scope, 94, /*->66021*/ // 2 children in Scope
/*65927*/       OPC_CheckInteger, 36|128,1/*164*/, 
/*65930*/       OPC_MoveParent,
/*65931*/       OPC_RecordChild1, // #0 = $Vn
/*65932*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->65962
/*65935*/         OPC_CheckChild1Type, MVT::v8i8,
/*65937*/         OPC_RecordChild2, // #1 = $Vm
/*65938*/         OPC_CheckChild2Type, MVT::v8i8,
/*65940*/         OPC_MoveParent,
/*65941*/         OPC_CheckType, MVT::v8i16,
/*65943*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65945*/         OPC_EmitInteger, MVT::i32, 14, 
/*65948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 164:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*65962*/       /*SwitchType*/ 27,  MVT::v4i16,// ->65991
/*65964*/         OPC_CheckChild1Type, MVT::v4i16,
/*65966*/         OPC_RecordChild2, // #1 = $Vm
/*65967*/         OPC_CheckChild2Type, MVT::v4i16,
/*65969*/         OPC_MoveParent,
/*65970*/         OPC_CheckType, MVT::v4i32,
/*65972*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65974*/         OPC_EmitInteger, MVT::i32, 14, 
/*65977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 164:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*65991*/       /*SwitchType*/ 27,  MVT::v2i32,// ->66020
/*65993*/         OPC_CheckChild1Type, MVT::v2i32,
/*65995*/         OPC_RecordChild2, // #1 = $Vm
/*65996*/         OPC_CheckChild2Type, MVT::v2i32,
/*65998*/         OPC_MoveParent,
/*65999*/         OPC_CheckType, MVT::v2i64,
/*66001*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66003*/         OPC_EmitInteger, MVT::i32, 14, 
/*66006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66009*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 164:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66020*/       0, // EndSwitchType
/*66021*/     /*Scope*/ 94, /*->66116*/
/*66022*/       OPC_CheckInteger, 37|128,1/*165*/, 
/*66025*/       OPC_MoveParent,
/*66026*/       OPC_RecordChild1, // #0 = $Vn
/*66027*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->66057
/*66030*/         OPC_CheckChild1Type, MVT::v8i8,
/*66032*/         OPC_RecordChild2, // #1 = $Vm
/*66033*/         OPC_CheckChild2Type, MVT::v8i8,
/*66035*/         OPC_MoveParent,
/*66036*/         OPC_CheckType, MVT::v8i16,
/*66038*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66040*/         OPC_EmitInteger, MVT::i32, 14, 
/*66043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 165:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*66057*/       /*SwitchType*/ 27,  MVT::v4i16,// ->66086
/*66059*/         OPC_CheckChild1Type, MVT::v4i16,
/*66061*/         OPC_RecordChild2, // #1 = $Vm
/*66062*/         OPC_CheckChild2Type, MVT::v4i16,
/*66064*/         OPC_MoveParent,
/*66065*/         OPC_CheckType, MVT::v4i32,
/*66067*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66069*/         OPC_EmitInteger, MVT::i32, 14, 
/*66072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66075*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 165:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*66086*/       /*SwitchType*/ 27,  MVT::v2i32,// ->66115
/*66088*/         OPC_CheckChild1Type, MVT::v2i32,
/*66090*/         OPC_RecordChild2, // #1 = $Vm
/*66091*/         OPC_CheckChild2Type, MVT::v2i32,
/*66093*/         OPC_MoveParent,
/*66094*/         OPC_CheckType, MVT::v2i64,
/*66096*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66098*/         OPC_EmitInteger, MVT::i32, 14, 
/*66101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66104*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 165:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66115*/       0, // EndSwitchType
/*66116*/     0, /*End of Scope*/
/*66117*/   /*Scope*/ 69, /*->66187*/
/*66118*/     OPC_RecordChild0, // #0 = $Vm
/*66119*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->66142
/*66122*/       OPC_CheckChild0Type, MVT::v8i8,
/*66124*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66126*/       OPC_EmitInteger, MVT::i32, 14, 
/*66129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*66142*/     /*SwitchType*/ 20,  MVT::v4i32,// ->66164
/*66144*/       OPC_CheckChild0Type, MVT::v4i16,
/*66146*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66148*/       OPC_EmitInteger, MVT::i32, 14, 
/*66151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*66164*/     /*SwitchType*/ 20,  MVT::v2i64,// ->66186
/*66166*/       OPC_CheckChild0Type, MVT::v2i32,
/*66168*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66170*/       OPC_EmitInteger, MVT::i32, 14, 
/*66173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*66186*/     0, // EndSwitchType
/*66187*/   0, /*End of Scope*/
/*66188*/ /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->66358
/*66192*/   OPC_RecordChild0, // #0 = $Vn
/*66193*/   OPC_Scope, 68, /*->66263*/ // 3 children in Scope
/*66195*/     OPC_CheckChild0Type, MVT::v4i16,
/*66197*/     OPC_Scope, 40, /*->66239*/ // 2 children in Scope
/*66199*/       OPC_MoveChild, 1,
/*66201*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66204*/       OPC_RecordChild0, // #1 = $Vm
/*66205*/       OPC_CheckChild0Type, MVT::v4i16,
/*66207*/       OPC_RecordChild1, // #2 = $lane
/*66208*/       OPC_MoveChild, 1,
/*66210*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66213*/       OPC_MoveParent,
/*66214*/       OPC_MoveParent,
/*66215*/       OPC_CheckType, MVT::v4i32,
/*66217*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66219*/       OPC_EmitConvertToTarget, 2,
/*66221*/       OPC_EmitInteger, MVT::i32, 14, 
/*66224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66227*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*66239*/     /*Scope*/ 22, /*->66262*/
/*66240*/       OPC_RecordChild1, // #1 = $Vm
/*66241*/       OPC_CheckType, MVT::v4i32,
/*66243*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66245*/       OPC_EmitInteger, MVT::i32, 14, 
/*66248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66251*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*66262*/     0, /*End of Scope*/
/*66263*/   /*Scope*/ 68, /*->66332*/
/*66264*/     OPC_CheckChild0Type, MVT::v2i32,
/*66266*/     OPC_Scope, 40, /*->66308*/ // 2 children in Scope
/*66268*/       OPC_MoveChild, 1,
/*66270*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66273*/       OPC_RecordChild0, // #1 = $Vm
/*66274*/       OPC_CheckChild0Type, MVT::v2i32,
/*66276*/       OPC_RecordChild1, // #2 = $lane
/*66277*/       OPC_MoveChild, 1,
/*66279*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66282*/       OPC_MoveParent,
/*66283*/       OPC_MoveParent,
/*66284*/       OPC_CheckType, MVT::v2i64,
/*66286*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66288*/       OPC_EmitConvertToTarget, 2,
/*66290*/       OPC_EmitInteger, MVT::i32, 14, 
/*66293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*66308*/     /*Scope*/ 22, /*->66331*/
/*66309*/       OPC_RecordChild1, // #1 = $Vm
/*66310*/       OPC_CheckType, MVT::v2i64,
/*66312*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66314*/       OPC_EmitInteger, MVT::i32, 14, 
/*66317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66331*/     0, /*End of Scope*/
/*66332*/   /*Scope*/ 24, /*->66357*/
/*66333*/     OPC_CheckChild0Type, MVT::v8i8,
/*66335*/     OPC_RecordChild1, // #1 = $Vm
/*66336*/     OPC_CheckType, MVT::v8i16,
/*66338*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66340*/     OPC_EmitInteger, MVT::i32, 14, 
/*66343*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66346*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*66357*/   0, /*End of Scope*/
/*66358*/ /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->66528
/*66362*/   OPC_RecordChild0, // #0 = $Vn
/*66363*/   OPC_Scope, 68, /*->66433*/ // 3 children in Scope
/*66365*/     OPC_CheckChild0Type, MVT::v4i16,
/*66367*/     OPC_Scope, 40, /*->66409*/ // 2 children in Scope
/*66369*/       OPC_MoveChild, 1,
/*66371*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66374*/       OPC_RecordChild0, // #1 = $Vm
/*66375*/       OPC_CheckChild0Type, MVT::v4i16,
/*66377*/       OPC_RecordChild1, // #2 = $lane
/*66378*/       OPC_MoveChild, 1,
/*66380*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66383*/       OPC_MoveParent,
/*66384*/       OPC_MoveParent,
/*66385*/       OPC_CheckType, MVT::v4i32,
/*66387*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66389*/       OPC_EmitConvertToTarget, 2,
/*66391*/       OPC_EmitInteger, MVT::i32, 14, 
/*66394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*66409*/     /*Scope*/ 22, /*->66432*/
/*66410*/       OPC_RecordChild1, // #1 = $Vm
/*66411*/       OPC_CheckType, MVT::v4i32,
/*66413*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66415*/       OPC_EmitInteger, MVT::i32, 14, 
/*66418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*66432*/     0, /*End of Scope*/
/*66433*/   /*Scope*/ 68, /*->66502*/
/*66434*/     OPC_CheckChild0Type, MVT::v2i32,
/*66436*/     OPC_Scope, 40, /*->66478*/ // 2 children in Scope
/*66438*/       OPC_MoveChild, 1,
/*66440*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66443*/       OPC_RecordChild0, // #1 = $Vm
/*66444*/       OPC_CheckChild0Type, MVT::v2i32,
/*66446*/       OPC_RecordChild1, // #2 = $lane
/*66447*/       OPC_MoveChild, 1,
/*66449*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66452*/       OPC_MoveParent,
/*66453*/       OPC_MoveParent,
/*66454*/       OPC_CheckType, MVT::v2i64,
/*66456*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66458*/       OPC_EmitConvertToTarget, 2,
/*66460*/       OPC_EmitInteger, MVT::i32, 14, 
/*66463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*66478*/     /*Scope*/ 22, /*->66501*/
/*66479*/       OPC_RecordChild1, // #1 = $Vm
/*66480*/       OPC_CheckType, MVT::v2i64,
/*66482*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66484*/       OPC_EmitInteger, MVT::i32, 14, 
/*66487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66501*/     0, /*End of Scope*/
/*66502*/   /*Scope*/ 24, /*->66527*/
/*66503*/     OPC_CheckChild0Type, MVT::v8i8,
/*66505*/     OPC_RecordChild1, // #1 = $Vm
/*66506*/     OPC_CheckType, MVT::v8i16,
/*66508*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66510*/     OPC_EmitInteger, MVT::i32, 14, 
/*66513*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66516*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*66527*/   0, /*End of Scope*/
/*66528*/ /*SwitchOpcode*/ 54|128,3/*438*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->66970
/*66532*/   OPC_RecordChild0, // #0 = $Vm
/*66533*/   OPC_Scope, 62, /*->66597*/ // 8 children in Scope
/*66535*/     OPC_CheckChild0Type, MVT::v8i8,
/*66537*/     OPC_RecordChild1, // #1 = $lane
/*66538*/     OPC_MoveChild, 1,
/*66540*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66543*/     OPC_Scope, 26, /*->66571*/ // 2 children in Scope
/*66545*/       OPC_CheckPredicate, 111, // Predicate_VectorIndex32
/*66547*/       OPC_MoveParent,
/*66548*/       OPC_CheckType, MVT::v16i8,
/*66550*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66552*/       OPC_EmitConvertToTarget, 1,
/*66554*/       OPC_EmitInteger, MVT::i32, 14, 
/*66557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66560*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*66571*/     /*Scope*/ 24, /*->66596*/
/*66572*/       OPC_MoveParent,
/*66573*/       OPC_CheckType, MVT::v8i8,
/*66575*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66577*/       OPC_EmitConvertToTarget, 1,
/*66579*/       OPC_EmitInteger, MVT::i32, 14, 
/*66582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*66596*/     0, /*End of Scope*/
/*66597*/   /*Scope*/ 62, /*->66660*/
/*66598*/     OPC_CheckChild0Type, MVT::v4i16,
/*66600*/     OPC_RecordChild1, // #1 = $lane
/*66601*/     OPC_MoveChild, 1,
/*66603*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66606*/     OPC_Scope, 26, /*->66634*/ // 2 children in Scope
/*66608*/       OPC_CheckPredicate, 111, // Predicate_VectorIndex32
/*66610*/       OPC_MoveParent,
/*66611*/       OPC_CheckType, MVT::v8i16,
/*66613*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66615*/       OPC_EmitConvertToTarget, 1,
/*66617*/       OPC_EmitInteger, MVT::i32, 14, 
/*66620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66623*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*66634*/     /*Scope*/ 24, /*->66659*/
/*66635*/       OPC_MoveParent,
/*66636*/       OPC_CheckType, MVT::v4i16,
/*66638*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66640*/       OPC_EmitConvertToTarget, 1,
/*66642*/       OPC_EmitInteger, MVT::i32, 14, 
/*66645*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66648*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*66659*/     0, /*End of Scope*/
/*66660*/   /*Scope*/ 62, /*->66723*/
/*66661*/     OPC_CheckChild0Type, MVT::v2i32,
/*66663*/     OPC_RecordChild1, // #1 = $lane
/*66664*/     OPC_MoveChild, 1,
/*66666*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66669*/     OPC_Scope, 26, /*->66697*/ // 2 children in Scope
/*66671*/       OPC_CheckPredicate, 111, // Predicate_VectorIndex32
/*66673*/       OPC_MoveParent,
/*66674*/       OPC_CheckType, MVT::v4i32,
/*66676*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66678*/       OPC_EmitConvertToTarget, 1,
/*66680*/       OPC_EmitInteger, MVT::i32, 14, 
/*66683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*66697*/     /*Scope*/ 24, /*->66722*/
/*66698*/       OPC_MoveParent,
/*66699*/       OPC_CheckType, MVT::v2i32,
/*66701*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66703*/       OPC_EmitConvertToTarget, 1,
/*66705*/       OPC_EmitInteger, MVT::i32, 14, 
/*66708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*66722*/     0, /*End of Scope*/
/*66723*/   /*Scope*/ 47, /*->66771*/
/*66724*/     OPC_CheckChild0Type, MVT::v16i8,
/*66726*/     OPC_RecordChild1, // #1 = $lane
/*66727*/     OPC_MoveChild, 1,
/*66729*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66732*/     OPC_MoveParent,
/*66733*/     OPC_CheckType, MVT::v16i8,
/*66735*/     OPC_EmitConvertToTarget, 1,
/*66737*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*66740*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*66749*/     OPC_EmitConvertToTarget, 1,
/*66751*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*66754*/     OPC_EmitInteger, MVT::i32, 14, 
/*66757*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66760*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*66771*/   /*Scope*/ 47, /*->66819*/
/*66772*/     OPC_CheckChild0Type, MVT::v8i16,
/*66774*/     OPC_RecordChild1, // #1 = $lane
/*66775*/     OPC_MoveChild, 1,
/*66777*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66780*/     OPC_MoveParent,
/*66781*/     OPC_CheckType, MVT::v8i16,
/*66783*/     OPC_EmitConvertToTarget, 1,
/*66785*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*66788*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*66797*/     OPC_EmitConvertToTarget, 1,
/*66799*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*66802*/     OPC_EmitInteger, MVT::i32, 14, 
/*66805*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66808*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*66819*/   /*Scope*/ 47, /*->66867*/
/*66820*/     OPC_CheckChild0Type, MVT::v4i32,
/*66822*/     OPC_RecordChild1, // #1 = $lane
/*66823*/     OPC_MoveChild, 1,
/*66825*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66828*/     OPC_MoveParent,
/*66829*/     OPC_CheckType, MVT::v4i32,
/*66831*/     OPC_EmitConvertToTarget, 1,
/*66833*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*66836*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*66845*/     OPC_EmitConvertToTarget, 1,
/*66847*/     OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*66850*/     OPC_EmitInteger, MVT::i32, 14, 
/*66853*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66856*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66867*/   /*Scope*/ 53, /*->66921*/
/*66868*/     OPC_CheckChild0Type, MVT::v2f32,
/*66870*/     OPC_RecordChild1, // #1 = $lane
/*66871*/     OPC_MoveChild, 1,
/*66873*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66876*/     OPC_MoveParent,
/*66877*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->66899
/*66880*/       OPC_EmitConvertToTarget, 1,
/*66882*/       OPC_EmitInteger, MVT::i32, 14, 
/*66885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*66899*/     /*SwitchType*/ 19,  MVT::v4f32,// ->66920
/*66901*/       OPC_EmitConvertToTarget, 1,
/*66903*/       OPC_EmitInteger, MVT::i32, 14, 
/*66906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*66920*/     0, // EndSwitchType
/*66921*/   /*Scope*/ 47, /*->66969*/
/*66922*/     OPC_CheckChild0Type, MVT::v4f32,
/*66924*/     OPC_RecordChild1, // #1 = $lane
/*66925*/     OPC_MoveChild, 1,
/*66927*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66930*/     OPC_MoveParent,
/*66931*/     OPC_CheckType, MVT::v4f32,
/*66933*/     OPC_EmitConvertToTarget, 1,
/*66935*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*66938*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*66947*/     OPC_EmitConvertToTarget, 1,
/*66949*/     OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*66952*/     OPC_EmitInteger, MVT::i32, 14, 
/*66955*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66958*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66969*/   0, /*End of Scope*/
/*66970*/ /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->67067
/*66973*/   OPC_RecordChild0, // #0 = $src
/*66974*/   OPC_RecordChild1, // #1 = $SIMM
/*66975*/   OPC_MoveChild, 1,
/*66977*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*66980*/   OPC_MoveParent,
/*66981*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->67003
/*66984*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66986*/     OPC_EmitInteger, MVT::i32, 14, 
/*66989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*67003*/   /*SwitchType*/ 19,  MVT::v2i32,// ->67024
/*67005*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67007*/     OPC_EmitInteger, MVT::i32, 14, 
/*67010*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67013*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*67024*/   /*SwitchType*/ 19,  MVT::v8i16,// ->67045
/*67026*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67028*/     OPC_EmitInteger, MVT::i32, 14, 
/*67031*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67034*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*67045*/   /*SwitchType*/ 19,  MVT::v4i32,// ->67066
/*67047*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67049*/     OPC_EmitInteger, MVT::i32, 14, 
/*67052*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67055*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*67066*/   0, // EndSwitchType
/*67067*/ /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->67164
/*67070*/   OPC_RecordChild0, // #0 = $src
/*67071*/   OPC_RecordChild1, // #1 = $SIMM
/*67072*/   OPC_MoveChild, 1,
/*67074*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*67077*/   OPC_MoveParent,
/*67078*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->67100
/*67081*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67083*/     OPC_EmitInteger, MVT::i32, 14, 
/*67086*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67089*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*67100*/   /*SwitchType*/ 19,  MVT::v2i32,// ->67121
/*67102*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67104*/     OPC_EmitInteger, MVT::i32, 14, 
/*67107*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67110*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*67121*/   /*SwitchType*/ 19,  MVT::v8i16,// ->67142
/*67123*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67125*/     OPC_EmitInteger, MVT::i32, 14, 
/*67128*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67131*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*67142*/   /*SwitchType*/ 19,  MVT::v4i32,// ->67163
/*67144*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67146*/     OPC_EmitInteger, MVT::i32, 14, 
/*67149*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67152*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*67163*/   0, // EndSwitchType
/*67164*/ /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->67256
/*67167*/   OPC_RecordChild0, // #0 = $SIMM
/*67168*/   OPC_MoveChild, 0,
/*67170*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*67173*/   OPC_MoveParent,
/*67174*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->67195
/*67177*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67179*/     OPC_EmitInteger, MVT::i32, 14, 
/*67182*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67185*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*67195*/   /*SwitchType*/ 18,  MVT::v8i16,// ->67215
/*67197*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67199*/     OPC_EmitInteger, MVT::i32, 14, 
/*67202*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67205*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*67215*/   /*SwitchType*/ 18,  MVT::v2i32,// ->67235
/*67217*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67219*/     OPC_EmitInteger, MVT::i32, 14, 
/*67222*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67225*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*67235*/   /*SwitchType*/ 18,  MVT::v4i32,// ->67255
/*67237*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67239*/     OPC_EmitInteger, MVT::i32, 14, 
/*67242*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67245*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*67255*/   0, // EndSwitchType
/*67256*/ /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->67454
/*67260*/   OPC_RecordChild0, // #0 = $Vm
/*67261*/   OPC_RecordChild1, // #1 = $SIMM
/*67262*/   OPC_MoveChild, 1,
/*67264*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67267*/   OPC_MoveParent,
/*67268*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->67292
/*67271*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67273*/     OPC_EmitConvertToTarget, 1,
/*67275*/     OPC_EmitInteger, MVT::i32, 14, 
/*67278*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67281*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*67292*/   /*SwitchType*/ 21,  MVT::v4i16,// ->67315
/*67294*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67296*/     OPC_EmitConvertToTarget, 1,
/*67298*/     OPC_EmitInteger, MVT::i32, 14, 
/*67301*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67304*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*67315*/   /*SwitchType*/ 21,  MVT::v2i32,// ->67338
/*67317*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67319*/     OPC_EmitConvertToTarget, 1,
/*67321*/     OPC_EmitInteger, MVT::i32, 14, 
/*67324*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67327*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*67338*/   /*SwitchType*/ 21,  MVT::v1i64,// ->67361
/*67340*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67342*/     OPC_EmitConvertToTarget, 1,
/*67344*/     OPC_EmitInteger, MVT::i32, 14, 
/*67347*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67350*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*67361*/   /*SwitchType*/ 21,  MVT::v16i8,// ->67384
/*67363*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67365*/     OPC_EmitConvertToTarget, 1,
/*67367*/     OPC_EmitInteger, MVT::i32, 14, 
/*67370*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67373*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*67384*/   /*SwitchType*/ 21,  MVT::v8i16,// ->67407
/*67386*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67388*/     OPC_EmitConvertToTarget, 1,
/*67390*/     OPC_EmitInteger, MVT::i32, 14, 
/*67393*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67396*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*67407*/   /*SwitchType*/ 21,  MVT::v4i32,// ->67430
/*67409*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67411*/     OPC_EmitConvertToTarget, 1,
/*67413*/     OPC_EmitInteger, MVT::i32, 14, 
/*67416*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67419*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*67430*/   /*SwitchType*/ 21,  MVT::v2i64,// ->67453
/*67432*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67434*/     OPC_EmitConvertToTarget, 1,
/*67436*/     OPC_EmitInteger, MVT::i32, 14, 
/*67439*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67442*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*67453*/   0, // EndSwitchType
/*67454*/ /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->67652
/*67458*/   OPC_RecordChild0, // #0 = $Vm
/*67459*/   OPC_RecordChild1, // #1 = $SIMM
/*67460*/   OPC_MoveChild, 1,
/*67462*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67465*/   OPC_MoveParent,
/*67466*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->67490
/*67469*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67471*/     OPC_EmitConvertToTarget, 1,
/*67473*/     OPC_EmitInteger, MVT::i32, 14, 
/*67476*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67479*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*67490*/   /*SwitchType*/ 21,  MVT::v4i16,// ->67513
/*67492*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67494*/     OPC_EmitConvertToTarget, 1,
/*67496*/     OPC_EmitInteger, MVT::i32, 14, 
/*67499*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67502*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*67513*/   /*SwitchType*/ 21,  MVT::v2i32,// ->67536
/*67515*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67517*/     OPC_EmitConvertToTarget, 1,
/*67519*/     OPC_EmitInteger, MVT::i32, 14, 
/*67522*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67525*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*67536*/   /*SwitchType*/ 21,  MVT::v1i64,// ->67559
/*67538*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67540*/     OPC_EmitConvertToTarget, 1,
/*67542*/     OPC_EmitInteger, MVT::i32, 14, 
/*67545*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67548*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*67559*/   /*SwitchType*/ 21,  MVT::v16i8,// ->67582
/*67561*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67563*/     OPC_EmitConvertToTarget, 1,
/*67565*/     OPC_EmitInteger, MVT::i32, 14, 
/*67568*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67571*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*67582*/   /*SwitchType*/ 21,  MVT::v8i16,// ->67605
/*67584*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67586*/     OPC_EmitConvertToTarget, 1,
/*67588*/     OPC_EmitInteger, MVT::i32, 14, 
/*67591*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67594*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*67605*/   /*SwitchType*/ 21,  MVT::v4i32,// ->67628
/*67607*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67609*/     OPC_EmitConvertToTarget, 1,
/*67611*/     OPC_EmitInteger, MVT::i32, 14, 
/*67614*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67617*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*67628*/   /*SwitchType*/ 21,  MVT::v2i64,// ->67651
/*67630*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67632*/     OPC_EmitConvertToTarget, 1,
/*67634*/     OPC_EmitInteger, MVT::i32, 14, 
/*67637*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67640*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*67651*/   0, // EndSwitchType
/*67652*/ /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->67850
/*67656*/   OPC_RecordChild0, // #0 = $Vm
/*67657*/   OPC_RecordChild1, // #1 = $SIMM
/*67658*/   OPC_MoveChild, 1,
/*67660*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67663*/   OPC_MoveParent,
/*67664*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->67688
/*67667*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67669*/     OPC_EmitConvertToTarget, 1,
/*67671*/     OPC_EmitInteger, MVT::i32, 14, 
/*67674*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67677*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*67688*/   /*SwitchType*/ 21,  MVT::v4i16,// ->67711
/*67690*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67692*/     OPC_EmitConvertToTarget, 1,
/*67694*/     OPC_EmitInteger, MVT::i32, 14, 
/*67697*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*67711*/   /*SwitchType*/ 21,  MVT::v2i32,// ->67734
/*67713*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67715*/     OPC_EmitConvertToTarget, 1,
/*67717*/     OPC_EmitInteger, MVT::i32, 14, 
/*67720*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67723*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*67734*/   /*SwitchType*/ 21,  MVT::v1i64,// ->67757
/*67736*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67738*/     OPC_EmitConvertToTarget, 1,
/*67740*/     OPC_EmitInteger, MVT::i32, 14, 
/*67743*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67746*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*67757*/   /*SwitchType*/ 21,  MVT::v16i8,// ->67780
/*67759*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67761*/     OPC_EmitConvertToTarget, 1,
/*67763*/     OPC_EmitInteger, MVT::i32, 14, 
/*67766*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67769*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*67780*/   /*SwitchType*/ 21,  MVT::v8i16,// ->67803
/*67782*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67784*/     OPC_EmitConvertToTarget, 1,
/*67786*/     OPC_EmitInteger, MVT::i32, 14, 
/*67789*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*67803*/   /*SwitchType*/ 21,  MVT::v4i32,// ->67826
/*67805*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67807*/     OPC_EmitConvertToTarget, 1,
/*67809*/     OPC_EmitInteger, MVT::i32, 14, 
/*67812*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67815*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*67826*/   /*SwitchType*/ 21,  MVT::v2i64,// ->67849
/*67828*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67830*/     OPC_EmitConvertToTarget, 1,
/*67832*/     OPC_EmitInteger, MVT::i32, 14, 
/*67835*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67838*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*67849*/   0, // EndSwitchType
/*67850*/ /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->67955
/*67853*/   OPC_RecordChild0, // #0 = $Vm
/*67854*/   OPC_Scope, 32, /*->67888*/ // 3 children in Scope
/*67856*/     OPC_CheckChild0Type, MVT::v8i8,
/*67858*/     OPC_RecordChild1, // #1 = $SIMM
/*67859*/     OPC_MoveChild, 1,
/*67861*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67864*/     OPC_MoveParent,
/*67865*/     OPC_CheckType, MVT::v8i16,
/*67867*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67869*/     OPC_EmitConvertToTarget, 1,
/*67871*/     OPC_EmitInteger, MVT::i32, 14, 
/*67874*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67877*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*67888*/   /*Scope*/ 32, /*->67921*/
/*67889*/     OPC_CheckChild0Type, MVT::v4i16,
/*67891*/     OPC_RecordChild1, // #1 = $SIMM
/*67892*/     OPC_MoveChild, 1,
/*67894*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67897*/     OPC_MoveParent,
/*67898*/     OPC_CheckType, MVT::v4i32,
/*67900*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67902*/     OPC_EmitConvertToTarget, 1,
/*67904*/     OPC_EmitInteger, MVT::i32, 14, 
/*67907*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67910*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*67921*/   /*Scope*/ 32, /*->67954*/
/*67922*/     OPC_CheckChild0Type, MVT::v2i32,
/*67924*/     OPC_RecordChild1, // #1 = $SIMM
/*67925*/     OPC_MoveChild, 1,
/*67927*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67930*/     OPC_MoveParent,
/*67931*/     OPC_CheckType, MVT::v2i64,
/*67933*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67935*/     OPC_EmitConvertToTarget, 1,
/*67937*/     OPC_EmitInteger, MVT::i32, 14, 
/*67940*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67943*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*67954*/   0, /*End of Scope*/
/*67955*/ /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->68060
/*67958*/   OPC_RecordChild0, // #0 = $Vm
/*67959*/   OPC_Scope, 32, /*->67993*/ // 3 children in Scope
/*67961*/     OPC_CheckChild0Type, MVT::v8i8,
/*67963*/     OPC_RecordChild1, // #1 = $SIMM
/*67964*/     OPC_MoveChild, 1,
/*67966*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67969*/     OPC_MoveParent,
/*67970*/     OPC_CheckType, MVT::v8i16,
/*67972*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67974*/     OPC_EmitConvertToTarget, 1,
/*67976*/     OPC_EmitInteger, MVT::i32, 14, 
/*67979*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67982*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*67993*/   /*Scope*/ 32, /*->68026*/
/*67994*/     OPC_CheckChild0Type, MVT::v4i16,
/*67996*/     OPC_RecordChild1, // #1 = $SIMM
/*67997*/     OPC_MoveChild, 1,
/*67999*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68002*/     OPC_MoveParent,
/*68003*/     OPC_CheckType, MVT::v4i32,
/*68005*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68007*/     OPC_EmitConvertToTarget, 1,
/*68009*/     OPC_EmitInteger, MVT::i32, 14, 
/*68012*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68015*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*68026*/   /*Scope*/ 32, /*->68059*/
/*68027*/     OPC_CheckChild0Type, MVT::v2i32,
/*68029*/     OPC_RecordChild1, // #1 = $SIMM
/*68030*/     OPC_MoveChild, 1,
/*68032*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68035*/     OPC_MoveParent,
/*68036*/     OPC_CheckType, MVT::v2i64,
/*68038*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68040*/     OPC_EmitConvertToTarget, 1,
/*68042*/     OPC_EmitInteger, MVT::i32, 14, 
/*68045*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68048*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*68059*/   0, /*End of Scope*/
/*68060*/ /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->68165
/*68063*/   OPC_RecordChild0, // #0 = $Vm
/*68064*/   OPC_Scope, 32, /*->68098*/ // 3 children in Scope
/*68066*/     OPC_CheckChild0Type, MVT::v8i8,
/*68068*/     OPC_RecordChild1, // #1 = $SIMM
/*68069*/     OPC_MoveChild, 1,
/*68071*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68074*/     OPC_MoveParent,
/*68075*/     OPC_CheckType, MVT::v8i16,
/*68077*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68079*/     OPC_EmitConvertToTarget, 1,
/*68081*/     OPC_EmitInteger, MVT::i32, 14, 
/*68084*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68087*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*68098*/   /*Scope*/ 32, /*->68131*/
/*68099*/     OPC_CheckChild0Type, MVT::v4i16,
/*68101*/     OPC_RecordChild1, // #1 = $SIMM
/*68102*/     OPC_MoveChild, 1,
/*68104*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68107*/     OPC_MoveParent,
/*68108*/     OPC_CheckType, MVT::v4i32,
/*68110*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68112*/     OPC_EmitConvertToTarget, 1,
/*68114*/     OPC_EmitInteger, MVT::i32, 14, 
/*68117*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68120*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*68131*/   /*Scope*/ 32, /*->68164*/
/*68132*/     OPC_CheckChild0Type, MVT::v2i32,
/*68134*/     OPC_RecordChild1, // #1 = $SIMM
/*68135*/     OPC_MoveChild, 1,
/*68137*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68140*/     OPC_MoveParent,
/*68141*/     OPC_CheckType, MVT::v2i64,
/*68143*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68145*/     OPC_EmitConvertToTarget, 1,
/*68147*/     OPC_EmitInteger, MVT::i32, 14, 
/*68150*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68153*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*68164*/   0, /*End of Scope*/
/*68165*/ /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->68270
/*68168*/   OPC_RecordChild0, // #0 = $Vm
/*68169*/   OPC_Scope, 32, /*->68203*/ // 3 children in Scope
/*68171*/     OPC_CheckChild0Type, MVT::v8i16,
/*68173*/     OPC_RecordChild1, // #1 = $SIMM
/*68174*/     OPC_MoveChild, 1,
/*68176*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68179*/     OPC_MoveParent,
/*68180*/     OPC_CheckType, MVT::v8i8,
/*68182*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68184*/     OPC_EmitConvertToTarget, 1,
/*68186*/     OPC_EmitInteger, MVT::i32, 14, 
/*68189*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68192*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68203*/   /*Scope*/ 32, /*->68236*/
/*68204*/     OPC_CheckChild0Type, MVT::v4i32,
/*68206*/     OPC_RecordChild1, // #1 = $SIMM
/*68207*/     OPC_MoveChild, 1,
/*68209*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68212*/     OPC_MoveParent,
/*68213*/     OPC_CheckType, MVT::v4i16,
/*68215*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68217*/     OPC_EmitConvertToTarget, 1,
/*68219*/     OPC_EmitInteger, MVT::i32, 14, 
/*68222*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68225*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68236*/   /*Scope*/ 32, /*->68269*/
/*68237*/     OPC_CheckChild0Type, MVT::v2i64,
/*68239*/     OPC_RecordChild1, // #1 = $SIMM
/*68240*/     OPC_MoveChild, 1,
/*68242*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68245*/     OPC_MoveParent,
/*68246*/     OPC_CheckType, MVT::v2i32,
/*68248*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68250*/     OPC_EmitConvertToTarget, 1,
/*68252*/     OPC_EmitInteger, MVT::i32, 14, 
/*68255*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68258*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68269*/   0, /*End of Scope*/
/*68270*/ /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->68468
/*68274*/   OPC_RecordChild0, // #0 = $Vm
/*68275*/   OPC_RecordChild1, // #1 = $SIMM
/*68276*/   OPC_MoveChild, 1,
/*68278*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68281*/   OPC_MoveParent,
/*68282*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->68306
/*68285*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68287*/     OPC_EmitConvertToTarget, 1,
/*68289*/     OPC_EmitInteger, MVT::i32, 14, 
/*68292*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68295*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*68306*/   /*SwitchType*/ 21,  MVT::v4i16,// ->68329
/*68308*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68310*/     OPC_EmitConvertToTarget, 1,
/*68312*/     OPC_EmitInteger, MVT::i32, 14, 
/*68315*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68318*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*68329*/   /*SwitchType*/ 21,  MVT::v2i32,// ->68352
/*68331*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68333*/     OPC_EmitConvertToTarget, 1,
/*68335*/     OPC_EmitInteger, MVT::i32, 14, 
/*68338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68341*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*68352*/   /*SwitchType*/ 21,  MVT::v1i64,// ->68375
/*68354*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68356*/     OPC_EmitConvertToTarget, 1,
/*68358*/     OPC_EmitInteger, MVT::i32, 14, 
/*68361*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68364*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*68375*/   /*SwitchType*/ 21,  MVT::v16i8,// ->68398
/*68377*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68379*/     OPC_EmitConvertToTarget, 1,
/*68381*/     OPC_EmitInteger, MVT::i32, 14, 
/*68384*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68387*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*68398*/   /*SwitchType*/ 21,  MVT::v8i16,// ->68421
/*68400*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68402*/     OPC_EmitConvertToTarget, 1,
/*68404*/     OPC_EmitInteger, MVT::i32, 14, 
/*68407*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68410*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68421*/   /*SwitchType*/ 21,  MVT::v4i32,// ->68444
/*68423*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68425*/     OPC_EmitConvertToTarget, 1,
/*68427*/     OPC_EmitInteger, MVT::i32, 14, 
/*68430*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68433*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68444*/   /*SwitchType*/ 21,  MVT::v2i64,// ->68467
/*68446*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68448*/     OPC_EmitConvertToTarget, 1,
/*68450*/     OPC_EmitInteger, MVT::i32, 14, 
/*68453*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68456*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68467*/   0, // EndSwitchType
/*68468*/ /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->68666
/*68472*/   OPC_RecordChild0, // #0 = $Vm
/*68473*/   OPC_RecordChild1, // #1 = $SIMM
/*68474*/   OPC_MoveChild, 1,
/*68476*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68479*/   OPC_MoveParent,
/*68480*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->68504
/*68483*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68485*/     OPC_EmitConvertToTarget, 1,
/*68487*/     OPC_EmitInteger, MVT::i32, 14, 
/*68490*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68493*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*68504*/   /*SwitchType*/ 21,  MVT::v4i16,// ->68527
/*68506*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68508*/     OPC_EmitConvertToTarget, 1,
/*68510*/     OPC_EmitInteger, MVT::i32, 14, 
/*68513*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68516*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*68527*/   /*SwitchType*/ 21,  MVT::v2i32,// ->68550
/*68529*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68531*/     OPC_EmitConvertToTarget, 1,
/*68533*/     OPC_EmitInteger, MVT::i32, 14, 
/*68536*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68539*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*68550*/   /*SwitchType*/ 21,  MVT::v1i64,// ->68573
/*68552*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68554*/     OPC_EmitConvertToTarget, 1,
/*68556*/     OPC_EmitInteger, MVT::i32, 14, 
/*68559*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68562*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*68573*/   /*SwitchType*/ 21,  MVT::v16i8,// ->68596
/*68575*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68577*/     OPC_EmitConvertToTarget, 1,
/*68579*/     OPC_EmitInteger, MVT::i32, 14, 
/*68582*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68585*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*68596*/   /*SwitchType*/ 21,  MVT::v8i16,// ->68619
/*68598*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68600*/     OPC_EmitConvertToTarget, 1,
/*68602*/     OPC_EmitInteger, MVT::i32, 14, 
/*68605*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68608*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68619*/   /*SwitchType*/ 21,  MVT::v4i32,// ->68642
/*68621*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68623*/     OPC_EmitConvertToTarget, 1,
/*68625*/     OPC_EmitInteger, MVT::i32, 14, 
/*68628*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68631*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68642*/   /*SwitchType*/ 21,  MVT::v2i64,// ->68665
/*68644*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68646*/     OPC_EmitConvertToTarget, 1,
/*68648*/     OPC_EmitInteger, MVT::i32, 14, 
/*68651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68654*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68665*/   0, // EndSwitchType
/*68666*/ /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->68771
/*68669*/   OPC_RecordChild0, // #0 = $Vm
/*68670*/   OPC_Scope, 32, /*->68704*/ // 3 children in Scope
/*68672*/     OPC_CheckChild0Type, MVT::v8i16,
/*68674*/     OPC_RecordChild1, // #1 = $SIMM
/*68675*/     OPC_MoveChild, 1,
/*68677*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68680*/     OPC_MoveParent,
/*68681*/     OPC_CheckType, MVT::v8i8,
/*68683*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68685*/     OPC_EmitConvertToTarget, 1,
/*68687*/     OPC_EmitInteger, MVT::i32, 14, 
/*68690*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68693*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68704*/   /*Scope*/ 32, /*->68737*/
/*68705*/     OPC_CheckChild0Type, MVT::v4i32,
/*68707*/     OPC_RecordChild1, // #1 = $SIMM
/*68708*/     OPC_MoveChild, 1,
/*68710*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68713*/     OPC_MoveParent,
/*68714*/     OPC_CheckType, MVT::v4i16,
/*68716*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68718*/     OPC_EmitConvertToTarget, 1,
/*68720*/     OPC_EmitInteger, MVT::i32, 14, 
/*68723*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68726*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68737*/   /*Scope*/ 32, /*->68770*/
/*68738*/     OPC_CheckChild0Type, MVT::v2i64,
/*68740*/     OPC_RecordChild1, // #1 = $SIMM
/*68741*/     OPC_MoveChild, 1,
/*68743*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68746*/     OPC_MoveParent,
/*68747*/     OPC_CheckType, MVT::v2i32,
/*68749*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68751*/     OPC_EmitConvertToTarget, 1,
/*68753*/     OPC_EmitInteger, MVT::i32, 14, 
/*68756*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68759*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68770*/   0, /*End of Scope*/
/*68771*/ /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->68969
/*68775*/   OPC_RecordChild0, // #0 = $Vm
/*68776*/   OPC_RecordChild1, // #1 = $SIMM
/*68777*/   OPC_MoveChild, 1,
/*68779*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68782*/   OPC_MoveParent,
/*68783*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->68807
/*68786*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68788*/     OPC_EmitConvertToTarget, 1,
/*68790*/     OPC_EmitInteger, MVT::i32, 14, 
/*68793*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68796*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*68807*/   /*SwitchType*/ 21,  MVT::v4i16,// ->68830
/*68809*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68811*/     OPC_EmitConvertToTarget, 1,
/*68813*/     OPC_EmitInteger, MVT::i32, 14, 
/*68816*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68819*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*68830*/   /*SwitchType*/ 21,  MVT::v2i32,// ->68853
/*68832*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68834*/     OPC_EmitConvertToTarget, 1,
/*68836*/     OPC_EmitInteger, MVT::i32, 14, 
/*68839*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68842*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*68853*/   /*SwitchType*/ 21,  MVT::v1i64,// ->68876
/*68855*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68857*/     OPC_EmitConvertToTarget, 1,
/*68859*/     OPC_EmitInteger, MVT::i32, 14, 
/*68862*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68865*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*68876*/   /*SwitchType*/ 21,  MVT::v16i8,// ->68899
/*68878*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68880*/     OPC_EmitConvertToTarget, 1,
/*68882*/     OPC_EmitInteger, MVT::i32, 14, 
/*68885*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68888*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*68899*/   /*SwitchType*/ 21,  MVT::v8i16,// ->68922
/*68901*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68903*/     OPC_EmitConvertToTarget, 1,
/*68905*/     OPC_EmitInteger, MVT::i32, 14, 
/*68908*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68911*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68922*/   /*SwitchType*/ 21,  MVT::v4i32,// ->68945
/*68924*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68926*/     OPC_EmitConvertToTarget, 1,
/*68928*/     OPC_EmitInteger, MVT::i32, 14, 
/*68931*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68934*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68945*/   /*SwitchType*/ 21,  MVT::v2i64,// ->68968
/*68947*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68949*/     OPC_EmitConvertToTarget, 1,
/*68951*/     OPC_EmitInteger, MVT::i32, 14, 
/*68954*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68957*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68968*/   0, // EndSwitchType
/*68969*/ /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->69167
/*68973*/   OPC_RecordChild0, // #0 = $Vm
/*68974*/   OPC_RecordChild1, // #1 = $SIMM
/*68975*/   OPC_MoveChild, 1,
/*68977*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68980*/   OPC_MoveParent,
/*68981*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->69005
/*68984*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68986*/     OPC_EmitConvertToTarget, 1,
/*68988*/     OPC_EmitInteger, MVT::i32, 14, 
/*68991*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68994*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*69005*/   /*SwitchType*/ 21,  MVT::v4i16,// ->69028
/*69007*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69009*/     OPC_EmitConvertToTarget, 1,
/*69011*/     OPC_EmitInteger, MVT::i32, 14, 
/*69014*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69017*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*69028*/   /*SwitchType*/ 21,  MVT::v2i32,// ->69051
/*69030*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69032*/     OPC_EmitConvertToTarget, 1,
/*69034*/     OPC_EmitInteger, MVT::i32, 14, 
/*69037*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69040*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*69051*/   /*SwitchType*/ 21,  MVT::v1i64,// ->69074
/*69053*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69055*/     OPC_EmitConvertToTarget, 1,
/*69057*/     OPC_EmitInteger, MVT::i32, 14, 
/*69060*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69063*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*69074*/   /*SwitchType*/ 21,  MVT::v16i8,// ->69097
/*69076*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69078*/     OPC_EmitConvertToTarget, 1,
/*69080*/     OPC_EmitInteger, MVT::i32, 14, 
/*69083*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69086*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*69097*/   /*SwitchType*/ 21,  MVT::v8i16,// ->69120
/*69099*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69101*/     OPC_EmitConvertToTarget, 1,
/*69103*/     OPC_EmitInteger, MVT::i32, 14, 
/*69106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69120*/   /*SwitchType*/ 21,  MVT::v4i32,// ->69143
/*69122*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69124*/     OPC_EmitConvertToTarget, 1,
/*69126*/     OPC_EmitInteger, MVT::i32, 14, 
/*69129*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69132*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69143*/   /*SwitchType*/ 21,  MVT::v2i64,// ->69166
/*69145*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69147*/     OPC_EmitConvertToTarget, 1,
/*69149*/     OPC_EmitInteger, MVT::i32, 14, 
/*69152*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69155*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69166*/   0, // EndSwitchType
/*69167*/ /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->69365
/*69171*/   OPC_RecordChild0, // #0 = $Vm
/*69172*/   OPC_RecordChild1, // #1 = $SIMM
/*69173*/   OPC_MoveChild, 1,
/*69175*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69178*/   OPC_MoveParent,
/*69179*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->69203
/*69182*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69184*/     OPC_EmitConvertToTarget, 1,
/*69186*/     OPC_EmitInteger, MVT::i32, 14, 
/*69189*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69192*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*69203*/   /*SwitchType*/ 21,  MVT::v4i16,// ->69226
/*69205*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69207*/     OPC_EmitConvertToTarget, 1,
/*69209*/     OPC_EmitInteger, MVT::i32, 14, 
/*69212*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69215*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*69226*/   /*SwitchType*/ 21,  MVT::v2i32,// ->69249
/*69228*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69230*/     OPC_EmitConvertToTarget, 1,
/*69232*/     OPC_EmitInteger, MVT::i32, 14, 
/*69235*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69238*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*69249*/   /*SwitchType*/ 21,  MVT::v1i64,// ->69272
/*69251*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69253*/     OPC_EmitConvertToTarget, 1,
/*69255*/     OPC_EmitInteger, MVT::i32, 14, 
/*69258*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69261*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*69272*/   /*SwitchType*/ 21,  MVT::v16i8,// ->69295
/*69274*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69276*/     OPC_EmitConvertToTarget, 1,
/*69278*/     OPC_EmitInteger, MVT::i32, 14, 
/*69281*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69284*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*69295*/   /*SwitchType*/ 21,  MVT::v8i16,// ->69318
/*69297*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69299*/     OPC_EmitConvertToTarget, 1,
/*69301*/     OPC_EmitInteger, MVT::i32, 14, 
/*69304*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69307*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69318*/   /*SwitchType*/ 21,  MVT::v4i32,// ->69341
/*69320*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69322*/     OPC_EmitConvertToTarget, 1,
/*69324*/     OPC_EmitInteger, MVT::i32, 14, 
/*69327*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69330*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69341*/   /*SwitchType*/ 21,  MVT::v2i64,// ->69364
/*69343*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69345*/     OPC_EmitConvertToTarget, 1,
/*69347*/     OPC_EmitInteger, MVT::i32, 14, 
/*69350*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69353*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69364*/   0, // EndSwitchType
/*69365*/ /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->69470
/*69368*/   OPC_RecordChild0, // #0 = $Vm
/*69369*/   OPC_Scope, 32, /*->69403*/ // 3 children in Scope
/*69371*/     OPC_CheckChild0Type, MVT::v8i16,
/*69373*/     OPC_RecordChild1, // #1 = $SIMM
/*69374*/     OPC_MoveChild, 1,
/*69376*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69379*/     OPC_MoveParent,
/*69380*/     OPC_CheckType, MVT::v8i8,
/*69382*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69384*/     OPC_EmitConvertToTarget, 1,
/*69386*/     OPC_EmitInteger, MVT::i32, 14, 
/*69389*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69392*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69403*/   /*Scope*/ 32, /*->69436*/
/*69404*/     OPC_CheckChild0Type, MVT::v4i32,
/*69406*/     OPC_RecordChild1, // #1 = $SIMM
/*69407*/     OPC_MoveChild, 1,
/*69409*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69412*/     OPC_MoveParent,
/*69413*/     OPC_CheckType, MVT::v4i16,
/*69415*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69417*/     OPC_EmitConvertToTarget, 1,
/*69419*/     OPC_EmitInteger, MVT::i32, 14, 
/*69422*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69425*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69436*/   /*Scope*/ 32, /*->69469*/
/*69437*/     OPC_CheckChild0Type, MVT::v2i64,
/*69439*/     OPC_RecordChild1, // #1 = $SIMM
/*69440*/     OPC_MoveChild, 1,
/*69442*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69445*/     OPC_MoveParent,
/*69446*/     OPC_CheckType, MVT::v2i32,
/*69448*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69450*/     OPC_EmitConvertToTarget, 1,
/*69452*/     OPC_EmitInteger, MVT::i32, 14, 
/*69455*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69458*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69469*/   0, /*End of Scope*/
/*69470*/ /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->69575
/*69473*/   OPC_RecordChild0, // #0 = $Vm
/*69474*/   OPC_Scope, 32, /*->69508*/ // 3 children in Scope
/*69476*/     OPC_CheckChild0Type, MVT::v8i16,
/*69478*/     OPC_RecordChild1, // #1 = $SIMM
/*69479*/     OPC_MoveChild, 1,
/*69481*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69484*/     OPC_MoveParent,
/*69485*/     OPC_CheckType, MVT::v8i8,
/*69487*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69489*/     OPC_EmitConvertToTarget, 1,
/*69491*/     OPC_EmitInteger, MVT::i32, 14, 
/*69494*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69497*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69508*/   /*Scope*/ 32, /*->69541*/
/*69509*/     OPC_CheckChild0Type, MVT::v4i32,
/*69511*/     OPC_RecordChild1, // #1 = $SIMM
/*69512*/     OPC_MoveChild, 1,
/*69514*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69517*/     OPC_MoveParent,
/*69518*/     OPC_CheckType, MVT::v4i16,
/*69520*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69522*/     OPC_EmitConvertToTarget, 1,
/*69524*/     OPC_EmitInteger, MVT::i32, 14, 
/*69527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69541*/   /*Scope*/ 32, /*->69574*/
/*69542*/     OPC_CheckChild0Type, MVT::v2i64,
/*69544*/     OPC_RecordChild1, // #1 = $SIMM
/*69545*/     OPC_MoveChild, 1,
/*69547*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69550*/     OPC_MoveParent,
/*69551*/     OPC_CheckType, MVT::v2i32,
/*69553*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69555*/     OPC_EmitConvertToTarget, 1,
/*69557*/     OPC_EmitInteger, MVT::i32, 14, 
/*69560*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69563*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69574*/   0, /*End of Scope*/
/*69575*/ /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->69680
/*69578*/   OPC_RecordChild0, // #0 = $Vm
/*69579*/   OPC_Scope, 32, /*->69613*/ // 3 children in Scope
/*69581*/     OPC_CheckChild0Type, MVT::v8i16,
/*69583*/     OPC_RecordChild1, // #1 = $SIMM
/*69584*/     OPC_MoveChild, 1,
/*69586*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69589*/     OPC_MoveParent,
/*69590*/     OPC_CheckType, MVT::v8i8,
/*69592*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69594*/     OPC_EmitConvertToTarget, 1,
/*69596*/     OPC_EmitInteger, MVT::i32, 14, 
/*69599*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69602*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69613*/   /*Scope*/ 32, /*->69646*/
/*69614*/     OPC_CheckChild0Type, MVT::v4i32,
/*69616*/     OPC_RecordChild1, // #1 = $SIMM
/*69617*/     OPC_MoveChild, 1,
/*69619*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69622*/     OPC_MoveParent,
/*69623*/     OPC_CheckType, MVT::v4i16,
/*69625*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69627*/     OPC_EmitConvertToTarget, 1,
/*69629*/     OPC_EmitInteger, MVT::i32, 14, 
/*69632*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69635*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69646*/   /*Scope*/ 32, /*->69679*/
/*69647*/     OPC_CheckChild0Type, MVT::v2i64,
/*69649*/     OPC_RecordChild1, // #1 = $SIMM
/*69650*/     OPC_MoveChild, 1,
/*69652*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69655*/     OPC_MoveParent,
/*69656*/     OPC_CheckType, MVT::v2i32,
/*69658*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69660*/     OPC_EmitConvertToTarget, 1,
/*69662*/     OPC_EmitInteger, MVT::i32, 14, 
/*69665*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69668*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69679*/   0, /*End of Scope*/
/*69680*/ /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->69785
/*69683*/   OPC_RecordChild0, // #0 = $Vm
/*69684*/   OPC_Scope, 32, /*->69718*/ // 3 children in Scope
/*69686*/     OPC_CheckChild0Type, MVT::v8i16,
/*69688*/     OPC_RecordChild1, // #1 = $SIMM
/*69689*/     OPC_MoveChild, 1,
/*69691*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69694*/     OPC_MoveParent,
/*69695*/     OPC_CheckType, MVT::v8i8,
/*69697*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69699*/     OPC_EmitConvertToTarget, 1,
/*69701*/     OPC_EmitInteger, MVT::i32, 14, 
/*69704*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69707*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69718*/   /*Scope*/ 32, /*->69751*/
/*69719*/     OPC_CheckChild0Type, MVT::v4i32,
/*69721*/     OPC_RecordChild1, // #1 = $SIMM
/*69722*/     OPC_MoveChild, 1,
/*69724*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69727*/     OPC_MoveParent,
/*69728*/     OPC_CheckType, MVT::v4i16,
/*69730*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69732*/     OPC_EmitConvertToTarget, 1,
/*69734*/     OPC_EmitInteger, MVT::i32, 14, 
/*69737*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69740*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69751*/   /*Scope*/ 32, /*->69784*/
/*69752*/     OPC_CheckChild0Type, MVT::v2i64,
/*69754*/     OPC_RecordChild1, // #1 = $SIMM
/*69755*/     OPC_MoveChild, 1,
/*69757*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69760*/     OPC_MoveParent,
/*69761*/     OPC_CheckType, MVT::v2i32,
/*69763*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69765*/     OPC_EmitConvertToTarget, 1,
/*69767*/     OPC_EmitInteger, MVT::i32, 14, 
/*69770*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69773*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69784*/   0, /*End of Scope*/
/*69785*/ /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->69890
/*69788*/   OPC_RecordChild0, // #0 = $Vm
/*69789*/   OPC_Scope, 32, /*->69823*/ // 3 children in Scope
/*69791*/     OPC_CheckChild0Type, MVT::v8i16,
/*69793*/     OPC_RecordChild1, // #1 = $SIMM
/*69794*/     OPC_MoveChild, 1,
/*69796*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69799*/     OPC_MoveParent,
/*69800*/     OPC_CheckType, MVT::v8i8,
/*69802*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69804*/     OPC_EmitConvertToTarget, 1,
/*69806*/     OPC_EmitInteger, MVT::i32, 14, 
/*69809*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69812*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69823*/   /*Scope*/ 32, /*->69856*/
/*69824*/     OPC_CheckChild0Type, MVT::v4i32,
/*69826*/     OPC_RecordChild1, // #1 = $SIMM
/*69827*/     OPC_MoveChild, 1,
/*69829*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69832*/     OPC_MoveParent,
/*69833*/     OPC_CheckType, MVT::v4i16,
/*69835*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69837*/     OPC_EmitConvertToTarget, 1,
/*69839*/     OPC_EmitInteger, MVT::i32, 14, 
/*69842*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69845*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69856*/   /*Scope*/ 32, /*->69889*/
/*69857*/     OPC_CheckChild0Type, MVT::v2i64,
/*69859*/     OPC_RecordChild1, // #1 = $SIMM
/*69860*/     OPC_MoveChild, 1,
/*69862*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69865*/     OPC_MoveParent,
/*69866*/     OPC_CheckType, MVT::v2i32,
/*69868*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69870*/     OPC_EmitConvertToTarget, 1,
/*69872*/     OPC_EmitInteger, MVT::i32, 14, 
/*69875*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69878*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69889*/   0, /*End of Scope*/
/*69890*/ /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->69995
/*69893*/   OPC_RecordChild0, // #0 = $Vm
/*69894*/   OPC_Scope, 32, /*->69928*/ // 3 children in Scope
/*69896*/     OPC_CheckChild0Type, MVT::v8i16,
/*69898*/     OPC_RecordChild1, // #1 = $SIMM
/*69899*/     OPC_MoveChild, 1,
/*69901*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69904*/     OPC_MoveParent,
/*69905*/     OPC_CheckType, MVT::v8i8,
/*69907*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69909*/     OPC_EmitConvertToTarget, 1,
/*69911*/     OPC_EmitInteger, MVT::i32, 14, 
/*69914*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69917*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69928*/   /*Scope*/ 32, /*->69961*/
/*69929*/     OPC_CheckChild0Type, MVT::v4i32,
/*69931*/     OPC_RecordChild1, // #1 = $SIMM
/*69932*/     OPC_MoveChild, 1,
/*69934*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69937*/     OPC_MoveParent,
/*69938*/     OPC_CheckType, MVT::v4i16,
/*69940*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69942*/     OPC_EmitConvertToTarget, 1,
/*69944*/     OPC_EmitInteger, MVT::i32, 14, 
/*69947*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69950*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69961*/   /*Scope*/ 32, /*->69994*/
/*69962*/     OPC_CheckChild0Type, MVT::v2i64,
/*69964*/     OPC_RecordChild1, // #1 = $SIMM
/*69965*/     OPC_MoveChild, 1,
/*69967*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69970*/     OPC_MoveParent,
/*69971*/     OPC_CheckType, MVT::v2i32,
/*69973*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69975*/     OPC_EmitConvertToTarget, 1,
/*69977*/     OPC_EmitInteger, MVT::i32, 14, 
/*69980*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69983*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69994*/   0, /*End of Scope*/
/*69995*/ /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->70202
/*69999*/   OPC_RecordChild0, // #0 = $src1
/*70000*/   OPC_RecordChild1, // #1 = $Vm
/*70001*/   OPC_RecordChild2, // #2 = $SIMM
/*70002*/   OPC_MoveChild, 2,
/*70004*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70007*/   OPC_MoveParent,
/*70008*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->70033
/*70011*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70013*/     OPC_EmitConvertToTarget, 2,
/*70015*/     OPC_EmitInteger, MVT::i32, 14, 
/*70018*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70021*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*70033*/   /*SwitchType*/ 22,  MVT::v4i16,// ->70057
/*70035*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70037*/     OPC_EmitConvertToTarget, 2,
/*70039*/     OPC_EmitInteger, MVT::i32, 14, 
/*70042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*70057*/   /*SwitchType*/ 22,  MVT::v2i32,// ->70081
/*70059*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70061*/     OPC_EmitConvertToTarget, 2,
/*70063*/     OPC_EmitInteger, MVT::i32, 14, 
/*70066*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70069*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*70081*/   /*SwitchType*/ 22,  MVT::v1i64,// ->70105
/*70083*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70085*/     OPC_EmitConvertToTarget, 2,
/*70087*/     OPC_EmitInteger, MVT::i32, 14, 
/*70090*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70093*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*70105*/   /*SwitchType*/ 22,  MVT::v16i8,// ->70129
/*70107*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70109*/     OPC_EmitConvertToTarget, 2,
/*70111*/     OPC_EmitInteger, MVT::i32, 14, 
/*70114*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70117*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*70129*/   /*SwitchType*/ 22,  MVT::v8i16,// ->70153
/*70131*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70133*/     OPC_EmitConvertToTarget, 2,
/*70135*/     OPC_EmitInteger, MVT::i32, 14, 
/*70138*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70153*/   /*SwitchType*/ 22,  MVT::v4i32,// ->70177
/*70155*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70157*/     OPC_EmitConvertToTarget, 2,
/*70159*/     OPC_EmitInteger, MVT::i32, 14, 
/*70162*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70165*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70177*/   /*SwitchType*/ 22,  MVT::v2i64,// ->70201
/*70179*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70181*/     OPC_EmitConvertToTarget, 2,
/*70183*/     OPC_EmitInteger, MVT::i32, 14, 
/*70186*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70189*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70201*/   0, // EndSwitchType
/*70202*/ /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->70409
/*70206*/   OPC_RecordChild0, // #0 = $src1
/*70207*/   OPC_RecordChild1, // #1 = $Vm
/*70208*/   OPC_RecordChild2, // #2 = $SIMM
/*70209*/   OPC_MoveChild, 2,
/*70211*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70214*/   OPC_MoveParent,
/*70215*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->70240
/*70218*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70220*/     OPC_EmitConvertToTarget, 2,
/*70222*/     OPC_EmitInteger, MVT::i32, 14, 
/*70225*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70228*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*70240*/   /*SwitchType*/ 22,  MVT::v4i16,// ->70264
/*70242*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70244*/     OPC_EmitConvertToTarget, 2,
/*70246*/     OPC_EmitInteger, MVT::i32, 14, 
/*70249*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70252*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*70264*/   /*SwitchType*/ 22,  MVT::v2i32,// ->70288
/*70266*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70268*/     OPC_EmitConvertToTarget, 2,
/*70270*/     OPC_EmitInteger, MVT::i32, 14, 
/*70273*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70276*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*70288*/   /*SwitchType*/ 22,  MVT::v1i64,// ->70312
/*70290*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70292*/     OPC_EmitConvertToTarget, 2,
/*70294*/     OPC_EmitInteger, MVT::i32, 14, 
/*70297*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70300*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*70312*/   /*SwitchType*/ 22,  MVT::v16i8,// ->70336
/*70314*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70316*/     OPC_EmitConvertToTarget, 2,
/*70318*/     OPC_EmitInteger, MVT::i32, 14, 
/*70321*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70324*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*70336*/   /*SwitchType*/ 22,  MVT::v8i16,// ->70360
/*70338*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70340*/     OPC_EmitConvertToTarget, 2,
/*70342*/     OPC_EmitInteger, MVT::i32, 14, 
/*70345*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70348*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70360*/   /*SwitchType*/ 22,  MVT::v4i32,// ->70384
/*70362*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70364*/     OPC_EmitConvertToTarget, 2,
/*70366*/     OPC_EmitInteger, MVT::i32, 14, 
/*70369*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70372*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70384*/   /*SwitchType*/ 22,  MVT::v2i64,// ->70408
/*70386*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70388*/     OPC_EmitConvertToTarget, 2,
/*70390*/     OPC_EmitInteger, MVT::i32, 14, 
/*70393*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70396*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70408*/   0, // EndSwitchType
/*70409*/ /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->70582
/*70413*/   OPC_RecordChild0, // #0 = $SIMM
/*70414*/   OPC_MoveChild, 0,
/*70416*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70419*/   OPC_MoveParent,
/*70420*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->70441
/*70423*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70425*/     OPC_EmitInteger, MVT::i32, 14, 
/*70428*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70431*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*70441*/   /*SwitchType*/ 18,  MVT::v16i8,// ->70461
/*70443*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70445*/     OPC_EmitInteger, MVT::i32, 14, 
/*70448*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70451*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*70461*/   /*SwitchType*/ 18,  MVT::v4i16,// ->70481
/*70463*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70465*/     OPC_EmitInteger, MVT::i32, 14, 
/*70468*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70471*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*70481*/   /*SwitchType*/ 18,  MVT::v8i16,// ->70501
/*70483*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70485*/     OPC_EmitInteger, MVT::i32, 14, 
/*70488*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70491*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*70501*/   /*SwitchType*/ 18,  MVT::v2i32,// ->70521
/*70503*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70505*/     OPC_EmitInteger, MVT::i32, 14, 
/*70508*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70511*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*70521*/   /*SwitchType*/ 18,  MVT::v4i32,// ->70541
/*70523*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70525*/     OPC_EmitInteger, MVT::i32, 14, 
/*70528*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70531*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*70541*/   /*SwitchType*/ 18,  MVT::v1i64,// ->70561
/*70543*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70545*/     OPC_EmitInteger, MVT::i32, 14, 
/*70548*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70551*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*70561*/   /*SwitchType*/ 18,  MVT::v2i64,// ->70581
/*70563*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70565*/     OPC_EmitInteger, MVT::i32, 14, 
/*70568*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70571*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*70581*/   0, // EndSwitchType
/*70582*/ /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->70729
/*70586*/   OPC_RecordChild0, // #0 = $src
/*70587*/   OPC_Scope, 27, /*->70616*/ // 5 children in Scope
/*70589*/     OPC_CheckChild0Type, MVT::v16i8,
/*70591*/     OPC_RecordChild1, // #1 = $start
/*70592*/     OPC_MoveChild, 1,
/*70594*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70597*/     OPC_CheckType, MVT::i32,
/*70599*/     OPC_MoveParent,
/*70600*/     OPC_CheckType, MVT::v8i8,
/*70602*/     OPC_EmitConvertToTarget, 1,
/*70604*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*70607*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*70616*/   /*Scope*/ 27, /*->70644*/
/*70617*/     OPC_CheckChild0Type, MVT::v8i16,
/*70619*/     OPC_RecordChild1, // #1 = $start
/*70620*/     OPC_MoveChild, 1,
/*70622*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70625*/     OPC_CheckType, MVT::i32,
/*70627*/     OPC_MoveParent,
/*70628*/     OPC_CheckType, MVT::v4i16,
/*70630*/     OPC_EmitConvertToTarget, 1,
/*70632*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*70635*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*70644*/   /*Scope*/ 27, /*->70672*/
/*70645*/     OPC_CheckChild0Type, MVT::v4i32,
/*70647*/     OPC_RecordChild1, // #1 = $start
/*70648*/     OPC_MoveChild, 1,
/*70650*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70653*/     OPC_CheckType, MVT::i32,
/*70655*/     OPC_MoveParent,
/*70656*/     OPC_CheckType, MVT::v2i32,
/*70658*/     OPC_EmitConvertToTarget, 1,
/*70660*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*70663*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*70672*/   /*Scope*/ 27, /*->70700*/
/*70673*/     OPC_CheckChild0Type, MVT::v2i64,
/*70675*/     OPC_RecordChild1, // #1 = $start
/*70676*/     OPC_MoveChild, 1,
/*70678*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70681*/     OPC_CheckType, MVT::i32,
/*70683*/     OPC_MoveParent,
/*70684*/     OPC_CheckType, MVT::v1i64,
/*70686*/     OPC_EmitConvertToTarget, 1,
/*70688*/     OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*70691*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*70700*/   /*Scope*/ 27, /*->70728*/
/*70701*/     OPC_CheckChild0Type, MVT::v4f32,
/*70703*/     OPC_RecordChild1, // #1 = $start
/*70704*/     OPC_MoveChild, 1,
/*70706*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70709*/     OPC_CheckType, MVT::i32,
/*70711*/     OPC_MoveParent,
/*70712*/     OPC_CheckType, MVT::v2f32,
/*70714*/     OPC_EmitConvertToTarget, 1,
/*70716*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*70719*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*70728*/   0, /*End of Scope*/
/*70729*/ /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::VEXT),// ->70956
/*70733*/   OPC_RecordChild0, // #0 = $Vn
/*70734*/   OPC_RecordChild1, // #1 = $Vm
/*70735*/   OPC_RecordChild2, // #2 = $index
/*70736*/   OPC_MoveChild, 2,
/*70738*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70741*/   OPC_MoveParent,
/*70742*/   OPC_SwitchType /*9 cases */, 22,  MVT::v8i8,// ->70767
/*70745*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70747*/     OPC_EmitConvertToTarget, 2,
/*70749*/     OPC_EmitInteger, MVT::i32, 14, 
/*70752*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70755*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*70767*/   /*SwitchType*/ 22,  MVT::v4i16,// ->70791
/*70769*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70771*/     OPC_EmitConvertToTarget, 2,
/*70773*/     OPC_EmitInteger, MVT::i32, 14, 
/*70776*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70779*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*70791*/   /*SwitchType*/ 22,  MVT::v2i32,// ->70815
/*70793*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70795*/     OPC_EmitConvertToTarget, 2,
/*70797*/     OPC_EmitInteger, MVT::i32, 14, 
/*70800*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*70815*/   /*SwitchType*/ 22,  MVT::v16i8,// ->70839
/*70817*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70819*/     OPC_EmitConvertToTarget, 2,
/*70821*/     OPC_EmitInteger, MVT::i32, 14, 
/*70824*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70827*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*70839*/   /*SwitchType*/ 22,  MVT::v8i16,// ->70863
/*70841*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70843*/     OPC_EmitConvertToTarget, 2,
/*70845*/     OPC_EmitInteger, MVT::i32, 14, 
/*70848*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70851*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*70863*/   /*SwitchType*/ 22,  MVT::v4i32,// ->70887
/*70865*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70867*/     OPC_EmitConvertToTarget, 2,
/*70869*/     OPC_EmitInteger, MVT::i32, 14, 
/*70872*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70875*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*70887*/   /*SwitchType*/ 22,  MVT::v2i64,// ->70911
/*70889*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70891*/     OPC_EmitConvertToTarget, 2,
/*70893*/     OPC_EmitInteger, MVT::i32, 14, 
/*70896*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70899*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*70911*/   /*SwitchType*/ 20,  MVT::v2f32,// ->70933
/*70913*/     OPC_EmitConvertToTarget, 2,
/*70915*/     OPC_EmitInteger, MVT::i32, 14, 
/*70918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*70933*/   /*SwitchType*/ 20,  MVT::v4f32,// ->70955
/*70935*/     OPC_EmitConvertToTarget, 2,
/*70937*/     OPC_EmitInteger, MVT::i32, 14, 
/*70940*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70943*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*70955*/   0, // EndSwitchType
/*70956*/ /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->71159
/*70960*/   OPC_RecordChild0, // #0 = $Vn
/*70961*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->70986
/*70964*/     OPC_CheckChild0Type, MVT::v8i8,
/*70966*/     OPC_RecordChild1, // #1 = $Vm
/*70967*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70969*/     OPC_EmitInteger, MVT::i32, 14, 
/*70972*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70975*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*70986*/   /*SwitchType*/ 22,  MVT::v4i16,// ->71010
/*70988*/     OPC_CheckChild0Type, MVT::v4i16,
/*70990*/     OPC_RecordChild1, // #1 = $Vm
/*70991*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70993*/     OPC_EmitInteger, MVT::i32, 14, 
/*70996*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*71010*/   /*SwitchType*/ 48,  MVT::v2i32,// ->71060
/*71012*/     OPC_Scope, 22, /*->71036*/ // 2 children in Scope
/*71014*/       OPC_CheckChild0Type, MVT::v2i32,
/*71016*/       OPC_RecordChild1, // #1 = $Vm
/*71017*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71019*/       OPC_EmitInteger, MVT::i32, 14, 
/*71022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*71036*/     /*Scope*/ 22, /*->71059*/
/*71037*/       OPC_CheckChild0Type, MVT::v2f32,
/*71039*/       OPC_RecordChild1, // #1 = $Vm
/*71040*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71042*/       OPC_EmitInteger, MVT::i32, 14, 
/*71045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71048*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*71059*/     0, /*End of Scope*/
/*71060*/   /*SwitchType*/ 22,  MVT::v16i8,// ->71084
/*71062*/     OPC_CheckChild0Type, MVT::v16i8,
/*71064*/     OPC_RecordChild1, // #1 = $Vm
/*71065*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71067*/     OPC_EmitInteger, MVT::i32, 14, 
/*71070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71073*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*71084*/   /*SwitchType*/ 22,  MVT::v8i16,// ->71108
/*71086*/     OPC_CheckChild0Type, MVT::v8i16,
/*71088*/     OPC_RecordChild1, // #1 = $Vm
/*71089*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71091*/     OPC_EmitInteger, MVT::i32, 14, 
/*71094*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71097*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71108*/   /*SwitchType*/ 48,  MVT::v4i32,// ->71158
/*71110*/     OPC_Scope, 22, /*->71134*/ // 2 children in Scope
/*71112*/       OPC_CheckChild0Type, MVT::v4i32,
/*71114*/       OPC_RecordChild1, // #1 = $Vm
/*71115*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71117*/       OPC_EmitInteger, MVT::i32, 14, 
/*71120*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71123*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71134*/     /*Scope*/ 22, /*->71157*/
/*71135*/       OPC_CheckChild0Type, MVT::v4f32,
/*71137*/       OPC_RecordChild1, // #1 = $Vm
/*71138*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71140*/       OPC_EmitInteger, MVT::i32, 14, 
/*71143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*71157*/     0, /*End of Scope*/
/*71158*/   0, // EndSwitchType
/*71159*/ /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->71346
/*71163*/   OPC_RecordChild0, // #0 = $Vm
/*71164*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->71187
/*71167*/     OPC_CheckChild0Type, MVT::v8i8,
/*71169*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71171*/     OPC_EmitInteger, MVT::i32, 14, 
/*71174*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71177*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*71187*/   /*SwitchType*/ 20,  MVT::v4i16,// ->71209
/*71189*/     OPC_CheckChild0Type, MVT::v4i16,
/*71191*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71193*/     OPC_EmitInteger, MVT::i32, 14, 
/*71196*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71199*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*71209*/   /*SwitchType*/ 44,  MVT::v2i32,// ->71255
/*71211*/     OPC_Scope, 20, /*->71233*/ // 2 children in Scope
/*71213*/       OPC_CheckChild0Type, MVT::v2i32,
/*71215*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71217*/       OPC_EmitInteger, MVT::i32, 14, 
/*71220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*71233*/     /*Scope*/ 20, /*->71254*/
/*71234*/       OPC_CheckChild0Type, MVT::v2f32,
/*71236*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71238*/       OPC_EmitInteger, MVT::i32, 14, 
/*71241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*71254*/     0, /*End of Scope*/
/*71255*/   /*SwitchType*/ 20,  MVT::v16i8,// ->71277
/*71257*/     OPC_CheckChild0Type, MVT::v16i8,
/*71259*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71261*/     OPC_EmitInteger, MVT::i32, 14, 
/*71264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*71277*/   /*SwitchType*/ 20,  MVT::v8i16,// ->71299
/*71279*/     OPC_CheckChild0Type, MVT::v8i16,
/*71281*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71283*/     OPC_EmitInteger, MVT::i32, 14, 
/*71286*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71289*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*71299*/   /*SwitchType*/ 44,  MVT::v4i32,// ->71345
/*71301*/     OPC_Scope, 20, /*->71323*/ // 2 children in Scope
/*71303*/       OPC_CheckChild0Type, MVT::v4i32,
/*71305*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71307*/       OPC_EmitInteger, MVT::i32, 14, 
/*71310*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71313*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*71323*/     /*Scope*/ 20, /*->71344*/
/*71324*/       OPC_CheckChild0Type, MVT::v4f32,
/*71326*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71328*/       OPC_EmitInteger, MVT::i32, 14, 
/*71331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*71344*/     0, /*End of Scope*/
/*71345*/   0, // EndSwitchType
/*71346*/ /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->71549
/*71350*/   OPC_RecordChild0, // #0 = $Vn
/*71351*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->71376
/*71354*/     OPC_CheckChild0Type, MVT::v8i8,
/*71356*/     OPC_RecordChild1, // #1 = $Vm
/*71357*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71359*/     OPC_EmitInteger, MVT::i32, 14, 
/*71362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*71376*/   /*SwitchType*/ 22,  MVT::v4i16,// ->71400
/*71378*/     OPC_CheckChild0Type, MVT::v4i16,
/*71380*/     OPC_RecordChild1, // #1 = $Vm
/*71381*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71383*/     OPC_EmitInteger, MVT::i32, 14, 
/*71386*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71389*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*71400*/   /*SwitchType*/ 48,  MVT::v2i32,// ->71450
/*71402*/     OPC_Scope, 22, /*->71426*/ // 2 children in Scope
/*71404*/       OPC_CheckChild0Type, MVT::v2i32,
/*71406*/       OPC_RecordChild1, // #1 = $Vm
/*71407*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71409*/       OPC_EmitInteger, MVT::i32, 14, 
/*71412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*71426*/     /*Scope*/ 22, /*->71449*/
/*71427*/       OPC_CheckChild0Type, MVT::v2f32,
/*71429*/       OPC_RecordChild1, // #1 = $Vm
/*71430*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71432*/       OPC_EmitInteger, MVT::i32, 14, 
/*71435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*71449*/     0, /*End of Scope*/
/*71450*/   /*SwitchType*/ 22,  MVT::v16i8,// ->71474
/*71452*/     OPC_CheckChild0Type, MVT::v16i8,
/*71454*/     OPC_RecordChild1, // #1 = $Vm
/*71455*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71457*/     OPC_EmitInteger, MVT::i32, 14, 
/*71460*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71463*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*71474*/   /*SwitchType*/ 22,  MVT::v8i16,// ->71498
/*71476*/     OPC_CheckChild0Type, MVT::v8i16,
/*71478*/     OPC_RecordChild1, // #1 = $Vm
/*71479*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71481*/     OPC_EmitInteger, MVT::i32, 14, 
/*71484*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71487*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71498*/   /*SwitchType*/ 48,  MVT::v4i32,// ->71548
/*71500*/     OPC_Scope, 22, /*->71524*/ // 2 children in Scope
/*71502*/       OPC_CheckChild0Type, MVT::v4i32,
/*71504*/       OPC_RecordChild1, // #1 = $Vm
/*71505*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71507*/       OPC_EmitInteger, MVT::i32, 14, 
/*71510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71524*/     /*Scope*/ 22, /*->71547*/
/*71525*/       OPC_CheckChild0Type, MVT::v4f32,
/*71527*/       OPC_RecordChild1, // #1 = $Vm
/*71528*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71530*/       OPC_EmitInteger, MVT::i32, 14, 
/*71533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*71547*/     0, /*End of Scope*/
/*71548*/   0, // EndSwitchType
/*71549*/ /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->71700
/*71553*/   OPC_RecordChild0, // #0 = $Vn
/*71554*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->71579
/*71557*/     OPC_CheckChild0Type, MVT::v8i8,
/*71559*/     OPC_RecordChild1, // #1 = $Vm
/*71560*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71562*/     OPC_EmitInteger, MVT::i32, 14, 
/*71565*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71568*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*71579*/   /*SwitchType*/ 22,  MVT::v4i16,// ->71603
/*71581*/     OPC_CheckChild0Type, MVT::v4i16,
/*71583*/     OPC_RecordChild1, // #1 = $Vm
/*71584*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71586*/     OPC_EmitInteger, MVT::i32, 14, 
/*71589*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71592*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*71603*/   /*SwitchType*/ 22,  MVT::v2i32,// ->71627
/*71605*/     OPC_CheckChild0Type, MVT::v2i32,
/*71607*/     OPC_RecordChild1, // #1 = $Vm
/*71608*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71610*/     OPC_EmitInteger, MVT::i32, 14, 
/*71613*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71616*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*71627*/   /*SwitchType*/ 22,  MVT::v16i8,// ->71651
/*71629*/     OPC_CheckChild0Type, MVT::v16i8,
/*71631*/     OPC_RecordChild1, // #1 = $Vm
/*71632*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71634*/     OPC_EmitInteger, MVT::i32, 14, 
/*71637*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71640*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*71651*/   /*SwitchType*/ 22,  MVT::v8i16,// ->71675
/*71653*/     OPC_CheckChild0Type, MVT::v8i16,
/*71655*/     OPC_RecordChild1, // #1 = $Vm
/*71656*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71658*/     OPC_EmitInteger, MVT::i32, 14, 
/*71661*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71664*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71675*/   /*SwitchType*/ 22,  MVT::v4i32,// ->71699
/*71677*/     OPC_CheckChild0Type, MVT::v4i32,
/*71679*/     OPC_RecordChild1, // #1 = $Vm
/*71680*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71682*/     OPC_EmitInteger, MVT::i32, 14, 
/*71685*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71688*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71699*/   0, // EndSwitchType
/*71700*/ /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->71887
/*71704*/   OPC_RecordChild0, // #0 = $Vm
/*71705*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->71728
/*71708*/     OPC_CheckChild0Type, MVT::v8i8,
/*71710*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71712*/     OPC_EmitInteger, MVT::i32, 14, 
/*71715*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71718*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*71728*/   /*SwitchType*/ 20,  MVT::v4i16,// ->71750
/*71730*/     OPC_CheckChild0Type, MVT::v4i16,
/*71732*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71734*/     OPC_EmitInteger, MVT::i32, 14, 
/*71737*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71740*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*71750*/   /*SwitchType*/ 44,  MVT::v2i32,// ->71796
/*71752*/     OPC_Scope, 20, /*->71774*/ // 2 children in Scope
/*71754*/       OPC_CheckChild0Type, MVT::v2i32,
/*71756*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71758*/       OPC_EmitInteger, MVT::i32, 14, 
/*71761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*71774*/     /*Scope*/ 20, /*->71795*/
/*71775*/       OPC_CheckChild0Type, MVT::v2f32,
/*71777*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71779*/       OPC_EmitInteger, MVT::i32, 14, 
/*71782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*71795*/     0, /*End of Scope*/
/*71796*/   /*SwitchType*/ 20,  MVT::v16i8,// ->71818
/*71798*/     OPC_CheckChild0Type, MVT::v16i8,
/*71800*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71802*/     OPC_EmitInteger, MVT::i32, 14, 
/*71805*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71808*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*71818*/   /*SwitchType*/ 20,  MVT::v8i16,// ->71840
/*71820*/     OPC_CheckChild0Type, MVT::v8i16,
/*71822*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71824*/     OPC_EmitInteger, MVT::i32, 14, 
/*71827*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71830*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*71840*/   /*SwitchType*/ 44,  MVT::v4i32,// ->71886
/*71842*/     OPC_Scope, 20, /*->71864*/ // 2 children in Scope
/*71844*/       OPC_CheckChild0Type, MVT::v4i32,
/*71846*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71848*/       OPC_EmitInteger, MVT::i32, 14, 
/*71851*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71854*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*71864*/     /*Scope*/ 20, /*->71885*/
/*71865*/       OPC_CheckChild0Type, MVT::v4f32,
/*71867*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71869*/       OPC_EmitInteger, MVT::i32, 14, 
/*71872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*71885*/     0, /*End of Scope*/
/*71886*/   0, // EndSwitchType
/*71887*/ /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->72074
/*71891*/   OPC_RecordChild0, // #0 = $Vm
/*71892*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->71915
/*71895*/     OPC_CheckChild0Type, MVT::v8i8,
/*71897*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71899*/     OPC_EmitInteger, MVT::i32, 14, 
/*71902*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71905*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*71915*/   /*SwitchType*/ 20,  MVT::v4i16,// ->71937
/*71917*/     OPC_CheckChild0Type, MVT::v4i16,
/*71919*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71921*/     OPC_EmitInteger, MVT::i32, 14, 
/*71924*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71927*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*71937*/   /*SwitchType*/ 44,  MVT::v2i32,// ->71983
/*71939*/     OPC_Scope, 20, /*->71961*/ // 2 children in Scope
/*71941*/       OPC_CheckChild0Type, MVT::v2i32,
/*71943*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71945*/       OPC_EmitInteger, MVT::i32, 14, 
/*71948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*71961*/     /*Scope*/ 20, /*->71982*/
/*71962*/       OPC_CheckChild0Type, MVT::v2f32,
/*71964*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71966*/       OPC_EmitInteger, MVT::i32, 14, 
/*71969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*71982*/     0, /*End of Scope*/
/*71983*/   /*SwitchType*/ 20,  MVT::v16i8,// ->72005
/*71985*/     OPC_CheckChild0Type, MVT::v16i8,
/*71987*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71989*/     OPC_EmitInteger, MVT::i32, 14, 
/*71992*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71995*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*72005*/   /*SwitchType*/ 20,  MVT::v8i16,// ->72027
/*72007*/     OPC_CheckChild0Type, MVT::v8i16,
/*72009*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72011*/     OPC_EmitInteger, MVT::i32, 14, 
/*72014*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72017*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*72027*/   /*SwitchType*/ 44,  MVT::v4i32,// ->72073
/*72029*/     OPC_Scope, 20, /*->72051*/ // 2 children in Scope
/*72031*/       OPC_CheckChild0Type, MVT::v4i32,
/*72033*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72035*/       OPC_EmitInteger, MVT::i32, 14, 
/*72038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*72051*/     /*Scope*/ 20, /*->72072*/
/*72052*/       OPC_CheckChild0Type, MVT::v4f32,
/*72054*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72056*/       OPC_EmitInteger, MVT::i32, 14, 
/*72059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*72072*/     0, /*End of Scope*/
/*72073*/   0, // EndSwitchType
/*72074*/ /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->72277
/*72078*/   OPC_RecordChild0, // #0 = $Vn
/*72079*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->72104
/*72082*/     OPC_CheckChild0Type, MVT::v8i8,
/*72084*/     OPC_RecordChild1, // #1 = $Vm
/*72085*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72087*/     OPC_EmitInteger, MVT::i32, 14, 
/*72090*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72093*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72104*/   /*SwitchType*/ 22,  MVT::v4i16,// ->72128
/*72106*/     OPC_CheckChild0Type, MVT::v4i16,
/*72108*/     OPC_RecordChild1, // #1 = $Vm
/*72109*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72111*/     OPC_EmitInteger, MVT::i32, 14, 
/*72114*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72117*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72128*/   /*SwitchType*/ 48,  MVT::v2i32,// ->72178
/*72130*/     OPC_Scope, 22, /*->72154*/ // 2 children in Scope
/*72132*/       OPC_CheckChild0Type, MVT::v2i32,
/*72134*/       OPC_RecordChild1, // #1 = $Vm
/*72135*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72137*/       OPC_EmitInteger, MVT::i32, 14, 
/*72140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72154*/     /*Scope*/ 22, /*->72177*/
/*72155*/       OPC_CheckChild0Type, MVT::v2f32,
/*72157*/       OPC_RecordChild1, // #1 = $Vm
/*72158*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72160*/       OPC_EmitInteger, MVT::i32, 14, 
/*72163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*72177*/     0, /*End of Scope*/
/*72178*/   /*SwitchType*/ 22,  MVT::v16i8,// ->72202
/*72180*/     OPC_CheckChild0Type, MVT::v16i8,
/*72182*/     OPC_RecordChild1, // #1 = $Vm
/*72183*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72185*/     OPC_EmitInteger, MVT::i32, 14, 
/*72188*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72191*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*72202*/   /*SwitchType*/ 22,  MVT::v8i16,// ->72226
/*72204*/     OPC_CheckChild0Type, MVT::v8i16,
/*72206*/     OPC_RecordChild1, // #1 = $Vm
/*72207*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72209*/     OPC_EmitInteger, MVT::i32, 14, 
/*72212*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72215*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*72226*/   /*SwitchType*/ 48,  MVT::v4i32,// ->72276
/*72228*/     OPC_Scope, 22, /*->72252*/ // 2 children in Scope
/*72230*/       OPC_CheckChild0Type, MVT::v4i32,
/*72232*/       OPC_RecordChild1, // #1 = $Vm
/*72233*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72235*/       OPC_EmitInteger, MVT::i32, 14, 
/*72238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*72252*/     /*Scope*/ 22, /*->72275*/
/*72253*/       OPC_CheckChild0Type, MVT::v4f32,
/*72255*/       OPC_RecordChild1, // #1 = $Vm
/*72256*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72258*/       OPC_EmitInteger, MVT::i32, 14, 
/*72261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*72275*/     0, /*End of Scope*/
/*72276*/   0, // EndSwitchType
/*72277*/ /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->72428
/*72281*/   OPC_RecordChild0, // #0 = $Vn
/*72282*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->72307
/*72285*/     OPC_CheckChild0Type, MVT::v8i8,
/*72287*/     OPC_RecordChild1, // #1 = $Vm
/*72288*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72290*/     OPC_EmitInteger, MVT::i32, 14, 
/*72293*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72296*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72307*/   /*SwitchType*/ 22,  MVT::v4i16,// ->72331
/*72309*/     OPC_CheckChild0Type, MVT::v4i16,
/*72311*/     OPC_RecordChild1, // #1 = $Vm
/*72312*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72314*/     OPC_EmitInteger, MVT::i32, 14, 
/*72317*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72320*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72331*/   /*SwitchType*/ 22,  MVT::v2i32,// ->72355
/*72333*/     OPC_CheckChild0Type, MVT::v2i32,
/*72335*/     OPC_RecordChild1, // #1 = $Vm
/*72336*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72338*/     OPC_EmitInteger, MVT::i32, 14, 
/*72341*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72344*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72355*/   /*SwitchType*/ 22,  MVT::v16i8,// ->72379
/*72357*/     OPC_CheckChild0Type, MVT::v16i8,
/*72359*/     OPC_RecordChild1, // #1 = $Vm
/*72360*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72362*/     OPC_EmitInteger, MVT::i32, 14, 
/*72365*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72368*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*72379*/   /*SwitchType*/ 22,  MVT::v8i16,// ->72403
/*72381*/     OPC_CheckChild0Type, MVT::v8i16,
/*72383*/     OPC_RecordChild1, // #1 = $Vm
/*72384*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72386*/     OPC_EmitInteger, MVT::i32, 14, 
/*72389*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72392*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*72403*/   /*SwitchType*/ 22,  MVT::v4i32,// ->72427
/*72405*/     OPC_CheckChild0Type, MVT::v4i32,
/*72407*/     OPC_RecordChild1, // #1 = $Vm
/*72408*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72410*/     OPC_EmitInteger, MVT::i32, 14, 
/*72413*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72416*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*72427*/   0, // EndSwitchType
/*72428*/ /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->72615
/*72432*/   OPC_RecordChild0, // #0 = $Vm
/*72433*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->72456
/*72436*/     OPC_CheckChild0Type, MVT::v8i8,
/*72438*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72440*/     OPC_EmitInteger, MVT::i32, 14, 
/*72443*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72446*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*72456*/   /*SwitchType*/ 20,  MVT::v4i16,// ->72478
/*72458*/     OPC_CheckChild0Type, MVT::v4i16,
/*72460*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72462*/     OPC_EmitInteger, MVT::i32, 14, 
/*72465*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*72478*/   /*SwitchType*/ 44,  MVT::v2i32,// ->72524
/*72480*/     OPC_Scope, 20, /*->72502*/ // 2 children in Scope
/*72482*/       OPC_CheckChild0Type, MVT::v2i32,
/*72484*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72486*/       OPC_EmitInteger, MVT::i32, 14, 
/*72489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*72502*/     /*Scope*/ 20, /*->72523*/
/*72503*/       OPC_CheckChild0Type, MVT::v2f32,
/*72505*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72507*/       OPC_EmitInteger, MVT::i32, 14, 
/*72510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*72523*/     0, /*End of Scope*/
/*72524*/   /*SwitchType*/ 20,  MVT::v16i8,// ->72546
/*72526*/     OPC_CheckChild0Type, MVT::v16i8,
/*72528*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72530*/     OPC_EmitInteger, MVT::i32, 14, 
/*72533*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72536*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*72546*/   /*SwitchType*/ 20,  MVT::v8i16,// ->72568
/*72548*/     OPC_CheckChild0Type, MVT::v8i16,
/*72550*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72552*/     OPC_EmitInteger, MVT::i32, 14, 
/*72555*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72558*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*72568*/   /*SwitchType*/ 44,  MVT::v4i32,// ->72614
/*72570*/     OPC_Scope, 20, /*->72592*/ // 2 children in Scope
/*72572*/       OPC_CheckChild0Type, MVT::v4i32,
/*72574*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72576*/       OPC_EmitInteger, MVT::i32, 14, 
/*72579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*72592*/     /*Scope*/ 20, /*->72613*/
/*72593*/       OPC_CheckChild0Type, MVT::v4f32,
/*72595*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72597*/       OPC_EmitInteger, MVT::i32, 14, 
/*72600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*72613*/     0, /*End of Scope*/
/*72614*/   0, // EndSwitchType
/*72615*/ /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->72802
/*72619*/   OPC_RecordChild0, // #0 = $Vm
/*72620*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->72643
/*72623*/     OPC_CheckChild0Type, MVT::v8i8,
/*72625*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72627*/     OPC_EmitInteger, MVT::i32, 14, 
/*72630*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72633*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*72643*/   /*SwitchType*/ 20,  MVT::v4i16,// ->72665
/*72645*/     OPC_CheckChild0Type, MVT::v4i16,
/*72647*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72649*/     OPC_EmitInteger, MVT::i32, 14, 
/*72652*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72655*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*72665*/   /*SwitchType*/ 44,  MVT::v2i32,// ->72711
/*72667*/     OPC_Scope, 20, /*->72689*/ // 2 children in Scope
/*72669*/       OPC_CheckChild0Type, MVT::v2i32,
/*72671*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72673*/       OPC_EmitInteger, MVT::i32, 14, 
/*72676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*72689*/     /*Scope*/ 20, /*->72710*/
/*72690*/       OPC_CheckChild0Type, MVT::v2f32,
/*72692*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72694*/       OPC_EmitInteger, MVT::i32, 14, 
/*72697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*72710*/     0, /*End of Scope*/
/*72711*/   /*SwitchType*/ 20,  MVT::v16i8,// ->72733
/*72713*/     OPC_CheckChild0Type, MVT::v16i8,
/*72715*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72717*/     OPC_EmitInteger, MVT::i32, 14, 
/*72720*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72723*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*72733*/   /*SwitchType*/ 20,  MVT::v8i16,// ->72755
/*72735*/     OPC_CheckChild0Type, MVT::v8i16,
/*72737*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72739*/     OPC_EmitInteger, MVT::i32, 14, 
/*72742*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72745*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*72755*/   /*SwitchType*/ 44,  MVT::v4i32,// ->72801
/*72757*/     OPC_Scope, 20, /*->72779*/ // 2 children in Scope
/*72759*/       OPC_CheckChild0Type, MVT::v4i32,
/*72761*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72763*/       OPC_EmitInteger, MVT::i32, 14, 
/*72766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*72779*/     /*Scope*/ 20, /*->72800*/
/*72780*/       OPC_CheckChild0Type, MVT::v4f32,
/*72782*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72784*/       OPC_EmitInteger, MVT::i32, 14, 
/*72787*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72790*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*72800*/     0, /*End of Scope*/
/*72801*/   0, // EndSwitchType
/*72802*/ /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->72953
/*72806*/   OPC_RecordChild0, // #0 = $Vn
/*72807*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->72832
/*72810*/     OPC_CheckChild0Type, MVT::v8i8,
/*72812*/     OPC_RecordChild1, // #1 = $Vm
/*72813*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72815*/     OPC_EmitInteger, MVT::i32, 14, 
/*72818*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72821*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72832*/   /*SwitchType*/ 22,  MVT::v4i16,// ->72856
/*72834*/     OPC_CheckChild0Type, MVT::v4i16,
/*72836*/     OPC_RecordChild1, // #1 = $Vm
/*72837*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72839*/     OPC_EmitInteger, MVT::i32, 14, 
/*72842*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72845*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72856*/   /*SwitchType*/ 22,  MVT::v2i32,// ->72880
/*72858*/     OPC_CheckChild0Type, MVT::v2i32,
/*72860*/     OPC_RecordChild1, // #1 = $Vm
/*72861*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72863*/     OPC_EmitInteger, MVT::i32, 14, 
/*72866*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72869*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72880*/   /*SwitchType*/ 22,  MVT::v16i8,// ->72904
/*72882*/     OPC_CheckChild0Type, MVT::v16i8,
/*72884*/     OPC_RecordChild1, // #1 = $Vm
/*72885*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72887*/     OPC_EmitInteger, MVT::i32, 14, 
/*72890*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72893*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*72904*/   /*SwitchType*/ 22,  MVT::v8i16,// ->72928
/*72906*/     OPC_CheckChild0Type, MVT::v8i16,
/*72908*/     OPC_RecordChild1, // #1 = $Vm
/*72909*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72911*/     OPC_EmitInteger, MVT::i32, 14, 
/*72914*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72917*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*72928*/   /*SwitchType*/ 22,  MVT::v4i32,// ->72952
/*72930*/     OPC_CheckChild0Type, MVT::v4i32,
/*72932*/     OPC_RecordChild1, // #1 = $Vm
/*72933*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72935*/     OPC_EmitInteger, MVT::i32, 14, 
/*72938*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72941*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*72952*/   0, // EndSwitchType
/*72953*/ /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VBSL),// ->73005
/*72956*/   OPC_RecordChild0, // #0 = $src1
/*72957*/   OPC_RecordChild1, // #1 = $Vn
/*72958*/   OPC_RecordChild2, // #2 = $Vm
/*72959*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->72982
/*72962*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72964*/     OPC_EmitInteger, MVT::i32, 14, 
/*72967*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72970*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72982*/   /*SwitchType*/ 20,  MVT::v4i32,// ->73004
/*72984*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72986*/     OPC_EmitInteger, MVT::i32, 14, 
/*72989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*73004*/   0, // EndSwitchType
/*73005*/ /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTPOP),// ->73051
/*73008*/   OPC_RecordChild0, // #0 = $Vm
/*73009*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->73030
/*73012*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73014*/     OPC_EmitInteger, MVT::i32, 14, 
/*73017*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73020*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*73030*/   /*SwitchType*/ 18,  MVT::v16i8,// ->73050
/*73032*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73034*/     OPC_EmitInteger, MVT::i32, 14, 
/*73037*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73040*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*73050*/   0, // EndSwitchType
/*73051*/ /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->73123
/*73054*/   OPC_RecordChild0, // #0 = $Vm
/*73055*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->73078
/*73058*/     OPC_CheckChild0Type, MVT::v8i8,
/*73060*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73062*/     OPC_EmitInteger, MVT::i32, 14, 
/*73065*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73068*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*73078*/   /*SwitchType*/ 20,  MVT::v4i32,// ->73100
/*73080*/     OPC_CheckChild0Type, MVT::v4i16,
/*73082*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73084*/     OPC_EmitInteger, MVT::i32, 14, 
/*73087*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73090*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*73100*/   /*SwitchType*/ 20,  MVT::v2i64,// ->73122
/*73102*/     OPC_CheckChild0Type, MVT::v2i32,
/*73104*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73106*/     OPC_EmitInteger, MVT::i32, 14, 
/*73109*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73112*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*73122*/   0, // EndSwitchType
/*73123*/ /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::ANY_EXTEND),// ->73189
/*73126*/   OPC_RecordChild0, // #0 = $Vm
/*73127*/   OPC_SwitchType /*3 cases */, 18,  MVT::v8i16,// ->73148
/*73130*/     OPC_CheckChild0Type, MVT::v8i8,
/*73132*/     OPC_EmitInteger, MVT::i32, 14, 
/*73135*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73138*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*73148*/   /*SwitchType*/ 18,  MVT::v4i32,// ->73168
/*73150*/     OPC_CheckChild0Type, MVT::v4i16,
/*73152*/     OPC_EmitInteger, MVT::i32, 14, 
/*73155*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73158*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*73168*/   /*SwitchType*/ 18,  MVT::v2i64,// ->73188
/*73170*/     OPC_CheckChild0Type, MVT::v2i32,
/*73172*/     OPC_EmitInteger, MVT::i32, 14, 
/*73175*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73178*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*73188*/   0, // EndSwitchType
/*73189*/ /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->73239
/*73192*/   OPC_RecordChild0, // #0 = $Vm
/*73193*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->73216
/*73196*/     OPC_CheckChild0Type, MVT::v2f32,
/*73198*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73200*/     OPC_EmitInteger, MVT::i32, 14, 
/*73203*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73206*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*73216*/   /*SwitchType*/ 20,  MVT::v4i32,// ->73238
/*73218*/     OPC_CheckChild0Type, MVT::v4f32,
/*73220*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73222*/     OPC_EmitInteger, MVT::i32, 14, 
/*73225*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73228*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*73238*/   0, // EndSwitchType
/*73239*/ /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->73289
/*73242*/   OPC_RecordChild0, // #0 = $Vm
/*73243*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->73266
/*73246*/     OPC_CheckChild0Type, MVT::v2f32,
/*73248*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73250*/     OPC_EmitInteger, MVT::i32, 14, 
/*73253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73256*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*73266*/   /*SwitchType*/ 20,  MVT::v4i32,// ->73288
/*73268*/     OPC_CheckChild0Type, MVT::v4f32,
/*73270*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73272*/     OPC_EmitInteger, MVT::i32, 14, 
/*73275*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73278*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*73288*/   0, // EndSwitchType
/*73289*/ /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(ARMISD::VREV64),// ->73452
/*73293*/   OPC_RecordChild0, // #0 = $Vm
/*73294*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->73315
/*73297*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73299*/     OPC_EmitInteger, MVT::i32, 14, 
/*73302*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73305*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*73315*/   /*SwitchType*/ 18,  MVT::v4i16,// ->73335
/*73317*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73319*/     OPC_EmitInteger, MVT::i32, 14, 
/*73322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*73335*/   /*SwitchType*/ 18,  MVT::v2i32,// ->73355
/*73337*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73339*/     OPC_EmitInteger, MVT::i32, 14, 
/*73342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*73355*/   /*SwitchType*/ 18,  MVT::v16i8,// ->73375
/*73357*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73359*/     OPC_EmitInteger, MVT::i32, 14, 
/*73362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*73375*/   /*SwitchType*/ 18,  MVT::v8i16,// ->73395
/*73377*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73379*/     OPC_EmitInteger, MVT::i32, 14, 
/*73382*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73385*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*73395*/   /*SwitchType*/ 18,  MVT::v4i32,// ->73415
/*73397*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73399*/     OPC_EmitInteger, MVT::i32, 14, 
/*73402*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73405*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*73415*/   /*SwitchType*/ 16,  MVT::v2f32,// ->73433
/*73417*/     OPC_EmitInteger, MVT::i32, 14, 
/*73420*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73423*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*73433*/   /*SwitchType*/ 16,  MVT::v4f32,// ->73451
/*73435*/     OPC_EmitInteger, MVT::i32, 14, 
/*73438*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73441*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*73451*/   0, // EndSwitchType
/*73452*/ /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->73538
/*73455*/   OPC_RecordChild0, // #0 = $Vm
/*73456*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->73477
/*73459*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73461*/     OPC_EmitInteger, MVT::i32, 14, 
/*73464*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73467*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*73477*/   /*SwitchType*/ 18,  MVT::v4i16,// ->73497
/*73479*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73481*/     OPC_EmitInteger, MVT::i32, 14, 
/*73484*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73487*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*73497*/   /*SwitchType*/ 18,  MVT::v16i8,// ->73517
/*73499*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73501*/     OPC_EmitInteger, MVT::i32, 14, 
/*73504*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73507*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*73517*/   /*SwitchType*/ 18,  MVT::v8i16,// ->73537
/*73519*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73521*/     OPC_EmitInteger, MVT::i32, 14, 
/*73524*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73527*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*73537*/   0, // EndSwitchType
/*73538*/ /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->73584
/*73541*/   OPC_RecordChild0, // #0 = $Vm
/*73542*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->73563
/*73545*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73547*/     OPC_EmitInteger, MVT::i32, 14, 
/*73550*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73553*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*73563*/   /*SwitchType*/ 18,  MVT::v16i8,// ->73583
/*73565*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73567*/     OPC_EmitInteger, MVT::i32, 14, 
/*73570*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73573*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*73583*/   0, // EndSwitchType
/*73584*/ /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->73911
/*73588*/   OPC_RecordChild0, // #0 = $src
/*73589*/   OPC_Scope, 116|128,1/*244*/, /*->73836*/ // 3 children in Scope
/*73592*/     OPC_CheckChild0Type, MVT::i32,
/*73594*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->73625
/*73597*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*73604*/       OPC_EmitInteger, MVT::i32, 0, 
/*73607*/       OPC_EmitInteger, MVT::i32, 14, 
/*73610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73613*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*73625*/     /*SwitchType*/ 28,  MVT::v4i16,// ->73655
/*73627*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*73634*/       OPC_EmitInteger, MVT::i32, 0, 
/*73637*/       OPC_EmitInteger, MVT::i32, 14, 
/*73640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73643*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*73655*/     /*SwitchType*/ 28,  MVT::v2i32,// ->73685
/*73657*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*73664*/       OPC_EmitInteger, MVT::i32, 0, 
/*73667*/       OPC_EmitInteger, MVT::i32, 14, 
/*73670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*73685*/     /*SwitchType*/ 48,  MVT::v16i8,// ->73735
/*73687*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*73694*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*73701*/       OPC_EmitInteger, MVT::i32, 0, 
/*73704*/       OPC_EmitInteger, MVT::i32, 14, 
/*73707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73710*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*73722*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*73725*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*73735*/     /*SwitchType*/ 48,  MVT::v8i16,// ->73785
/*73737*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*73744*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*73751*/       OPC_EmitInteger, MVT::i32, 0, 
/*73754*/       OPC_EmitInteger, MVT::i32, 14, 
/*73757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73760*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*73772*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*73775*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*73785*/     /*SwitchType*/ 48,  MVT::v4i32,// ->73835
/*73787*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*73794*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*73801*/       OPC_EmitInteger, MVT::i32, 0, 
/*73804*/       OPC_EmitInteger, MVT::i32, 14, 
/*73807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73810*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*73822*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*73825*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*73835*/     0, // EndSwitchType
/*73836*/   /*Scope*/ 48, /*->73885*/
/*73837*/     OPC_CheckChild0Type, MVT::f32,
/*73839*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->73862
/*73842*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*73849*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73852*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*73862*/     /*SwitchType*/ 20,  MVT::v4f32,// ->73884
/*73864*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*73871*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73874*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*73884*/     0, // EndSwitchType
/*73885*/   /*Scope*/ 24, /*->73910*/
/*73886*/     OPC_CheckChild0Type, MVT::f64,
/*73888*/     OPC_CheckType, MVT::v2f64,
/*73890*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*73897*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*73900*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*73910*/   0, /*End of Scope*/
/*73911*/ /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VMOVFPIMM),// ->73963
/*73914*/   OPC_RecordChild0, // #0 = $SIMM
/*73915*/   OPC_MoveChild, 0,
/*73917*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*73920*/   OPC_MoveParent,
/*73921*/   OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->73942
/*73924*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73926*/     OPC_EmitInteger, MVT::i32, 14, 
/*73929*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73932*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*73942*/   /*SwitchType*/ 18,  MVT::v4f32,// ->73962
/*73944*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73946*/     OPC_EmitInteger, MVT::i32, 14, 
/*73949*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73952*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*73962*/   0, // EndSwitchType
/*73963*/ /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->74013
/*73966*/   OPC_RecordChild0, // #0 = $Vm
/*73967*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->73990
/*73970*/     OPC_CheckChild0Type, MVT::v2i32,
/*73972*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73974*/     OPC_EmitInteger, MVT::i32, 14, 
/*73977*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73980*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*73990*/   /*SwitchType*/ 20,  MVT::v4f32,// ->74012
/*73992*/     OPC_CheckChild0Type, MVT::v4i32,
/*73994*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73996*/     OPC_EmitInteger, MVT::i32, 14, 
/*73999*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74002*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*74012*/   0, // EndSwitchType
/*74013*/ /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->74063
/*74016*/   OPC_RecordChild0, // #0 = $Vm
/*74017*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->74040
/*74020*/     OPC_CheckChild0Type, MVT::v2i32,
/*74022*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74024*/     OPC_EmitInteger, MVT::i32, 14, 
/*74027*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74030*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*74040*/   /*SwitchType*/ 20,  MVT::v4f32,// ->74062
/*74042*/     OPC_CheckChild0Type, MVT::v4i32,
/*74044*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74046*/     OPC_EmitInteger, MVT::i32, 14, 
/*74049*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74052*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*74062*/   0, // EndSwitchType
/*74063*/ 0, // EndSwitchOpcode
    0
  }; // Total Array size is 74065 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 636
  // #OPC_RecordNode                     = 44
  // #OPC_RecordChild                    = 2085
  // #OPC_RecordMemRef                   = 10
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1390
  // #OPC_MoveParent                     = 2044
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 107
  // #OPC_CheckPatternPredicate          = 1964
  // #OPC_CheckPredicate                 = 659
  // #OPC_CheckOpcode                    = 1041
  // #OPC_SwitchOpcode                   = 55
  // #OPC_CheckType                      = 1056
  // #OPC_SwitchType                     = 239
  // #OPC_CheckChildType                 = 1248
  // #OPC_CheckInteger                   = 360
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 405
  // #OPC_CheckAndImm                    = 70
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 8
  // #OPC_EmitInteger                    = 2189
  // #OPC_EmitStringInteger              = 145
  // #OPC_EmitRegister                   = 2294
  // #OPC_EmitConvertToTarget            = 710
  // #OPC_EmitMergeInputChains           = 370
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 345
  // #OPC_EmitNodeXForm                  = 176
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 86
  // #OPC_MorphNodeTo                    = 2196

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

virtual bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (!Subtarget->hasV8Ops());
  case 17: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 18: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 19: return (Subtarget->hasDataBarrier());
  case 20: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 21: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 22: return (Subtarget->hasVFP2());
  case 23: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 24: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 25: return (getTargetLowering()->isLittleEndian());
  case 26: return (getTargetLowering()->isBigEndian());
  case 27: return (Subtarget->hasFPARMv8());
  case 28: return (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP());
  case 29: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP());
  case 30: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 31: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 32: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 33: return (Subtarget->isThumb());
  case 34: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 35: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 36: return (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 37: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 38: return (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto());
  case 39: return (Subtarget->hasV8Ops()) && (Subtarget->hasNEON());
  case 40: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 41: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 42: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 43: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 44: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 45: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 46: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 47: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 48: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 49: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 50: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 51: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 52: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 53: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 54: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 55: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 56: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 57: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 58: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 59: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 60: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 61: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 62: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 63: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 64: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 65: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 66: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 67: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 68: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 69: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 70: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 71: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 72: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP());
  case 73: return (Subtarget->hasVFP4());
  case 74: return (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP());
  case 75: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 76: return (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP());
  case 77: return (Subtarget->hasVFP3());
  }
}

virtual bool CheckNodePredicate(SDNode *Node,
                                unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 14: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 15: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 16: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 17: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 18: { // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 19: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 20: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 21: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 22: { // Predicate_ldrex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 23: { // Predicate_ldrex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 24: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 25: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 26: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 27: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 28: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 29: { // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 30: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 31: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 32: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 34: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 35: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 36: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 37: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 38: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 39: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 40: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 41: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 42: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 43: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 44: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 45: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 47: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 48: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 49: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 50: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 51: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 52: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 53: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 54: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 55: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 56: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 57: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 58: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 59: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 60: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 61: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 62: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 63: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 64: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 65: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 66: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 67: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 68: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 69: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 70: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 71: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 72: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 73: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 74: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 75: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 76: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 77: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 78: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 79: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 80: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 81: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 82: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 83: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 84: { // Predicate_strex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 85: { // Predicate_strex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 86: { // Predicate_strex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 87: { // Predicate_ldrex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 88: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 89: { // Predicate_atomic_load_acquire_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Acquire || Ordering == SequentiallyConsistent;

  }
  case 90: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 91: { // Predicate_atomic_load_acquire_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Acquire || Ordering == SequentiallyConsistent;

  }
  case 92: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 93: { // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Acquire || Ordering == SequentiallyConsistent;

  }
  case 94: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 95: { // Predicate_atomic_store_release_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Release || Ordering == SequentiallyConsistent;

  }
  case 96: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 97: { // Predicate_atomic_store_release_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Release || Ordering == SequentiallyConsistent;

  }
  case 98: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 99: { // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Release || Ordering == SequentiallyConsistent;

  }
  case 100: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 101: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 102: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 103: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 104: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 105: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 106: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 107: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 108: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 109: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 110: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 111: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

virtual bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                                 SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

virtual SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: assert(0);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous.val.3890
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous.val.3889
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

