In this project, a single cycle MIPS processor is designed. Verilog HDL has been used for designing. The processor executes R-type and load/store instructions in a single clock cycle. 
