timestamp 1465516013
version 8.3
tech sky130B
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use via1_3 via1_3_3 -1 0 479 0 -1 1261
use via_12 via_12_2 -1 0 290 0 -1 2
use via_12 via_12_9 -1 0 290 0 1 1278
use inv_lvt inv_lvt_1 1 0 53 0 1 118
use via1_3 via1_3_10 -1 0 566 0 -1 -15
use via1_3 via1_3_9 -1 0 766 0 -1 -15
use via1_3 via1_3_8 -1 0 966 0 -1 -15
use via1_3 via1_3_2 -1 0 679 0 -1 1261
use via_12 via_12_3 -1 0 604 0 -1 2
use via_12 via_12_4 -1 0 918 0 -1 2
use via_12 via_12_6 -1 0 918 0 1 1278
use M1_2 M1_2_0 -1 0 603 0 -1 306
use inv_lvt inv_lvt_2 1 0 681 0 1 118
use via1_3 via1_3_7 -1 0 1166 0 -1 -15
use via1_3 via1_3_6 -1 0 1366 0 -1 -15
use via1_3 via1_3_5 -1 0 1566 0 -1 -15
use via1_3 via1_3_1 -1 0 1679 0 -1 1261
use via_12 via_12_5 -1 0 1528 0 -1 2
use via_12 via_12_8 -1 0 1528 0 1 1278
use M2_1 M2_1_0 -1 0 1703 0 -1 306
use inv_lvt inv_lvt_3 -1 0 1625 0 1 118
use via1_3 via1_3_4 -1 0 1766 0 -1 -15
use via1_3 via1_3_0 -1 0 1879 0 -1 1261
use via_12 via_12_0 -1 0 2156 0 -1 2
use via_12 via_12_1 -1 0 1842 0 -1 2
use via_12 via_12_7 -1 0 2156 0 1 1278
use inv_lvt inv_lvt_0 -1 0 2253 0 1 118
use Guardring_N Guardring_N_0 1 0 681 0 1 892
use Guardring_P Guardring_P_0 1 0 681 0 1 148
port "vss" 3 160 -38 203 42 m2
port "vdd" 2 160 1238 203 1318 m2
port "R" 7 2223 623 2253 683 m1
port "Qn" 5 1104 447 1178 493 m1
port "S" 6 53 623 83 683 m1
port "Q" 8 1123 1318 1183 1348 m1
node "vss" 3 503.966 160 -38 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158880 4132 0 0 0 0 0 0 0 0
node "vdd" 3 415.01 160 1238 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158880 4132 0 0 0 0 0 0 0 0
node "m1_150_n28#" 7 1008.53 150 -28 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 170868 6328 0 0 0 0 0 0 0 0 0 0
node "R" 0 57.7017 2223 623 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10200 460 0 0 0 0 0 0 0 0 0 0
node "m1_1673_493#" 1 67.8465 1673 493 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18300 730 0 0 0 0 0 0 0 0 0 0
node "Qn" 1 109.515 1104 447 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23184 1100 0 0 0 0 0 0 0 0 0 0
node "m1_1425_623#" 1 115.937 1425 623 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30000 1120 0 0 0 0 0 0 0 0 0 0
node "m1_649_355#" 1 118.055 649 355 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30000 1120 0 0 0 0 0 0 0 0 0 0
node "m1_458_623#" 1 67.8465 458 623 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18300 730 0 0 0 0 0 0 0 0 0 0
node "S" 0 57.7017 53 623 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10200 460 0 0 0 0 0 0 0 0 0 0
node "m1_1361_1248#" 2 203.282 1361 1248 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61316 2302 0 0 0 0 0 0 0 0 0 0
node "Q" 2 113.011 1123 1318 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52524 2078 0 0 0 0 0 0 0 0 0 0
node "m1_150_1248#" 2 198.453 150 1248 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 59696 2248 0 0 0 0 0 0 0 0 0 0
node "w_53_680#" 3276 4210.8 53 680 nw 0 0 0 0 1403600 5676 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "vdd" "Qn" 0.806602
cap "m1_150_1248#" "m1_150_n28#" 8.96961
cap "m1_1673_493#" "m1_150_n28#" 14.3219
cap "vss" "w_53_680#" 58.5577
cap "m1_1673_493#" "m1_1425_623#" 58.8732
cap "S" "w_53_680#" 21.9871
cap "m1_1361_1248#" "Q" 39.4562
cap "m1_150_n28#" "m1_1425_623#" 23.8942
cap "w_53_680#" "m1_649_355#" 24.6642
cap "vss" "m1_150_1248#" 0.174666
cap "Q" "Qn" 33.2321
cap "vss" "m1_1673_493#" 0.906166
cap "S" "m1_150_1248#" 5.81228
cap "vss" "m1_150_n28#" 244.964
cap "Q" "vdd" 30.5435
cap "m1_150_1248#" "m1_649_355#" 15.9911
cap "vss" "m1_1425_623#" 2.25581
cap "S" "m1_150_n28#" 5.72403
cap "m1_458_623#" "vdd" 0.774397
cap "m1_649_355#" "m1_150_n28#" 23.8942
cap "m1_649_355#" "m1_1425_623#" 10.5462
cap "R" "w_53_680#" 21.9871
cap "m1_1361_1248#" "w_53_680#" 199.137
cap "S" "vss" 0.163347
cap "w_53_680#" "Qn" 19.8225
cap "vss" "m1_649_355#" 2.25581
cap "R" "m1_1673_493#" 9.26316
cap "m1_1361_1248#" "m1_1673_493#" 12.5203
cap "w_53_680#" "vdd" 157.698
cap "m1_150_1248#" "Qn" 2.02236
cap "R" "m1_150_n28#" 5.72403
cap "m1_1361_1248#" "m1_150_n28#" 9.00437
cap "m1_1361_1248#" "m1_1425_623#" 15.9911
cap "m1_150_n28#" "Qn" 36.9978
cap "m1_150_1248#" "vdd" 94.9266
cap "m1_1673_493#" "vdd" 0.774397
cap "m1_1425_623#" "Qn" 23.398
cap "Q" "w_53_680#" 242.108
cap "vss" "R" 0.163347
cap "m1_1361_1248#" "vss" 0.174743
cap "vdd" "m1_150_n28#" 0.645466
cap "vdd" "m1_1425_623#" 1.00514
cap "m1_458_623#" "w_53_680#" 22.5411
cap "vss" "Qn" 1.91361
cap "Q" "m1_150_1248#" 31.9159
cap "m1_458_623#" "m1_150_1248#" 12.5203
cap "vss" "vdd" 79.0605
cap "m1_649_355#" "Qn" 23.9893
cap "Q" "m1_150_n28#" 8.04813
cap "S" "vdd" 0.177265
cap "m1_458_623#" "m1_150_n28#" 14.3219
cap "vdd" "m1_649_355#" 1.00514
cap "Q" "vss" 0.983312
cap "m1_1361_1248#" "R" 5.81228
cap "m1_150_1248#" "w_53_680#" 196.553
cap "m1_1673_493#" "w_53_680#" 22.5411
cap "vss" "m1_458_623#" 0.906166
cap "S" "m1_458_623#" 9.26316
cap "w_53_680#" "m1_150_n28#" 16.7843
cap "w_53_680#" "m1_1425_623#" 24.6642
cap "m1_458_623#" "m1_649_355#" 58.8732
cap "R" "vdd" 0.177265
cap "m1_1361_1248#" "vdd" 97.466
cap "Guardring_N_0/a_n645_n907#" "inv_lvt_3/M2_inv_0/a_n40_n201#" 60.0111
cap "Guardring_N_0/a_n645_n907#" "Guardring_P_0/w_n681_509#" 200.129
cap "Guardring_N_0/a_n645_n907#" "inv_lvt_1/m1_170_505#" 113.896
cap "Guardring_N_0/a_n645_n907#" "inv_lvt_3/via_12_2/m1_0_n30#" 293.469
cap "inv_lvt_0/m1_170_505#" "inv_lvt_3/M2_inv_0/a_n40_n201#" 0.146327
cap "M1_2_0/a_n40_n197#" "inv_lvt_3/M2_inv_0/a_n40_n201#" 69.5126
cap "inv_lvt_0/via_12_2/m1_0_n30#" "inv_lvt_3/M2_inv_0/a_n40_n201#" 0.0399162
cap "M1_2_0/a_n40_n197#" "Guardring_P_0/w_n681_509#" 168.876
cap "M1_2_0/a_n40_n197#" "inv_lvt_1/m1_170_505#" 24.7986
cap "inv_lvt_0/via_12_2/m1_0_n30#" "inv_lvt_3/via_12_2/m1_0_n30#" 25.5739
cap "M1_2_0/a_n40_n197#" "inv_lvt_3/via_12_2/m1_0_n30#" 43.4656
cap "inv_lvt_1/m1_170_505#" "inv_lvt_3/M2_inv_0/a_n40_n201#" 0.146327
cap "Guardring_P_0/w_n681_509#" "inv_lvt_3/M2_inv_0/a_n40_n201#" 10.2411
cap "inv_lvt_3/via_12_2/m1_0_n30#" "inv_lvt_3/M2_inv_0/a_n40_n201#" 507.593
cap "Guardring_P_0/w_n681_509#" "inv_lvt_1/m1_170_505#" 131.561
cap "inv_lvt_3/via_12_2/m1_0_n30#" "inv_lvt_1/m1_170_505#" 15.3576
cap "inv_lvt_3/via_12_2/m1_0_n30#" "Guardring_P_0/w_n681_509#" 140.142
cap "inv_lvt_0/via_12_2/m1_0_n30#" "Guardring_N_0/a_n645_n907#" 0.00253211
cap "M1_2_0/a_n40_n197#" "Guardring_N_0/a_n645_n907#" 240.141
cap "inv_lvt_0/via_12_2/m1_0_n30#" "inv_lvt_0/m1_170_505#" 24.7986
cap "Guardring_N_0/a_n645_n907#" "inv_lvt_0/m1_170_505#" 113.189
cap "Guardring_P_0/w_n681_509#" "inv_lvt_0/m1_170_505#" 129.339
cap "inv_lvt_3/via_12_2/m1_0_n30#" "inv_lvt_0/via_12_2/m1_0_n30#" 43.8987
cap "inv_lvt_0/via_12_2/m1_0_n30#" "Guardring_N_0/a_n645_n907#" 236.535
cap "inv_lvt_0/via_12_2/m1_0_n30#" "Guardring_P_0/w_n681_509#" 169.869
cap "inv_lvt_3/M2_inv_0/a_n40_n201#" "inv_lvt_0/m1_170_505#" 15.3576
cap "inv_lvt_3/via_12_2/m1_0_n30#" "Guardring_N_0/a_n645_n907#" 6.61381
cap "inv_lvt_3/via_12_2/m1_0_n30#" "Guardring_P_0/w_n681_509#" 8.62036
cap "Guardring_N_0/a_n645_n907#" "Guardring_P_0/w_n681_509#" 144.031
cap "Guardring_N_0/a_n645_n907#" "M1_2_0/a_n40_n197#" 0.00253211
cap "inv_lvt_3/M2_inv_0/a_n40_n201#" "inv_lvt_0/via_12_2/m1_0_n30#" 43.4656
cap "inv_lvt_3/via_12_2/m1_0_n30#" "inv_lvt_3/M2_inv_0/a_n40_n201#" 22.7274
cap "inv_lvt_3/M2_inv_0/a_n40_n201#" "Guardring_N_0/a_n645_n907#" 217.704
cap "inv_lvt_3/M2_inv_0/a_n40_n201#" "Guardring_P_0/w_n681_509#" 81.6357
merge "Guardring_P_0/VSUBS" "Guardring_N_0/a_n645_n907#" -3089.48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25228 -1960 -88396 -5248 -57600 -2400 0 0 0 0 0 0 0 0
merge "Guardring_N_0/a_n645_n907#" "inv_lvt_0/M1_inv_0/a_n98_n171#"
merge "inv_lvt_0/M1_inv_0/a_n98_n171#" "via_12_1/m1_0_n30#"
merge "via_12_1/m1_0_n30#" "via_12_0/m1_0_n30#"
merge "via_12_0/m1_0_n30#" "via1_3_4/li_6_n34#"
merge "via1_3_4/li_6_n34#" "inv_lvt_3/M1_inv_0/a_n98_n171#"
merge "inv_lvt_3/M1_inv_0/a_n98_n171#" "M2_1_0/a_n98_n109#"
merge "M2_1_0/a_n98_n109#" "via_12_5/m1_0_n30#"
merge "via_12_5/m1_0_n30#" "via1_3_5/li_6_n34#"
merge "via1_3_5/li_6_n34#" "via1_3_6/li_6_n34#"
merge "via1_3_6/li_6_n34#" "via1_3_7/li_6_n34#"
merge "via1_3_7/li_6_n34#" "inv_lvt_2/M1_inv_0/a_n98_n171#"
merge "inv_lvt_2/M1_inv_0/a_n98_n171#" "M1_2_0/a_40_n109#"
merge "M1_2_0/a_40_n109#" "via_12_4/m1_0_n30#"
merge "via_12_4/m1_0_n30#" "via_12_3/m1_0_n30#"
merge "via_12_3/m1_0_n30#" "via1_3_8/li_6_n34#"
merge "via1_3_8/li_6_n34#" "via1_3_9/li_6_n34#"
merge "via1_3_9/li_6_n34#" "via1_3_10/li_6_n34#"
merge "via1_3_10/li_6_n34#" "inv_lvt_1/M1_inv_0/a_n98_n171#"
merge "inv_lvt_1/M1_inv_0/a_n98_n171#" "via_12_2/m1_0_n30#"
merge "via_12_2/m1_0_n30#" "vss"
merge "vss" "m1_150_n28#"
merge "m1_150_n28#" "inv_lvt_0/VSUBS"
merge "inv_lvt_0/VSUBS" "via_12_7/VSUBS"
merge "via_12_7/VSUBS" "via_12_1/VSUBS"
merge "via_12_1/VSUBS" "via_12_0/VSUBS"
merge "via_12_0/VSUBS" "via1_3_0/VSUBS"
merge "via1_3_0/VSUBS" "via1_3_4/VSUBS"
merge "via1_3_4/VSUBS" "inv_lvt_3/VSUBS"
merge "inv_lvt_3/VSUBS" "M2_1_0/VSUBS"
merge "M2_1_0/VSUBS" "via_12_8/VSUBS"
merge "via_12_8/VSUBS" "via_12_5/VSUBS"
merge "via_12_5/VSUBS" "via1_3_1/VSUBS"
merge "via1_3_1/VSUBS" "via1_3_5/VSUBS"
merge "via1_3_5/VSUBS" "via1_3_6/VSUBS"
merge "via1_3_6/VSUBS" "via1_3_7/VSUBS"
merge "via1_3_7/VSUBS" "inv_lvt_2/VSUBS"
merge "inv_lvt_2/VSUBS" "M1_2_0/VSUBS"
merge "M1_2_0/VSUBS" "via_12_6/VSUBS"
merge "via_12_6/VSUBS" "via_12_4/VSUBS"
merge "via_12_4/VSUBS" "via_12_3/VSUBS"
merge "via_12_3/VSUBS" "via1_3_2/VSUBS"
merge "via1_3_2/VSUBS" "via1_3_8/VSUBS"
merge "via1_3_8/VSUBS" "via1_3_9/VSUBS"
merge "via1_3_9/VSUBS" "via1_3_10/VSUBS"
merge "via1_3_10/VSUBS" "inv_lvt_1/VSUBS"
merge "inv_lvt_1/VSUBS" "via_12_9/VSUBS"
merge "via_12_9/VSUBS" "via_12_2/VSUBS"
merge "via_12_2/VSUBS" "via1_3_3/VSUBS"
merge "via1_3_3/VSUBS" "VSUBS"
merge "Guardring_P_0/w_n681_509#" "inv_lvt_0/M2_inv_0/w_n236_n324#" -6886.47 0 0 0 0 -1508556 -19108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14416 -1120 -55312 -3280 -38400 -1600 0 0 0 0 0 0 0 0
merge "inv_lvt_0/M2_inv_0/w_n236_n324#" "inv_lvt_3/M2_inv_0/w_n236_n324#"
merge "inv_lvt_3/M2_inv_0/w_n236_n324#" "inv_lvt_2/M2_inv_0/w_n236_n324#"
merge "inv_lvt_2/M2_inv_0/w_n236_n324#" "inv_lvt_1/M2_inv_0/w_n236_n324#"
merge "inv_lvt_1/M2_inv_0/w_n236_n324#" "w_53_680#"
merge "w_53_680#" "inv_lvt_0/M2_inv_0/a_n98_n104#"
merge "inv_lvt_0/M2_inv_0/a_n98_n104#" "via_12_7/m1_0_n30#"
merge "via_12_7/m1_0_n30#" "via1_3_0/li_6_n34#"
merge "via1_3_0/li_6_n34#" "inv_lvt_3/M2_inv_0/a_n98_n104#"
merge "inv_lvt_3/M2_inv_0/a_n98_n104#" "via_12_8/m1_0_n30#"
merge "via_12_8/m1_0_n30#" "via1_3_1/li_6_n34#"
merge "via1_3_1/li_6_n34#" "m1_1361_1248#"
merge "m1_1361_1248#" "inv_lvt_2/M2_inv_0/a_n98_n104#"
merge "inv_lvt_2/M2_inv_0/a_n98_n104#" "via_12_6/m1_0_n30#"
merge "via_12_6/m1_0_n30#" "via1_3_2/li_6_n34#"
merge "via1_3_2/li_6_n34#" "inv_lvt_1/M2_inv_0/a_n98_n104#"
merge "inv_lvt_1/M2_inv_0/a_n98_n104#" "via_12_9/m1_0_n30#"
merge "via_12_9/m1_0_n30#" "vdd"
merge "vdd" "via1_3_3/li_6_n34#"
merge "via1_3_3/li_6_n34#" "m1_150_1248#"
merge "inv_lvt_3/M2_inv_0/a_n40_n201#" "M2_1_0/a_40_n109#" -844.783 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8884 -764 0 0 0 0 0 0 0 0 0 0
merge "M2_1_0/a_40_n109#" "m1_1425_623#"
merge "m1_1425_623#" "inv_lvt_2/via_12_2/m1_0_n30#"
merge "inv_lvt_2/via_12_2/m1_0_n30#" "Q"
merge "M1_2_0/a_n40_n197#" "inv_lvt_1/via_12_2/m1_0_n30#" -465.921 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -240 0 0 0 0 0 0 0 0 0 0
merge "inv_lvt_1/via_12_2/m1_0_n30#" "m1_458_623#"
merge "inv_lvt_3/via_12_2/m1_0_n30#" "inv_lvt_2/M1_inv_0/a_n40_n197#" -831.576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8930 -766 0 0 0 0 0 0 0 0 0 0
merge "inv_lvt_2/M1_inv_0/a_n40_n197#" "Qn"
merge "Qn" "M1_2_0/a_n98_n109#"
merge "M1_2_0/a_n98_n109#" "m1_649_355#"
merge "inv_lvt_0/via_12_2/m1_0_n30#" "M2_1_0/a_n40_n197#" -465.868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -240 0 0 0 0 0 0 0 0 0 0
merge "M2_1_0/a_n40_n197#" "m1_1673_493#"
merge "inv_lvt_0/m1_170_505#" "R" -152.304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 0 0 0 0 0 0 0 0 0 0
merge "inv_lvt_1/m1_170_505#" "S" -152.304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 0 0 0 0 0 0 0 0 0 0
