INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 14:11:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : sobel
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.098ns  (required time - arrival time)
  Source:                 muli0/multiply_unit/q2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux77/tehb/dataReg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.686ns (44.058%)  route 3.410ns (55.942%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 5.199 - 4.000 ) 
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2426, unset)         1.283     1.283    muli0/multiply_unit/clk
    SLICE_X17Y107        FDRE                                         r  muli0/multiply_unit/q2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y107        FDRE (Prop_fdre_C_Q)         0.223     1.506 r  muli0/multiply_unit/q2_reg[7]/Q
                         net (fo=1, routed)           0.633     2.139    addi0/muli0_result[7]
    SLICE_X12Y104        LUT4 (Prop_lut4_I3_O)        0.043     2.182 r  addi0/Memory[0][7]_i_6/O
                         net (fo=1, routed)           0.000     2.182    addi0/Memory[0][7]_i_6_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     2.362 r  addi0/Memory_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.362    addi0/Memory_reg[0][7]_i_1_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.416 r  addi0/Memory_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.416    addi0/Memory_reg[0][11]_i_1_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.470 r  addi0/Memory_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.470    addi0/Memory_reg[0][15]_i_1_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.524 r  addi0/Memory_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.524    addi0/Memory_reg[0][19]_i_1_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.578 r  addi0/Memory_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.578    addi0/Memory_reg[0][23]_i_1_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     2.751 f  addi0/Memory_reg[0][27]_i_1/O[1]
                         net (fo=12, routed)          0.420     3.171    addi0/result[25]
    SLICE_X13Y110        LUT2 (Prop_lut2_I1_O)        0.125     3.296 r  addi0/i__i_27/O
                         net (fo=1, routed)           0.000     3.296    cmpi4/Memory_reg[4][0]_0[0]
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.555 r  cmpi4/i__i_11/CO[3]
                         net (fo=26, routed)          0.362     3.917    buffer179/fifo/result[0]
    SLICE_X15Y110        LUT5 (Prop_lut5_I4_O)        0.043     3.960 r  buffer179/fifo/reg_out1_i_7/O
                         net (fo=35, routed)          0.545     4.505    buffer148/fifo/buffer179_outs
    SLICE_X6Y108         LUT6 (Prop_lut6_I0_O)        0.043     4.548 r  buffer148/fifo/dataReg[3]_i_23/O
                         net (fo=2, routed)           0.448     4.996    buffer183/control/dataReg[3]_i_19
    SLICE_X8Y109         LUT5 (Prop_lut5_I3_O)        0.043     5.039 r  buffer183/control/dataReg[3]_i_30/O
                         net (fo=1, routed)           0.383     5.422    buffer192/control/dataReg_reg[3]_i_11_5
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.043     5.465 r  buffer192/control/dataReg[3]_i_19/O
                         net (fo=1, routed)           0.000     5.465    addi2/S[0]
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.711 r  addi2/dataReg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.711    addi2/dataReg_reg[3]_i_11_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.765 r  addi2/dataReg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.765    addi2/dataReg_reg[7]_i_11_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.819 r  addi2/dataReg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.819    addi2/dataReg_reg[11]_i_11_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.873 r  addi2/dataReg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.873    addi2/dataReg_reg[15]_i_11_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.927 r  addi2/dataReg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.927    addi2/dataReg_reg[19]_i_11_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.981 r  addi2/dataReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.981    addi2/dataReg_reg[23]_i_11_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.089 r  addi2/dataReg_reg[27]_i_11/O[0]
                         net (fo=1, routed)           0.342     6.431    addi3/dataReg_reg[31]_i_6_1[24]
    SLICE_X7Y115         LUT4 (Prop_lut4_I3_O)        0.123     6.554 r  addi3/dataReg[27]_i_10/O
                         net (fo=1, routed)           0.000     6.554    addi3/dataReg[27]_i_10_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.813 r  addi3/dataReg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.813    addi3/dataReg_reg[27]_i_2_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.979 r  addi3/dataReg_reg[31]_i_6/O[1]
                         net (fo=2, routed)           0.278     7.256    buffer52/control/result[29]
    SLICE_X7Y117         LUT5 (Prop_lut5_I4_O)        0.123     7.379 r  buffer52/control/dataReg[29]_i_1__5/O
                         net (fo=1, routed)           0.000     7.379    mux77/tehb/dataReg_reg[31]_0[29]
    SLICE_X7Y117         FDRE                                         r  mux77/tehb/dataReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=2426, unset)         1.199     5.199    mux77/tehb/clk
    SLICE_X7Y117         FDRE                                         r  mux77/tehb/dataReg_reg[29]/C
                         clock pessimism              0.085     5.284    
                         clock uncertainty           -0.035     5.249    
    SLICE_X7Y117         FDRE (Setup_fdre_C_D)        0.033     5.282    mux77/tehb/dataReg_reg[29]
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 -2.098    




