;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	MOV -7, <-20
	SPL 271, 960
	MOV -7, <-20
	MOV -67, <-20
	DJN -1, @-0
	MOV #10, @462
	SPL 0, <-50
	MOV #10, @462
	ADD -10, @2
	MOV #10, @462
	ADD 210, 32
	SPL 0, <-54
	ADD -10, @2
	JMP @410, <462
	JMN 338, 264
	ADD 133, 76
	JMN @330, 764
	SUB @127, 106
	JMN @12, #209
	DJN @3, <-400
	MOV 121, 103
	MOV #130, 9
	ADD 710, 609
	ADD @-1, @9
	SUB @127, 106
	SUB 330, 764
	MOV #130, 9
	ADD @20, @10
	JMN 6, #769
	JMN 6, #769
	SPL -16, 30
	ADD @-1, @9
	SLT 300, 90
	SLT 300, 90
	JMN -1, <9
	MOV 0, -54
	SPL -16, 30
	SPL 271, 960
	SPL 271, 960
	SPL 6, #769
	JMZ <130, 9
	SLT @-0, -40
	SPL 271, 960
	JMN @330, 764
	SUB #10, <462
	DJN -1, @-0
	SUB @-16, 30
	SPL 0, <-50
	DJN -1, @-0
	JMZ @701, 105
