---
keywords: fastai
description: An overview of all experiments
title: Overview of the Experiments
toc: true 
badges: true
comments: true
categories: [jupyter]
nb_path: _notebooks/2020-04-30-Overview_of_experiments.ipynb
layout: notebook
---

<!--
#################################################
### THIS FILE WAS AUTOGENERATED! DO NOT EDIT! ###
#################################################
# file to edit: _notebooks/2020-04-30-Overview_of_experiments.ipynb
-->

<div class="container" id="notebook-container">
        
    {% raw %}
    
<div class="cell border-box-sizing code_cell rendered">

</div>
    {% endraw %}

<div class="cell border-box-sizing text_cell rendered"><div class="inner_cell">
<div class="text_cell_render border-box-sizing rendered_html">
<h1 id="Introduction">Introduction<a class="anchor-link" href="#Introduction"> </a></h1>
</div>
</div>
</div>
<div class="cell border-box-sizing text_cell rendered"><div class="inner_cell">
<div class="text_cell_render border-box-sizing rendered_html">
<p>This page will present a quick overview of all experiments done.</p>

</div>
</div>
</div>
<div class="cell border-box-sizing text_cell rendered"><div class="inner_cell">
<div class="text_cell_render border-box-sizing rendered_html">
<h1 id="Tables">Tables<a class="anchor-link" href="#Tables"> </a></h1>
</div>
</div>
</div>
<div class="cell border-box-sizing text_cell rendered"><div class="inner_cell">
<div class="text_cell_render border-box-sizing rendered_html">
<p>These tables show.. Lorem ipsum..</p>

</div>
</div>
</div>
    {% raw %}
    
<div class="cell border-box-sizing code_cell rendered">

<div class="output_wrapper">
<div class="output">

<div class="output_area">


<div class="output_html rendered_html output_subarea ">
<table border="1" class="dataframe">
  <thead>
    <tr>
      <th colspan="2" halign="left"></th>
      <th>CIFAR10 Classification</th>
    </tr>
    <tr>
      <th>Hardware</th>
      <th>Platform</th>
      <th>CNV</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>FPGA</td>
      <td>ZCU102-DPU</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>ZCU104-DPU</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>Ultra96-DPU</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>ZCU104-FINN</td>
      <td>[INT2,INT4]*[100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td></td>
      <td>ZCU104-BISMO</td>
      <td>[INT2,INT4]*[100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td>GPU</td>
      <td>TX2-maxn</td>
      <td>[FP16,FP32]*[100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td></td>
      <td>TX2-maxp</td>
      <td>[FP16,FP32]*[100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td></td>
      <td>TX2-maxq</td>
      <td>[FP16,FP32]*[100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td>TPU</td>
      <td>TPU-fast clk</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>TPU-slow clk</td>
      <td>na</td>
    </tr>
    <tr>
      <td>VLIW</td>
      <td>NCS</td>
      <td>[FP16]*[100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td>CPU</td>
      <td>U96-Quadcore A53</td>
      <td>[INT2,INT4]*[100%,50%,25%,12.5%]</td>
    </tr>
  </tbody>
</table>
</div>

</div>

<div class="output_area">


<div class="output_html rendered_html output_subarea ">
<table border="1" class="dataframe">
  <thead>
    <tr>
      <th colspan="2" halign="left"></th>
      <th>MNIST Classification</th>
    </tr>
    <tr>
      <th>Hardware</th>
      <th>Platform</th>
      <th>MLP</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>FPGA</td>
      <td>ZCU102-DPU</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>ZCU104-DPU</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>Ultra96-DPU</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>ZCU104-FINN</td>
      <td>[INT2, INT4] * [100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td></td>
      <td>ZCU104-BISMO</td>
      <td>[INT2, INT4] * [100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td>GPU</td>
      <td>TX2-maxn</td>
      <td>[FP16, FP32] * [100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td></td>
      <td>TX2-maxp</td>
      <td>[FP16, FP32] * [100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td></td>
      <td>TX2-maxq</td>
      <td>[FP16, FP32] * [100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td>TPU</td>
      <td>TPU-fast clk</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>TPU-slow clk</td>
      <td>na</td>
    </tr>
    <tr>
      <td>VLIW</td>
      <td>NCS</td>
      <td>[FP16] * [100%,50%,25%,12.5%]</td>
    </tr>
    <tr>
      <td>CPU</td>
      <td>U96-Quadcore A53</td>
      <td>[INT2, INT4] * [100%,50%,25%,12.5%]</td>
    </tr>
  </tbody>
</table>
</div>

</div>

<div class="output_area">


<div class="output_html rendered_html output_subarea ">
<table border="1" class="dataframe">
  <thead>
    <tr>
      <th colspan="2" halign="left"></th>
      <th colspan="3" halign="left">ImageNet Classification</th>
    </tr>
    <tr>
      <th>Hardware</th>
      <th>Platform</th>
      <th>ResNet50</th>
      <th>GoogLeNetV1</th>
      <th>MobileNet</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>FPGA</td>
      <td>ZCU102-DPU</td>
      <td>[INT8]*[100%,80%,50%,30%]</td>
      <td>INT8</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>ZCU104-DPU</td>
      <td>INT8</td>
      <td>INT8</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>Ultra96-DPU</td>
      <td>[INT8]*[100%,80%,50%,30%]</td>
      <td>INT8</td>
      <td>INT8</td>
    </tr>
    <tr>
      <td></td>
      <td>ZCU104-FINN</td>
      <td>na</td>
      <td>na</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>ZCU104-BISMO</td>
      <td>na</td>
      <td>na</td>
      <td>na</td>
    </tr>
    <tr>
      <td>GPU</td>
      <td>TX2-maxn</td>
      <td>FP16,FP32</td>
      <td>FP16,FP32</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>TX2-maxp</td>
      <td>FP16,FP32</td>
      <td>FP16,FP32</td>
      <td>na</td>
    </tr>
    <tr>
      <td></td>
      <td>TX2-maxq</td>
      <td>FP16,FP32</td>
      <td>FP16,FP32</td>
      <td>na</td>
    </tr>
    <tr>
      <td>TPU</td>
      <td>TPU-fast clk</td>
      <td>na</td>
      <td>INT8</td>
      <td>INT8</td>
    </tr>
    <tr>
      <td></td>
      <td>TPU-slow clk</td>
      <td>na</td>
      <td>INT8</td>
      <td>INT8</td>
    </tr>
    <tr>
      <td>VLIW</td>
      <td>NCS</td>
      <td>FP16</td>
      <td>na</td>
      <td>na</td>
    </tr>
    <tr>
      <td>CPU</td>
      <td>U96-Quadcore A53</td>
      <td>na</td>
      <td>na</td>
      <td>na</td>
    </tr>
  </tbody>
</table>
</div>

</div>

</div>
</div>

</div>
    {% endraw %}

</div>
 

