// https://wiki.osdev.org/8259_PIC#Initialisation

#include "pic.h"

#include "idt.h"
#include "io.h"

#define PIC1         0x20 /* IO base address for master PIC */
#define PIC2         0xA0 /* IO base address for slave PIC */
#define PIC1_COMMAND PIC1
#define PIC1_DATA    (PIC1 + 1)
#define PIC2_COMMAND PIC2
#define PIC2_DATA    (PIC2 + 1)

/* reinitialize the PIC controllers, giving them specified vector offsets
   rather than 8h and 70h, as configured by default */

#define ICW1_ICW4      0x01 /* Indicates that ICW4 will be present */
#define ICW1_SINGLE    0x02 /* Single (cascade) mode */
#define ICW1_INTERVAL4 0x04 /* Call address interval 4 (8) */
#define ICW1_LEVEL     0x08 /* Level triggered (edge) mode */
#define ICW1_INIT      0x10 /* Initialization - required! */

#define ICW4_8086       0x01 /* 8086/88 (MCS-80/85) mode */
#define ICW4_AUTO       0x02 /* Auto (normal) EOI */
#define ICW4_BUF_SLAVE  0x08 /* Buffered mode/slave */
#define ICW4_BUF_MASTER 0x0C /* Buffered mode/master */
#define ICW4_SFNM       0x10 /* Special fully nested (not) */

#define CASCADE_IRQ 2

static inline void io_wait(void) {
    outb(0x80, 0);
}

/*
arguments:
	offset1 - vector offset for master PIC
		vectors on the master become offset1..offset1+7
	offset2 - same for slave PIC: offset2..offset2+7
	mask - the IRQs to enable, as MASK_* bits from pic.h (master in the low byte, slave in the high byte)
*/
void PIC_remap(int offset1, int offset2, uint16_t mask) {
    outb(PIC1_COMMAND, ICW1_INIT | ICW1_ICW4); // starts the initialization sequence (in cascade mode)
    io_wait();
    outb(PIC2_COMMAND, ICW1_INIT | ICW1_ICW4);
    io_wait();
    outb(PIC1_DATA, offset1); // ICW2: Master PIC vector offset
    io_wait();
    outb(PIC2_DATA, offset2); // ICW2: Slave PIC vector offset
    io_wait();
    outb(PIC1_DATA, 1 << CASCADE_IRQ); // ICW3: tell Master PIC that there is a slave PIC at IRQ2
    io_wait();
    outb(PIC2_DATA, CASCADE_IRQ); // ICW3: tell Slave PIC its cascade identity
    io_wait();

    outb(PIC1_DATA, ICW4_8086); // ICW4: have the PICs use 8086 mode (and not 8080 mode)
    io_wait();
    outb(PIC2_DATA, ICW4_8086);
    io_wait();

    // Slave IRQs only reach the CPU through the master's cascade line
    if (mask & 0xFF00) {
        mask |= MASK_CASCADE;
    }

    // A set bit in the PIC's mask register disables that IRQ, so invert the enable mask
    outb(PIC1_DATA, ~mask & 0xFF);
    io_wait();
    outb(PIC2_DATA, (~mask >> 8) & 0xFF);
    io_wait();
}

#define PIC_EOI 0x20 /* End-of-interrupt command code */

void PIC_sendEOI(uint8_t irq) {
    if (irq >= 8)
        outb(PIC2_COMMAND, PIC_EOI);

    outb(PIC1_COMMAND, PIC_EOI);
}

#define PIC_READ_ISR 0x0b /* OCW3 irq service next CMD read */

// https://wiki.osdev.org/8259_PIC#Handling_Spurious_IRQs
bool PIC_is_spurious(uint8_t irq) {
    if (irq == 7) {
        outb(PIC1_COMMAND, PIC_READ_ISR);
        return !(inb(PIC1_COMMAND) & 0x80);
    }
    if (irq == 15) {
        outb(PIC2_COMMAND, PIC_READ_ISR);
        if (!(inb(PIC2_COMMAND) & 0x80)) {
            outb(PIC1_COMMAND, PIC_EOI);
            return true;
        }
    }
    return false;
}
