timestamp 1652824303
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R1____sub1 1 0 35530 0 1 15680
use sky130_asc_res_xhigh_po_2p85_1 R20____sub2 1 0 44938 0 1 15680
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R3____sub1 1 0 43272 0 1 19440
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R2____sub2 1 0 38372 0 1 19440
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R4____sub1 1 0 35628 0 1 19440
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R5____sub2 1 0 32884 0 1 19440
use sky130_asc_pnp_05v5_W3p40L3p40_8 BGR_Core____pnp_vb____b1 1 0 38274 0 1 23200
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R1____sub2 1 0 27396 0 1 23200
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R5____sub1 1 0 30140 0 1 23200
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R12____sub1 1 0 32884 0 1 23200
use sky130_asc_pfet_01v8_lvt_6 amp____M4 1 0 25436 0 1 26960
use sky130_asc_pfet_01v8_lvt_6 amp____M8 1 0 22202 0 1 26960
use sky130_asc_pnp_05v5_W3p40L3p40_8 BGR_Core____pnp_vb____b2 1 0 38274 0 1 26960
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R4____sub2 1 0 32884 0 1 26960
use sky130_asc_res_xhigh_po_2p85_2 BGR_Core____R13 1 0 29552 0 1 26960
use sky130_asc_pfet_01v8_lvt_12 amp____M13 1 0 21320 0 1 30720
use sky130_asc_pnp_05v5_W3p40L3p40_8 BGR_Core____pnp_vb____b3 1 0 27298 0 1 30720
use sky130_asc_pnp_05v5_W3p40L3p40_8 BGR_Core____pnp_vb____b4 1 0 38274 0 1 30720
use sky130_asc_nfet_01v8_lvt_1 amp____M6 1 0 17498 0 1 34480
use sky130_asc_nfet_01v8_lvt_1 amp____M7 1 0 16616 0 1 34480
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R6____sub1 1 0 9560 0 1 34480
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R2____sub1 1 0 18380 0 1 34480
use sky130_asc_pfet_01v8_lvt_60 CM____M3 1 0 21124 0 1 34480
use sky130_asc_pnp_05v5_W3p40L3p40_7 BGR_Core____pnp_vb____b5 1 0 39646 0 1 38240
use sky130_asc_res_xhigh_po_2p85_1 BGR_Core____R12____sub2 1 0 36118 0 1 38240
use sky130_asc_pfet_01v8_lvt_60 CM____M1 1 0 8188 0 1 38240
use sky130_asc_res_xhigh_po_2p85_2 BGR_Core____R9 1 0 10148 0 1 42000
use sky130_asc_pnp_05v5_W3p40L3p40_1 BGR_Core____pnp_va 1 0 13480 0 1 42000
use sky130_asc_pfet_01v8_lvt_12 CM____M17 1 0 15342 0 1 42000
use sky130_asc_pfet_01v8_lvt_60 CM____M2 1 0 21320 0 1 42000
port "porst" 0 0 112 160 172 m3
port "vbg" 3 57340 112 57500 172 m3
port "va" 1 0 53792 160 53852 m3
port "vb" 2 57340 53792 57500 53852 m3
port "VDD" 11 5788 0 6588 800 m4
port "VDD" 10 5788 53124 6588 53924 m4
port "VDD" 9 50850 0 51650 800 m4
port "VDD" 8 50850 53124 51650 53924 m4
port "VDD" 7 0 5760 800 6560 m5
port "VDD" 6 56700 5760 57500 6560 m5
port "VDD" 5 0 47360 800 48160 m5
port "VDD" 4 56700 47360 57500 48160 m5
port "VSS" 19 3388 0 4188 800 m4
port "VSS" 18 3388 53124 4188 53924 m4
port "VSS" 17 53250 0 54050 800 m4
port "VSS" 16 53250 53124 54050 53924 m4
port "VSS" 15 0 3360 800 4160 m5
port "VSS" 14 56700 3360 57500 4160 m5
port "VSS" 13 0 49760 800 50560 m5
port "VSS" 12 56700 49760 57500 50560 m5
node "porst" 0 0 0 112 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9600 440 0 0 0 0 0 0
node "m1_36110_21032#" 17 0 36110 21032 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78224 5576 35328 2456 0 0 0 0 0 0 0 0
node "m1_30682_23344#" 22 0 30682 23344 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71840 5120 69600 4904 0 0 0 0 0 0 0 0
node "m1_43438_20068#" 18 0 43438 20068 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6656 464 109584 7760 0 0 0 0 0 0 0 0
node "m1_33442_20080#" 20 0 33442 20080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10016 704 122912 8712 0 0 0 0 0 0 0 0
node "m1_27890_24284#" 73 0 27890 24284 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 222144 15856 237992 16932 0 0 0 0 0 0 0 0
node "m1_42720_28322#" 1 0 42720 28322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5712 464 0 0 0 0 0 0 0 0 0 0
node "m1_33336_28594#" 53 0 33336 28594 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 90656 6464 244768 17416 0 0 0 0 0 0 0 0
node "m1_39942_24420#" 32 0 39942 24420 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13064 916 196800 13928 0 0 0 0 0 0 0 0
node "m1_37674_31912#" 5 0 37674 31912 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30912 2264 0 0 0 0 0 0 0 0 0 0
node "m1_38580_32130#" 1 0 38580 32130 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3808 328 0 0 0 0 0 0 0 0 0 0
node "m1_38042_32252#" 2 0 38042 32252 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10304 792 0 0 0 0 0 0 0 0 0 0
node "m1_34440_32130#" 1 0 34440 32130 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3808 328 0 0 0 0 0 0 0 0 0 0
node "m1_18906_34632#" 152 0 18906 34632 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 569784 40620 390528 27760 0 0 0 0 0 0 0 0
node "vbg" 16 0 57340 112 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37008 2632 975092 69490 794496 26602 0 0 0 0 0 0
node "m1_18690_17076#" 160 0 18690 17076 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 485400 34660 520848 37136 0 0 0 0 0 0 0 0
node "m1_29822_28568#" 75 0 29822 28568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 195768 13972 280944 20000 0 0 0 0 0 0 0 0
node "m1_34546_38644#" 13 0 34546 38644 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8336 584 77216 5448 0 0 0 0 0 0 0 0
node "m1_10074_36060#" 13 0 10074 36060 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10912 768 77216 5448 0 0 0 0 0 0 0 0
node "m1_40678_31900#" 32 0 40678 31900 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11640 820 195264 13880 0 0 0 0 0 0 0 0
node "m1_33318_23808#" 87 0 33318 23808 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110528 7816 443840 31568 0 0 0 0 0 0 0 0
node "m1_39960_39610#" 1 0 39960 39610 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3808 328 0 0 0 0 0 0 0 0 0 0
node "va" 72 0 0 53792 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10160 720 400340 28498 573696 19242 0 0 0 0 0 0
node "m1_27922_23344#" 175 0 27922 23344 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 468360 33308 642912 45720 0 0 0 0 0 0 0 0
node "m1_17434_42384#" 13 0 17434 42384 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10912 768 75312 5312 0 0 0 0 0 0 0 0
node "m1_14490_42724#" 5 0 14490 42724 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30912 2264 0 0 0 0 0 0 0 0 0 0
node "m1_9950_35096#" 38 0 9950 35096 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18136 1284 227632 16192 0 0 0 0 0 0 0 0
node "vb" 54 0 57340 53792 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3328 232 291140 20698 617856 20714 0 0 0 0 0 0
node "m1_20654_43608#" 7 0 20654 43608 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42448 3088 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 56700 47360 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49274400 823640 5644800 110880 5644800 110880 285728000 821904 307734848 884676 0 0
node "li_32781_26809#" 137 0 32781 26809 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10404 680 79360 5636 61984 4360 0 0 0 0 0 0 0 0
node "li_25254_27081#" 215 0 25254 27081 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18819 1192 0 0 0 0 0 0 0 0 0 0 0 0
node "li_25254_28713#" 156 0 25254 28713 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10064 728 23528 1592 73408 5176 0 0 0 0 0 0 0 0
node "li_25053_27200#" 583 0 25053 27200 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49130 3026 16380 1120 65792 4632 0 0 0 0 0 0 0 0
node "li_26985_30821#" 93 0 26985 30821 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2312 272 9994 636 114064 8080 0 0 0 0 0 0 0 0
node "li_17233_34629#" 366 0 17233 34629 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30328 1852 127792 9078 69600 4904 0 0 0 0 0 0 0 0
node "li_17141_35921#" 115 0 17141 35921 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9826 646 39712 2854 0 0 0 0 0 0 0 0 0 0
node "li_35265_34595#" 162 0 35265 34595 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3468 408 14862 978 215840 15288 0 0 0 0 0 0 0 0
node "li_16957_42109#" 26 0 16957 42109 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 19740 1360 67696 4768 0 0 0 0 0 0 0 0
node "VSS" 196 0 56700 49760 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15028 1020 54227240 907724 7190096 147912 7059360 138776 340025600 984848 330314048 951876 0 0
node "li_14565_43418#" 26 0 14565 43418 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2312 204 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____pnp_va/Base" "BGR_Core____R9/Rout" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R9/Rout" "li_14565_43418#"
merge "li_14565_43418#" "CM____M2/VSUBS"
merge "CM____M2/VSUBS" "CM____M2/VGND"
merge "CM____M2/VGND" "CM____M17/VSUBS"
merge "CM____M17/VSUBS" "CM____M17/VGND"
merge "CM____M17/VGND" "BGR_Core____pnp_va/Collector"
merge "BGR_Core____pnp_va/Collector" "BGR_Core____pnp_va/VGND"
merge "BGR_Core____pnp_va/VGND" "BGR_Core____R9/VGND"
merge "BGR_Core____R9/VGND" "BGR_Core____pnp_vb____b5/VGND"
merge "BGR_Core____pnp_vb____b5/VGND" "BGR_Core____pnp_vb____b5/Base"
merge "BGR_Core____pnp_vb____b5/Base" "m1_39960_39610#"
merge "m1_39960_39610#" "BGR_Core____pnp_vb____b5/Collector"
merge "BGR_Core____pnp_vb____b5/Collector" "BGR_Core____R12____sub2/VGND"
merge "BGR_Core____R12____sub2/VGND" "CM____M1/VSUBS"
merge "CM____M1/VSUBS" "CM____M1/VGND"
merge "CM____M1/VGND" "CM____M3/VSUBS"
merge "CM____M3/VSUBS" "CM____M3/VGND"
merge "CM____M3/VGND" "BGR_Core____R2____sub1/VGND"
merge "BGR_Core____R2____sub1/VGND" "amp____M6/VGND"
merge "amp____M6/VGND" "amp____M7/VGND"
merge "amp____M7/VGND" "BGR_Core____R6____sub1/VGND"
merge "BGR_Core____R6____sub1/VGND" "BGR_Core____pnp_vb____b3/Base"
merge "BGR_Core____pnp_vb____b3/Base" "BGR_Core____pnp_vb____b4/Base"
merge "BGR_Core____pnp_vb____b4/Base" "m1_38580_32130#"
merge "m1_38580_32130#" "m1_38042_32252#"
merge "m1_38042_32252#" "m1_34440_32130#"
merge "m1_34440_32130#" "BGR_Core____pnp_vb____b4/Collector"
merge "BGR_Core____pnp_vb____b4/Collector" "BGR_Core____pnp_vb____b4/VGND"
merge "BGR_Core____pnp_vb____b4/VGND" "BGR_Core____pnp_vb____b3/Collector"
merge "BGR_Core____pnp_vb____b3/Collector" "BGR_Core____pnp_vb____b3/VGND"
merge "BGR_Core____pnp_vb____b3/VGND" "amp____M13/VSUBS"
merge "amp____M13/VSUBS" "amp____M13/VGND"
merge "amp____M13/VGND" "BGR_Core____pnp_vb____b2/Base"
merge "BGR_Core____pnp_vb____b2/Base" "BGR_Core____pnp_vb____b2/Collector"
merge "BGR_Core____pnp_vb____b2/Collector" "m1_42720_28322#"
merge "m1_42720_28322#" "BGR_Core____pnp_vb____b2/VGND"
merge "BGR_Core____pnp_vb____b2/VGND" "BGR_Core____R4____sub2/VGND"
merge "BGR_Core____R4____sub2/VGND" "BGR_Core____R13/VGND"
merge "BGR_Core____R13/VGND" "BGR_Core____R13/Rout"
merge "BGR_Core____R13/Rout" "amp____M4/VSUBS"
merge "amp____M4/VSUBS" "amp____M4/VGND"
merge "amp____M4/VGND" "amp____M8/VSUBS"
merge "amp____M8/VSUBS" "amp____M8/VGND"
merge "amp____M8/VGND" "BGR_Core____pnp_vb____b1/Base"
merge "BGR_Core____pnp_vb____b1/Base" "BGR_Core____pnp_vb____b1/Collector"
merge "BGR_Core____pnp_vb____b1/Collector" "BGR_Core____pnp_vb____b1/VGND"
merge "BGR_Core____pnp_vb____b1/VGND" "BGR_Core____R12____sub1/VGND"
merge "BGR_Core____R12____sub1/VGND" "BGR_Core____R5____sub1/VGND"
merge "BGR_Core____R5____sub1/VGND" "BGR_Core____R1____sub2/VGND"
merge "BGR_Core____R1____sub2/VGND" "BGR_Core____R3____sub1/VGND"
merge "BGR_Core____R3____sub1/VGND" "BGR_Core____R2____sub2/VGND"
merge "BGR_Core____R2____sub2/VGND" "BGR_Core____R4____sub1/VGND"
merge "BGR_Core____R4____sub1/VGND" "BGR_Core____R5____sub2/VGND"
merge "BGR_Core____R5____sub2/VGND" "R20____sub2/VGND"
merge "R20____sub2/VGND" "BGR_Core____R1____sub1/VGND"
merge "BGR_Core____R1____sub1/VGND" "VSUBS"
merge "VSUBS" "VSS"
merge "CM____M17/DRAIN" "BGR_Core____pnp_va/Emitter" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____pnp_va/Emitter" "m1_14490_42724#"
merge "m1_14490_42724#" "CM____M1/DRAIN"
merge "CM____M1/DRAIN" "m1_17434_42384#"
merge "m1_17434_42384#" "va"
merge "va" "BGR_Core____R6____sub1/Rin"
merge "BGR_Core____R6____sub1/Rin" "m1_10074_36060#"
merge "CM____M2/SOURCE" "CM____M17/GATE" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "CM____M17/GATE" "m1_20654_43608#"
merge "m1_20654_43608#" "CM____M17/SOURCE"
merge "CM____M17/SOURCE" "CM____M1/SOURCE"
merge "CM____M1/SOURCE" "li_16957_42109#"
merge "li_16957_42109#" "CM____M3/SOURCE"
merge "CM____M3/SOURCE" "m1_34546_38644#"
merge "amp____M7/GATE" "amp____M7/DRAIN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp____M7/DRAIN" "amp____M6/GATE"
merge "amp____M6/GATE" "amp____M13/DRAIN"
merge "amp____M13/DRAIN" "li_17233_34629#"
merge "CM____M2/GATE" "CM____M1/GATE" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "CM____M1/GATE" "CM____M3/GATE"
merge "CM____M3/GATE" "li_35265_34595#"
merge "li_35265_34595#" "amp____M13/GATE"
merge "amp____M13/GATE" "li_26985_30821#"
merge "li_26985_30821#" "amp____M8/DRAIN"
merge "amp____M8/DRAIN" "li_25053_27200#"
merge "CM____M2/VPWR" "CM____M17/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "CM____M17/VPWR" "BGR_Core____pnp_va/VPWR"
merge "BGR_Core____pnp_va/VPWR" "BGR_Core____R9/VPWR"
merge "BGR_Core____R9/VPWR" "BGR_Core____pnp_vb____b5/VPWR"
merge "BGR_Core____pnp_vb____b5/VPWR" "BGR_Core____R12____sub2/VPWR"
merge "BGR_Core____R12____sub2/VPWR" "CM____M1/VPWR"
merge "CM____M1/VPWR" "CM____M3/VPWR"
merge "CM____M3/VPWR" "BGR_Core____R2____sub1/VPWR"
merge "BGR_Core____R2____sub1/VPWR" "amp____M6/VPWR"
merge "amp____M6/VPWR" "amp____M7/VPWR"
merge "amp____M7/VPWR" "BGR_Core____R6____sub1/VPWR"
merge "BGR_Core____R6____sub1/VPWR" "BGR_Core____pnp_vb____b4/VPWR"
merge "BGR_Core____pnp_vb____b4/VPWR" "BGR_Core____pnp_vb____b3/VPWR"
merge "BGR_Core____pnp_vb____b3/VPWR" "amp____M13/VPWR"
merge "amp____M13/VPWR" "BGR_Core____pnp_vb____b2/VPWR"
merge "BGR_Core____pnp_vb____b2/VPWR" "BGR_Core____R4____sub2/VPWR"
merge "BGR_Core____R4____sub2/VPWR" "BGR_Core____R13/VPWR"
merge "BGR_Core____R13/VPWR" "amp____M4/VPWR"
merge "amp____M4/VPWR" "amp____M8/VPWR"
merge "amp____M8/VPWR" "BGR_Core____pnp_vb____b1/VPWR"
merge "BGR_Core____pnp_vb____b1/VPWR" "BGR_Core____R12____sub1/VPWR"
merge "BGR_Core____R12____sub1/VPWR" "BGR_Core____R5____sub1/VPWR"
merge "BGR_Core____R5____sub1/VPWR" "BGR_Core____R1____sub2/VPWR"
merge "BGR_Core____R1____sub2/VPWR" "BGR_Core____R3____sub1/VPWR"
merge "BGR_Core____R3____sub1/VPWR" "BGR_Core____R2____sub2/VPWR"
merge "BGR_Core____R2____sub2/VPWR" "BGR_Core____R4____sub1/VPWR"
merge "BGR_Core____R4____sub1/VPWR" "BGR_Core____R5____sub2/VPWR"
merge "BGR_Core____R5____sub2/VPWR" "R20____sub2/VPWR"
merge "R20____sub2/VPWR" "BGR_Core____R1____sub1/VPWR"
merge "BGR_Core____R1____sub1/VPWR" "VDD"
merge "BGR_Core____R12____sub1/Rin" "BGR_Core____R5____sub2/Rout" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R5____sub2/Rout" "m1_33442_20080#"
merge "amp____M8/GATE" "amp____M4/GATE" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp____M4/GATE" "amp____M4/DRAIN"
merge "amp____M4/DRAIN" "li_25254_27081#"
merge "BGR_Core____pnp_vb____b5/Emitter" "BGR_Core____pnp_vb____b4/Emitter" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____pnp_vb____b4/Emitter" "m1_40678_31900#"
merge "m1_40678_31900#" "BGR_Core____pnp_vb____b3/Emitter"
merge "BGR_Core____pnp_vb____b3/Emitter" "m1_37674_31912#"
merge "m1_37674_31912#" "BGR_Core____pnp_vb____b2/Emitter"
merge "BGR_Core____pnp_vb____b2/Emitter" "BGR_Core____pnp_vb____b1/Emitter"
merge "BGR_Core____pnp_vb____b1/Emitter" "m1_39942_24420#"
merge "m1_39942_24420#" "BGR_Core____R3____sub1/Rout"
merge "BGR_Core____R3____sub1/Rout" "m1_43438_20068#"
merge "BGR_Core____R1____sub2/Rin" "BGR_Core____R1____sub1/Rout" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R1____sub1/Rout" "m1_27890_24284#"
merge "BGR_Core____R4____sub2/Rin" "BGR_Core____R4____sub1/Rout" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R4____sub1/Rout" "m1_33336_28594#"
merge "BGR_Core____R12____sub2/Rout" "BGR_Core____R13/Rin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R13/Rin" "m1_29822_28568#"
merge "amp____M7/SOURCE" "amp____M6/SOURCE" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp____M6/SOURCE" "li_17141_35921#"
merge "amp____M13/SOURCE" "amp____M8/SOURCE" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "amp____M8/SOURCE" "amp____M4/SOURCE"
merge "amp____M4/SOURCE" "li_25254_28713#"
merge "CM____M2/DRAIN" "vb" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "vb" "BGR_Core____R1____sub2/Rout"
merge "BGR_Core____R1____sub2/Rout" "BGR_Core____R3____sub1/Rin"
merge "BGR_Core____R3____sub1/Rin" "m1_27922_23344#"
merge "BGR_Core____R5____sub1/Rout" "BGR_Core____R5____sub2/Rin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R5____sub2/Rin" "m1_30682_23344#"
merge "BGR_Core____R4____sub2/Rout" "BGR_Core____R5____sub1/Rin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R5____sub1/Rin" "li_32781_26809#"
merge "BGR_Core____R4____sub1/Rin" "BGR_Core____R2____sub2/Rout" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R2____sub2/Rout" "m1_36110_21032#"
merge "BGR_Core____R9/Rin" "BGR_Core____R6____sub1/Rout" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R6____sub1/Rout" "m1_9950_35096#"
merge "BGR_Core____R2____sub1/Rout" "BGR_Core____R2____sub2/Rin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R2____sub2/Rin" "m1_18906_34632#"
merge "BGR_Core____R12____sub2/Rin" "BGR_Core____R12____sub1/Rout" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R12____sub1/Rout" "m1_33318_23808#"
merge "CM____M3/DRAIN" "R20____sub2/Rin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "R20____sub2/Rin" "vbg"
merge "BGR_Core____R2____sub1/Rin" "BGR_Core____R1____sub1/Rin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "BGR_Core____R1____sub1/Rin" "m1_18690_17076#"
