0.6
2016.3
Oct 10 2016
19:19:53
/home/raph/zed-design/hls_adder/solution1/sim/vhdl/AESL_axi_slave_AXILiteS.vhd,1481749814,vhdl,,,,aesl_axi_slave_axilites,/opt/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/raph/zed-design/hls_adder/solution1/sim/vhdl/AESL_sim_pkg.vhd,1481749814,vhdl,,,,aesl_sim_components,/opt/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/raph/zed-design/hls_adder/solution1/sim/vhdl/add.autotb.vhd,1481749814,vhdl,,,,apatb_add_top,/opt/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/raph/zed-design/hls_adder/solution1/sim/vhdl/add.vhd,1481749801,vhdl,,,,add,/opt/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/raph/zed-design/hls_adder/solution1/sim/vhdl/add_AXILiteS_s_axi.vhd,1481749802,vhdl,,,,add_axilites_s_axi,/opt/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/raph/zed-design/hls_adder/solution1/sim/vhdl/add_mul_32s_32s_3cud.vhd,1481749802,vhdl,,,,add_mul_32s_32s_3cud;add_mul_32s_32s_3cud_mulns_1,/opt/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/raph/zed-design/hls_adder/solution1/sim/vhdl/add_mul_32s_34ns_bkb.vhd,1481749802,vhdl,,,,add_mul_32s_34ns_bkb;add_mul_32s_34ns_bkb_mulns_0,/opt/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
