INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/sim/comp_fft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp_fft
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/prueba_FFT/prueba_FFT.srcs/sources_1/new/modulo_fft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity modulo_fft
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/prueba_FFT/prueba_FFT.srcs/sim_1/new/modulo_fft_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity modulo_fft_tb
