[2025-09-17 21:04:30] START suite=gap trace=pr-3
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-3.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2943984 heartbeat IPC: 3.397 cumulative IPC: 3.397 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5940637 heartbeat IPC: 3.337 cumulative IPC: 3.367 (Simulation time: 00 hr 01 min 26 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5940637 cumulative IPC: 3.367 (Simulation time: 00 hr 01 min 26 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5940637 cumulative IPC: 3.367 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 113990563 heartbeat IPC: 0.09255 cumulative IPC: 0.09255 (Simulation time: 00 hr 12 min 50 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 222271288 heartbeat IPC: 0.09235 cumulative IPC: 0.09245 (Simulation time: 00 hr 24 min 15 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 330685397 heartbeat IPC: 0.09224 cumulative IPC: 0.09238 (Simulation time: 00 hr 35 min 34 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 439028028 heartbeat IPC: 0.0923 cumulative IPC: 0.09236 (Simulation time: 00 hr 47 min 04 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 547586870 heartbeat IPC: 0.09212 cumulative IPC: 0.09231 (Simulation time: 00 hr 58 min 37 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 655986594 heartbeat IPC: 0.09225 cumulative IPC: 0.0923 (Simulation time: 01 hr 09 min 34 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 764280463 heartbeat IPC: 0.09234 cumulative IPC: 0.09231 (Simulation time: 01 hr 20 min 09 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 872909780 heartbeat IPC: 0.09206 cumulative IPC: 0.09228 (Simulation time: 01 hr 30 min 16 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 981747291 heartbeat IPC: 0.09188 cumulative IPC: 0.09223 (Simulation time: 01 hr 36 min 15 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 1085204411 cumulative IPC: 0.09215 (Simulation time: 01 hr 42 min 08 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 1085204411 cumulative IPC: 0.09215 (Simulation time: 01 hr 42 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-3.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.09215 instructions: 100000003 cycles: 1085204411
CPU 0 Branch Prediction Accuracy: 96.37% MPKI: 6.94 Average ROB Occupancy at Mispredict: 254.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.94
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 828466553
LQ_STALL: 2
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 56.385445

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 828466553

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 14692915

cpu0->cpu0_STLB TOTAL        ACCESS:   12069385 HIT:   12050156 MISS:      19229 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   12069385 HIT:   12050156 MISS:      19229 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 543.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   22850021 HIT:    8679212 MISS:   14170809 MSHR_MERGE:     433820
cpu0->cpu0_L2C LOAD         ACCESS:   18074002 HIT:    6275779 MISS:   11798223 MSHR_MERGE:      17765
cpu0->cpu0_L2C RFO          ACCESS:          1 HIT:          1 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    4694136 HIT:    2344671 MISS:    2349465 MSHR_MERGE:     416055
cpu0->cpu0_L2C WRITE        ACCESS:      44747 HIT:      44625 MISS:        122 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37135 HIT:      14136 MISS:      22999 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    4209754 ISSUED:    4209754 USEFUL:    1262877 USELESS:     272428
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13564288 HIT:   13564288 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   13564288 HIT:   13564288 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   40222555 HIT:   21115929 MISS:   19106626 MSHR_MERGE:     511105
cpu0->cpu0_L1D LOAD         ACCESS:   38453905 HIT:   19899339 MISS:   18554566 MSHR_MERGE:     480563
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     545598 HIT:      30674 MISS:     514924 MSHR_MERGE:      30542
cpu0->cpu0_L1D WRITE        ACCESS:    1184558 HIT:    1184557 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      38494 HIT:       1359 MISS:      37135 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     545598 ISSUED:     545598 USEFUL:     115125 USELESS:     369256
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 48.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13564286 HIT:   13564286 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13564286 HIT:   13564286 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   39379090 HIT:   27135882 MISS:   12243208 MSHR_MERGE:     173823
cpu0->cpu0_DTLB LOAD         ACCESS:   39379090 HIT:   27135882 MISS:   12243208 MSHR_MERGE:     173823
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.863 cycles
cpu0->LLC TOTAL        ACCESS:   13774334 HIT:    7314126 MISS:    6460208 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   11780458 HIT:    7021749 MISS:    4758709 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1933409 HIT:     253749 MISS:    1679660 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      37468 HIT:      37360 MISS:        108 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22999 HIT:       1268 MISS:      21731 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.99 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      99570
  ROW_BUFFER_MISS:    6360530
  AVG DBUS CONGESTED CYCLE: 3.963
Channel 0 WQ ROW_BUFFER_HIT:       8216
  ROW_BUFFER_MISS:      28930
  FULL:          0
Channel 0 REFRESHES ISSUED:      90433

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       718258      3707009      4627861      2995612
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0         2682
  STLB miss resolved @ L2C                0            0            0            0        27908
  STLB miss resolved @ LLC                0            0            0            0         2534
  STLB miss resolved @ MEM                0            0            0            0        21279

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 22:46:38] END   suite=gap trace=pr-3 (rc=0)
