Classic Timing Analyzer report for Q4
Sat Apr 18 14:21:52 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.347 ns   ; B[1] ; S[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.347 ns       ; B[1] ; S[3] ;
; N/A   ; None              ; 11.190 ns       ; B[2] ; S[3] ;
; N/A   ; None              ; 10.926 ns       ; B[0] ; S[3] ;
; N/A   ; None              ; 10.907 ns       ; A[1] ; S[3] ;
; N/A   ; None              ; 10.639 ns       ; A[2] ; S[3] ;
; N/A   ; None              ; 10.633 ns       ; A[0] ; S[3] ;
; N/A   ; None              ; 10.622 ns       ; B[1] ; S[2] ;
; N/A   ; None              ; 10.586 ns       ; B[1] ; Cout ;
; N/A   ; None              ; 10.560 ns       ; B[0] ; S[2] ;
; N/A   ; None              ; 10.524 ns       ; B[0] ; Cout ;
; N/A   ; None              ; 10.443 ns       ; Cin  ; S[3] ;
; N/A   ; None              ; 10.387 ns       ; B[0] ; S[0] ;
; N/A   ; None              ; 10.278 ns       ; B[3] ; S[3] ;
; N/A   ; None              ; 10.042 ns       ; A[1] ; S[2] ;
; N/A   ; None              ; 9.975 ns        ; A[1] ; Cout ;
; N/A   ; None              ; 9.928 ns        ; A[0] ; S[2] ;
; N/A   ; None              ; 9.927 ns        ; A[0] ; Cout ;
; N/A   ; None              ; 9.793 ns        ; B[2] ; Cout ;
; N/A   ; None              ; 9.790 ns        ; A[0] ; S[0] ;
; N/A   ; None              ; 9.726 ns        ; Cin  ; S[0] ;
; N/A   ; None              ; 9.655 ns        ; A[3] ; S[3] ;
; N/A   ; None              ; 9.541 ns        ; Cin  ; S[2] ;
; N/A   ; None              ; 9.505 ns        ; Cin  ; Cout ;
; N/A   ; None              ; 9.484 ns        ; B[2] ; S[2] ;
; N/A   ; None              ; 9.408 ns        ; B[0] ; S[1] ;
; N/A   ; None              ; 9.346 ns        ; B[3] ; Cout ;
; N/A   ; None              ; 9.242 ns        ; A[2] ; Cout ;
; N/A   ; None              ; 9.176 ns        ; A[2] ; S[2] ;
; N/A   ; None              ; 9.075 ns        ; B[1] ; S[1] ;
; N/A   ; None              ; 8.884 ns        ; A[3] ; Cout ;
; N/A   ; None              ; 8.867 ns        ; A[1] ; S[1] ;
; N/A   ; None              ; 8.777 ns        ; A[0] ; S[1] ;
; N/A   ; None              ; 8.747 ns        ; Cin  ; S[1] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Apr 18 14:21:51 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q4 -c Q4 --timing_analysis_only
Info: Longest tpd from source pin "B[1]" to destination pin "S[3]" is 11.347 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 5; PIN Node = 'B[1]'
    Info: 2: + IC(4.662 ns) + CELL(0.366 ns) = 5.855 ns; Loc. = LCCOMB_X14_Y1_N26; Fanout = 1; COMB Node = 'c3~0'
    Info: 3: + IC(0.236 ns) + CELL(0.228 ns) = 6.319 ns; Loc. = LCCOMB_X14_Y1_N20; Fanout = 1; COMB Node = 'Partial_Full_Adder:PFA4|S'
    Info: 4: + IC(3.046 ns) + CELL(1.982 ns) = 11.347 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'S[3]'
    Info: Total cell delay = 3.403 ns ( 29.99 % )
    Info: Total interconnect delay = 7.944 ns ( 70.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Sat Apr 18 14:21:52 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


