{"vcs1":{"timestamp_begin":1739963358.812108519, "rt":3.89, "ut":3.69, "st":0.15}}
{"vcselab":{"timestamp_begin":1739963362.779422437, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739963363.100207732, "rt":0.23, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739963358.520832010}
{"VCS_COMP_START_TIME": 1739963358.520832010}
{"VCS_COMP_END_TIME": 1739963363.405817092}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287964}}
{"vcselab": {"peak_mem": 150348}}
