<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_2mm</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>89691333</Best-caseLatency>
            <Average-caseLatency>89691333</Average-caseLatency>
            <Worst-caseLatency>89691333</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.359 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.359 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.359 sec</Worst-caseRealTimeLatency>
            <Interval-min>89691334</Interval-min>
            <Interval-max>89691334</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL5_merlinL4>
                <Slack>2.92</Slack>
                <TripCount>34200</TripCount>
                <Latency>43707600</Latency>
                <AbsoluteTimeLatency>174830400</AbsoluteTimeLatency>
                <IterationLatency>1278</IterationLatency>
                <InstanceList/>
            </merlinL5_merlinL4>
            <merlinL2_merlinL1>
                <Slack>2.92</Slack>
                <TripCount>39600</TripCount>
                <Latency>45936000</Latency>
                <AbsoluteTimeLatency>183744000</AbsoluteTimeLatency>
                <IterationLatency>1160</IterationLatency>
                <InstanceList/>
            </merlinL2_merlinL1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:77</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL5_merlinL4>
                    <Name>merlinL5_merlinL4</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:104</SourceLocation>
                </merlinL5_merlinL4>
                <merlinL2_merlinL1>
                    <Name>merlinL2_merlinL1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:124</SourceLocation>
                </merlinL2_merlinL1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>460</BRAM_18K>
            <DSP>14</DSP>
            <FF>17978</FF>
            <LUT>17176</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWADDR</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWID</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLEN</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWSIZE</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWBURST</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLOCK</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWCACHE</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWPROT</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWQOS</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREGION</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_WVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_WREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_WDATA</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_WSTRB</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_WLAST</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_WID</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_WUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARADDR</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARID</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLEN</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARSIZE</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARBURST</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLOCK</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARCACHE</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARPROT</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARQOS</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREGION</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_RVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_RREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_RDATA</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_RLAST</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_RID</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_RUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_RRESP</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_BVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_BREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_BRESP</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_BID</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_tmp_BUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWADDR</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWID</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWLEN</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWBURST</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWPROT</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWQOS</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWREGION</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_AWUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_WVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_WREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_WDATA</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_WSTRB</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_WLAST</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_WID</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_WUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARADDR</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARID</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARLEN</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARBURST</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARPROT</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARQOS</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARREGION</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_ARUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_RVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_RREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_RDATA</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_RLAST</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_RID</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_RUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_RRESP</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_BVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_BREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_BRESP</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_BID</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_0_BUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWADDR</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWID</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWLEN</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWSIZE</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWBURST</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWLOCK</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWCACHE</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWPROT</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWQOS</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWREGION</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_AWUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_WVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_WREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_WDATA</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_WSTRB</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_WLAST</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_WID</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_WUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARADDR</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARID</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARLEN</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARSIZE</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARBURST</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARLOCK</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARCACHE</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARPROT</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARQOS</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARREGION</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_ARUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_RVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_RREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_RDATA</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_RLAST</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_RID</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_RUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_RRESP</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_BVALID</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_BREADY</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_BRESP</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_BID</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_64_1_BUSER</name>
            <Object>merlin_gmem_kernel_2mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWVALID</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWREADY</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWADDR</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWID</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWLEN</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWBURST</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWPROT</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWQOS</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWREGION</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_AWUSER</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_WVALID</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_WREADY</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_WDATA</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_WSTRB</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_WLAST</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_WID</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_WUSER</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARVALID</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARREADY</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARADDR</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARID</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARLEN</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARBURST</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARPROT</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARQOS</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARREGION</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_ARUSER</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_RVALID</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_RREADY</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_RDATA</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_RLAST</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_RID</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_RUSER</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_RRESP</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_BVALID</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_BREADY</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_BRESP</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_BID</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_0_BUSER</name>
            <Object>merlin_gmem_kernel_2mm_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWVALID</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWREADY</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWADDR</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWID</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWLEN</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWSIZE</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWBURST</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWLOCK</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWCACHE</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWPROT</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWQOS</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWREGION</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_AWUSER</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_WVALID</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_WREADY</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_WDATA</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_WSTRB</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_WLAST</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_WID</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_WUSER</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARVALID</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARREADY</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARADDR</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARID</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARLEN</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARSIZE</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARBURST</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARLOCK</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARCACHE</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARPROT</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARQOS</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARREGION</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_ARUSER</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_RVALID</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_RREADY</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_RDATA</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_RLAST</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_RID</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_RUSER</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_RRESP</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_BVALID</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_BREADY</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_BRESP</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_BID</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_128_D_BUSER</name>
            <Object>merlin_gmem_kernel_2mm_128_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>kernel_2mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_L2_fu_447</InstName>
                    <ModuleName>kernel_2mm_Pipeline_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>447</ID>
                    <BindInstances>i_12_fu_169_p2 mac_muladd_15s_7ns_15ns_15_4_1_U1 mac_muladd_15s_7ns_15ns_15_4_1_U1 index2_13_fu_207_p2 index1_11_fu_213_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_L21_fu_456</InstName>
                    <ModuleName>kernel_2mm_Pipeline_L21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>456</ID>
                    <BindInstances>i_10_fu_169_p2 mac_muladd_15s_7ns_15ns_15_4_1_U7 mac_muladd_15s_7ns_15ns_15_4_1_U7 index2_fu_207_p2 index1_fu_213_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_L22_fu_465</InstName>
                    <ModuleName>kernel_2mm_Pipeline_L22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>465</ID>
                    <BindInstances>i_9_fu_165_p2 mac_muladd_15s_7ns_15ns_15_4_1_U12 mac_muladd_15s_7ns_15ns_15_4_1_U12 index2_fu_197_p2 index1_fu_203_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_merlinL3_fu_474</InstName>
                    <ModuleName>kernel_2mm_Pipeline_merlinL3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>474</ID>
                    <BindInstances>add_ln109_fu_236_p2 add_ln114_2_fu_264_p2 add_ln114_fu_198_p2 add_ln114_1_fu_224_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_L23_fu_487</InstName>
                    <ModuleName>kernel_2mm_Pipeline_L23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>487</ID>
                    <BindInstances>i_8_fu_207_p2 mac_muladd_14s_6ns_14ns_14_4_1_U28 mac_muladd_14s_6ns_14ns_14_4_1_U28 index2_9_fu_245_p2 index1_7_fu_251_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_L24_fu_498</InstName>
                    <ModuleName>kernel_2mm_Pipeline_L24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>498</ID>
                    <BindInstances>i_6_fu_205_p2 mac_muladd_14s_6ns_14ns_14_4_1_U36 mac_muladd_14s_6ns_14ns_14_4_1_U36 index2_7_fu_237_p2 index1_5_fu_243_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_merlinL0_fu_509</InstName>
                    <ModuleName>kernel_2mm_Pipeline_merlinL0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>509</ID>
                    <BindInstances>add_ln129_fu_278_p2 add_ln134_2_fu_322_p2 add_ln134_fu_238_p2 add_ln134_1_fu_266_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_L3_fu_524</InstName>
                    <ModuleName>kernel_2mm_Pipeline_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>524</ID>
                    <BindInstances>i_4_fu_202_p2 mac_muladd_14s_6ns_14ns_14_4_1_U58 mac_muladd_14s_6ns_14ns_14_4_1_U58 index2_5_fu_234_p2 index1_3_fu_240_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_L35_fu_535</InstName>
                    <ModuleName>kernel_2mm_Pipeline_L35</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>535</ID>
                    <BindInstances>i_2_fu_168_p2 mac_muladd_15s_7ns_15ns_15_4_1_U65 mac_muladd_15s_7ns_15ns_15_4_1_U65 index2_2_fu_200_p2 index1_1_fu_206_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>B_6_0_buf_U B_6_0_buf_2_U A_6_0_buf_U fmul_32ns_32ns_32_4_max_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U76 C_7_0_buf_4_U C_7_0_buf_5_U C_7_0_buf_6_U D_buf_U D_buf_4_U D_buf_5_U D_buf_6_U tmp_buf_U tmp_buf_2_U add_ln104_1_fu_632_p2 add_ln104_fu_644_p2 mul_8ns_8ns_15_1_1_U71 mac_muladd_8ns_7ns_7ns_15_4_1_U74 mac_muladd_8ns_7ns_7ns_15_4_1_U74 add_ln106_fu_741_p2 add_ln124_1_fu_788_p2 add_ln124_fu_800_p2 mac_muladd_8ns_6ns_6ns_14_4_1_U75 mul_8ns_8ns_15_1_1_U73 mac_muladd_8ns_6ns_6ns_14_4_1_U75 fmul_32ns_32ns_32_4_max_dsp_1_U70 add_ln126_fu_894_p2 control_s_axi_U merlin_gmem_kernel_2mm_128_0_m_axi_U merlin_gmem_kernel_2mm_128_D_m_axi_U merlin_gmem_kernel_2mm_64_0_m_axi_U merlin_gmem_kernel_2mm_64_1_m_axi_U merlin_gmem_kernel_2mm_64_tmp_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_2mm_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17104</Best-caseLatency>
                    <Average-caseLatency>17104</Average-caseLatency>
                    <Worst-caseLatency>17104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>68.416 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>68.416 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>68.416 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>17100</TripCount>
                        <Latency>17102</Latency>
                        <AbsoluteTimeLatency>68.408 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:96</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>710</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>453</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_169_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U1" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U1" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_13_fu_207_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_11_fu_213_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm_Pipeline_L21</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18904</Best-caseLatency>
                    <Average-caseLatency>18904</Average-caseLatency>
                    <Worst-caseLatency>18904</Worst-caseLatency>
                    <Best-caseRealTimeLatency>75.616 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.616 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>75.616 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18904</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>18900</TripCount>
                        <Latency>18902</Latency>
                        <AbsoluteTimeLatency>75.608 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:98</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:98</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>710</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>453</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_169_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U7" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U7" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_fu_207_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_fu_213_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm_Pipeline_L22</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19954</Best-caseLatency>
                    <Average-caseLatency>19954</Average-caseLatency>
                    <Worst-caseLatency>19954</Worst-caseLatency>
                    <Best-caseRealTimeLatency>79.816 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>79.816 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>79.816 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19954</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>19950</TripCount>
                        <Latency>19952</Latency>
                        <AbsoluteTimeLatency>79.808 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:101</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>454</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>444</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_165_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U12" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U12" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_fu_197_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_fu_203_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm_Pipeline_merlinL3</Name>
            <Loops>
                <merlinL3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1272</Best-caseLatency>
                    <Average-caseLatency>1272</Average-caseLatency>
                    <Worst-caseLatency>1272</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.088 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.088 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.088 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1272</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL3>
                        <Name>merlinL3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>210</TripCount>
                        <Latency>1270</Latency>
                        <AbsoluteTimeLatency>5.080 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:78</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL3>
                            <Name>merlinL3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:109</SourceLocation>
                        </merlinL3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>219</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>326</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_236_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_2_fu_264_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_198_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_224_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm_Pipeline_L23</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9904</Best-caseLatency>
                    <Average-caseLatency>9904</Average-caseLatency>
                    <Worst-caseLatency>9904</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.616 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.616 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.616 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9904</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>9900</TripCount>
                        <Latency>9902</Latency>
                        <AbsoluteTimeLatency>39.608 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:119</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1154</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>449</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_207_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14s_6ns_14ns_14_4_1_U28" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14s_6ns_14ns_14_4_1_U28" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_9_fu_245_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_7_fu_251_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm_Pipeline_L24</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10454</Best-caseLatency>
                    <Average-caseLatency>10454</Average-caseLatency>
                    <Worst-caseLatency>10454</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.816 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.816 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.816 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10454</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10450</TripCount>
                        <Latency>10452</Latency>
                        <AbsoluteTimeLatency>41.808 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:121</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:121</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>642</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>440</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_205_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14s_6ns_14ns_14_4_1_U36" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14s_6ns_14ns_14_4_1_U36" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_7_fu_237_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_5_fu_243_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm_Pipeline_merlinL0</Name>
            <Loops>
                <merlinL0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1148</Best-caseLatency>
                    <Average-caseLatency>1148</Average-caseLatency>
                    <Worst-caseLatency>1148</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.592 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.592 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.592 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1148</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL0>
                        <Name>merlinL0</Name>
                        <Slack>2.92</Slack>
                        <TripCount>190</TripCount>
                        <Latency>1146</Latency>
                        <AbsoluteTimeLatency>4.584 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:78</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL0>
                            <Name>merlinL0</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:129</SourceLocation>
                        </merlinL0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>184</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>284</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_278_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_2_fu_322_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_238_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_266_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm_Pipeline_L3</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9906</Best-caseLatency>
                    <Average-caseLatency>9906</Average-caseLatency>
                    <Worst-caseLatency>9906</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.624 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.624 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.624 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9906</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>9900</TripCount>
                        <Latency>9904</Latency>
                        <AbsoluteTimeLatency>39.616 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1439~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:139</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:139</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>759</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>831</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_202_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14s_6ns_14ns_14_4_1_U58" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14s_6ns_14ns_14_4_1_U58" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_5_fu_234_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index1_3_fu_240_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm_Pipeline_L35</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17106</Best-caseLatency>
                    <Average-caseLatency>17106</Average-caseLatency>
                    <Worst-caseLatency>17106</Worst-caseLatency>
                    <Best-caseRealTimeLatency>68.424 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>68.424 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>68.424 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17106</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>17100</TripCount>
                        <Latency>17104</Latency>
                        <AbsoluteTimeLatency>68.416 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1439~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:141</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:141</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>506</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>680</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_168_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U65" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U65" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_2_fu_200_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index1_1_fu_206_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm</Name>
            <Loops>
                <merlinL5_merlinL4/>
                <merlinL2_merlinL1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89691333</Best-caseLatency>
                    <Average-caseLatency>89691333</Average-caseLatency>
                    <Worst-caseLatency>89691333</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.359 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.359 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.359 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89691334</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL5_merlinL4>
                        <Name>merlinL5_merlinL4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>34200</TripCount>
                        <Latency>43707600</Latency>
                        <AbsoluteTimeLatency>0.175 sec</AbsoluteTimeLatency>
                        <IterationLatency>1278</IterationLatency>
                        <PipelineDepth>1278</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_2mm_Pipeline_merlinL3_fu_474</Instance>
                        </InstanceList>
                    </merlinL5_merlinL4>
                    <merlinL2_merlinL1>
                        <Name>merlinL2_merlinL1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>39600</TripCount>
                        <Latency>45936000</Latency>
                        <AbsoluteTimeLatency>0.184 sec</AbsoluteTimeLatency>
                        <IterationLatency>1160</IterationLatency>
                        <PipelineDepth>1160</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_2mm_Pipeline_merlinL0_fu_509</Instance>
                        </InstanceList>
                    </merlinL2_merlinL1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL5_merlinL4>
                            <Name>merlinL5_merlinL4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:104</SourceLocation>
                        </merlinL5_merlinL4>
                        <merlinL2_merlinL1>
                            <Name>merlinL2_merlinL1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:124</SourceLocation>
                        </merlinL2_merlinL1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>460</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>17978</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>17176</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="39" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_6_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:80" STORAGESIZE="32 19950 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_6_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="39" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_6_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:80" STORAGESIZE="32 19950 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_6_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="37" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_6_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:83" STORAGESIZE="32 18900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_6_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="37" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:83" STORAGESIZE="32 18900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_6_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:86" STORAGESIZE="32 10450 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_7_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_7_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:86" STORAGESIZE="32 10450 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_7_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_7_0_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:86" STORAGESIZE="32 10450 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_7_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_7_0_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:86" STORAGESIZE="32 10450 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_7_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="19" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:89" STORAGESIZE="32 9900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_buf"/>
                <BindNode BINDTYPE="storage" BRAM="19" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:89" STORAGESIZE="32 9900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="19" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:89" STORAGESIZE="32 9900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="19" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:89" STORAGESIZE="32 9900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="33" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:92" STORAGESIZE="32 17100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf"/>
                <BindNode BINDTYPE="storage" BRAM="33" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:92" STORAGESIZE="32 17100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5_merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_632_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5_merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_644_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL5_merlinL4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U71" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL5_merlinL4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_7ns_15_4_1_U74" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL5_merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_7ns_15_4_1_U74" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5_merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_741_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2_merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_1_fu_788_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2_merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_800_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2_merlinL1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_6ns_14_4_1_U75" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL2_merlinL1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_1_1_U73" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:134" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2_merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_6ns_14_4_1_U75" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL2_merlinL1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2_merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_894_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:126" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln126"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_2mm_128_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_2mm_128_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_2mm_128_D" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_2mm_128_D_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_2mm_64_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_2mm_64_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="merlin_gmem_kernel_2mm_64_1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_2mm_64_1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_2mm_64_tmp" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_2mm_64_tmp_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo" ipname="kernel_2mm"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tmp" index="2" direction="inout" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_2mm_64_tmp" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="tmp_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="tmp_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="3" direction="in" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_2mm_64_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="4" direction="in" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_2mm_64_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="5" direction="in" srcType="merlin_uint_128*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_2mm_128_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="6" direction="inout" srcType="merlin_uint_128*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_2mm_128_D" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="D_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="D_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="alpha" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 31 to 0 of alpha"/>
                    </fields>
                </register>
                <register offset="0x18" name="beta" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x20" name="tmp_1" access="W" description="Data signal of tmp" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp" access="W" description="Bit 31 to 0 of tmp"/>
                    </fields>
                </register>
                <register offset="0x24" name="tmp_2" access="W" description="Data signal of tmp" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp" access="W" description="Bit 63 to 32 of tmp"/>
                    </fields>
                </register>
                <register offset="0x2c" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x30" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x38" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x3c" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x44" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x48" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
                <register offset="0x50" name="D_1" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 31 to 0 of D"/>
                    </fields>
                </register>
                <register offset="0x54" name="D_2" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 63 to 32 of D"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="alpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="tmp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_2mm_64_tmp:m_axi_merlin_gmem_kernel_2mm_64_0:m_axi_merlin_gmem_kernel_2mm_64_1:m_axi_merlin_gmem_kernel_2mm_128_0:m_axi_merlin_gmem_kernel_2mm_128_D</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_2mm_64_tmp" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_2mm_64_tmp_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_2MM_64_TMP_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_BID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_RID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_WID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_tmp_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="tmp"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="tmp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_2mm_64_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_2mm_64_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_2MM_64_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_2mm_64_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_2mm_64_1_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_2MM_64_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_BID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_RID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_WID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_64_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="128" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_2mm_128_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_2mm_128_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_2MM_128_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="256" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_2mm_128_D" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_2mm_128_D_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_2MM_128_D_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_BID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_RID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_WID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_128_D_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="D"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512" argName="D"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_2mm_128_0">128 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_128_D">128 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_0">64 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_1">64 -&gt; 128, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_tmp">64 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">alpha, 0x10, 32, W, Data signal of alpha, </column>
                    <column name="s_axi_control">beta, 0x18, 32, W, Data signal of beta, </column>
                    <column name="s_axi_control">tmp_1, 0x20, 32, W, Data signal of tmp, </column>
                    <column name="s_axi_control">tmp_2, 0x24, 32, W, Data signal of tmp, </column>
                    <column name="s_axi_control">A_1, 0x2c, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x30, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x38, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x3c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">C_1, 0x44, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x48, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">D_1, 0x50, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">D_2, 0x54, 32, W, Data signal of D, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, float</column>
                    <column name="beta">in, float</column>
                    <column name="tmp">inout, merlin_uint_64*</column>
                    <column name="A">in, merlin_uint_64*</column>
                    <column name="B">in, merlin_uint_64*</column>
                    <column name="C">in, merlin_uint_128*</column>
                    <column name="D">inout, merlin_uint_128*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="alpha">s_axi_control, register, , name=alpha offset=0x10 range=32</column>
                    <column name="beta">s_axi_control, register, , name=beta offset=0x18 range=32</column>
                    <column name="tmp">m_axi_merlin_gmem_kernel_2mm_64_tmp, interface, , </column>
                    <column name="tmp">s_axi_control, register, offset, name=tmp_1 offset=0x20 range=32</column>
                    <column name="tmp">s_axi_control, register, offset, name=tmp_2 offset=0x24 range=32</column>
                    <column name="A">m_axi_merlin_gmem_kernel_2mm_64_0, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x2c range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x30 range=32</column>
                    <column name="B">m_axi_merlin_gmem_kernel_2mm_64_1, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x38 range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x3c range=32</column>
                    <column name="C">m_axi_merlin_gmem_kernel_2mm_128_0, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x44 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x48 range=32</column>
                    <column name="D">m_axi_merlin_gmem_kernel_2mm_128_D, interface, , </column>
                    <column name="D">s_axi_control, register, offset, name=D_1 offset=0x50 range=32</column>
                    <column name="D">s_axi_control, register, offset, name=D_2 offset=0x54 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_merlin_gmem_kernel_2mm_128_0">read, 5225, 256</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_128_D">read, 2475, 512</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_128_D">write, 2475, 512</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_0">read, 4725, 256</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_1">read, 9975, 128</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_tmp">read, 4275, 256</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_tmp">write, 4275, 256</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="8">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_kernel_2mm_128_0">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Widened, 5225, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_128_0">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Inferred, 10450, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_128_D">D, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Widened, 2475, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_128_D">D, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Inferred, 9900, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_128_D">D, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_128.h:95:23, write, Widened, 2475, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_128_D">D, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_128.h:95:23, write, Inferred, 9900, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_0">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 4725, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_0">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 18900, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_1">B, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 9975, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_1">B, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 19950, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_tmp">tmp, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 4275, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_tmp">tmp, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 17100, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_tmp">tmp, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Widened, 4275, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_64_tmp">tmp, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Inferred, 17100, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp18/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:31" status="valid" parentFunction="kernel_2mm" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=18900 bundle=merlin_gmem_kernel_2mm_64_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:33" status="valid" parentFunction="kernel_2mm" variable="B" isDirective="0" options="m_axi port=B offset=slave depth=19950 bundle=merlin_gmem_kernel_2mm_64_1"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:35" status="valid" parentFunction="kernel_2mm" variable="C" isDirective="0" options="m_axi port=C offset=slave depth=10450 bundle=merlin_gmem_kernel_2mm_128_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:37" status="valid" parentFunction="kernel_2mm" variable="D" isDirective="0" options="m_axi port=D offset=slave depth=9900 bundle=merlin_gmem_kernel_2mm_128_D"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:39" status="valid" parentFunction="kernel_2mm" variable="tmp" isDirective="0" options="m_axi port=tmp offset=slave depth=17100 bundle=merlin_gmem_kernel_2mm_64_tmp"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:41" status="valid" parentFunction="kernel_2mm" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:43" status="valid" parentFunction="kernel_2mm" variable="B" isDirective="0" options="s_axilite port=B bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:45" status="valid" parentFunction="kernel_2mm" variable="C" isDirective="0" options="s_axilite port=C bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:47" status="valid" parentFunction="kernel_2mm" variable="D" isDirective="0" options="s_axilite port=D bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:49" status="valid" parentFunction="kernel_2mm" variable="alpha" isDirective="0" options="s_axilite port=alpha bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:51" status="valid" parentFunction="kernel_2mm" variable="beta" isDirective="0" options="s_axilite port=beta bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:53" status="valid" parentFunction="kernel_2mm" variable="tmp" isDirective="0" options="s_axilite port=tmp bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:55" status="valid" parentFunction="kernel_2mm" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_2mm.c:57" status="invalid" parentFunction="kernel_2mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_2mm.c:59" status="invalid" parentFunction="kernel_2mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_2mm.c:61" status="invalid" parentFunction="kernel_2mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_2mm.c:63" status="invalid" parentFunction="kernel_2mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_2mm.c:65" status="invalid" parentFunction="kernel_2mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_2mm.c:82" status="valid" parentFunction="kernel_2mm" variable="B_6_0_buf" isDirective="0" options="variable=B_6_0_buf cyclic factor=2 dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_2mm.c:85" status="valid" parentFunction="kernel_2mm" variable="A_6_0_buf" isDirective="0" options="variable=A_6_0_buf cyclic factor=2 dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_2mm.c:88" status="valid" parentFunction="kernel_2mm" variable="C_7_0_buf" isDirective="0" options="variable=C_7_0_buf cyclic factor=4 dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_2mm.c:91" status="valid" parentFunction="kernel_2mm" variable="D_buf" isDirective="0" options="variable=D_buf cyclic factor=4 dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_2mm.c:95" status="valid" parentFunction="kernel_2mm" variable="tmp_buf" isDirective="0" options="variable=tmp_buf cyclic factor=2 dim=2"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:113" status="valid" parentFunction="kernel_2mm" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:133" status="valid" parentFunction="kernel_2mm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:50" status="valid" parentFunction="memcpy_wide_bus_single_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:64" status="valid" parentFunction="memcpy_wide_bus_single_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:78" status="valid" parentFunction="memcpy_wide_bus_single_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:92" status="valid" parentFunction="memcpy_wide_bus_single_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:105" status="valid" parentFunction="memcpy_wide_bus_single_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:119" status="valid" parentFunction="memcpy_wide_bus_single_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:132" status="valid" parentFunction="memcpy_wide_bus_single_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:146" status="valid" parentFunction="memcpy_wide_bus_single_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:160" status="valid" parentFunction="memcpy_wide_bus_single_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:175" status="valid" parentFunction="memcpy_wide_bus_single_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:189" status="valid" parentFunction="memcpy_wide_bus_single_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:205" status="valid" parentFunction="memcpy_wide_bus_single_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:221" status="valid" parentFunction="memcpy_wide_bus_single_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:238" status="valid" parentFunction="memcpy_wide_bus_single_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:255" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:276" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:286" status="invalid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:290" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:295" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:305" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:317" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:329" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:341" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:353" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:365" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:377" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:389" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:401" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:413" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:425" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:437" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:449" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:461" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:473" status="valid" parentFunction="memcpy_wide_bus_read_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:489" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:507" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:518" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:533" status="invalid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:537" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:542" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:551" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:559" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:567" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:575" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:583" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:591" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:599" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:607" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:615" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:623" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:631" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:639" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:647" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:655" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:663" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:673" status="valid" parentFunction="memcpy_wide_bus_write_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:685" status="valid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:706" status="valid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:716" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:720" status="valid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:725" status="valid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:735" status="valid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:747" status="valid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:759" status="valid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:771" status="valid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:783" status="valid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:795" status="valid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:807" status="valid" parentFunction="memcpy_wide_bus_read_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:823" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:841" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:852" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:867" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:871" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:876" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:885" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:893" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:901" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:909" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:917" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:925" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:933" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:943" status="valid" parentFunction="memcpy_wide_bus_write_long_long_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:955" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:976" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:986" status="invalid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:990" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:995" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1005" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1017" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1029" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1041" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1053" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1065" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1077" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1089" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1101" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1113" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1125" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1137" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1149" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1161" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1173" status="valid" parentFunction="memcpy_wide_bus_read_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1189" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1207" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1218" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1233" status="invalid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1237" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1242" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1251" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1259" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1267" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1275" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1283" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1291" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1307" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1315" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1323" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1347" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1355" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1363" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1373" status="valid" parentFunction="memcpy_wide_bus_write_int_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1385" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1406" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1416" status="invalid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1420" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1425" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1435" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1447" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1459" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1471" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1483" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1495" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1507" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1519" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1531" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1543" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1555" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1567" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1579" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1591" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1601" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1611" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1621" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1631" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1641" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1651" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1661" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1671" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1681" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1691" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1701" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1711" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1721" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1731" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1741" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1751" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1761" status="valid" parentFunction="memcpy_wide_bus_read_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1777" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1795" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1806" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1821" status="invalid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1825" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1830" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1837" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1853" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1861" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1869" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1877" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1885" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1893" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1901" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1909" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1917" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1925" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1933" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1941" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1949" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1957" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1965" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1973" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1981" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1989" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1997" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2005" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2013" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2021" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2029" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2037" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2045" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2053" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2061" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2069" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2077" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2087" status="valid" parentFunction="memcpy_wide_bus_write_short_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2099" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2120" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2130" status="invalid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2134" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2139" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2149" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2161" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2173" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2185" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2197" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2209" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2221" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2233" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2245" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2257" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2269" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2281" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2293" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2305" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2315" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2325" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2335" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2345" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2355" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2365" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2375" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2385" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2395" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2405" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2415" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2425" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2435" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2445" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2455" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2465" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2475" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2485" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2495" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2505" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2515" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2525" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2535" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2545" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2555" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2565" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2575" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2585" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2595" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2605" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2615" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2625" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2635" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2645" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2655" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2665" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2675" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2685" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2695" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2705" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2715" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2725" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2735" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2745" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2755" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2765" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2775" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2785" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2795" status="valid" parentFunction="memcpy_wide_bus_read_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2811" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2829" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2840" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2855" status="invalid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2859" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2864" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2871" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2879" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2887" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2895" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2903" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2911" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2919" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2927" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2935" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2943" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2951" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2959" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2967" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2975" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2983" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2991" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2999" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3007" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3015" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3023" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3031" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3039" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3047" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3055" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3063" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3071" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3079" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3087" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3095" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3103" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3111" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3119" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3127" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3135" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3143" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3151" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3159" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3167" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3175" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3183" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3191" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3199" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3207" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3215" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3223" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3231" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3239" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3247" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3255" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3263" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3271" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3279" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3287" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3295" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3303" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3311" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3319" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3327" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3335" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3343" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3351" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3359" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3367" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3377" status="valid" parentFunction="memcpy_wide_bus_write_char_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3389" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3411" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3422" status="invalid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3426" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3431" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3441" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3453" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3465" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3477" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3489" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3501" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3513" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3525" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3537" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3549" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3561" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3573" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3585" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3597" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3609" status="valid" parentFunction="memcpy_wide_bus_read_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3625" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3642" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3656" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3673" status="invalid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3677" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3682" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3692" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3701" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3710" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3719" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3728" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3737" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3746" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3755" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3764" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3773" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3782" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3791" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3800" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3809" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3818" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3829" status="valid" parentFunction="memcpy_wide_bus_write_float_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3843" status="valid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3864" status="valid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3875" status="invalid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3879" status="valid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3884" status="valid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3894" status="valid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3906" status="valid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3918" status="valid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3930" status="valid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3942" status="valid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3954" status="valid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3966" status="valid" parentFunction="memcpy_wide_bus_read_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3982" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3999" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4013" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:4030" status="invalid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:4034" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4039" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4049" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4058" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4067" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4076" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4085" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4094" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4103" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4114" status="valid" parentFunction="memcpy_wide_bus_write_double_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:279" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:313" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:325" status="invalid" parentFunction="memcpy_wide_bus_read_char_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:329" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:335" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:357" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:374" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:393" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:406" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:435" status="invalid" parentFunction="memcpy_wide_bus_write_char_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:439" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:445" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:463" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:475" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:488" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:522" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:534" status="invalid" parentFunction="memcpy_wide_bus_read_short_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:538" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:544" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:566" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:583" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:602" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:615" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:644" status="invalid" parentFunction="memcpy_wide_bus_write_short_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:648" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:654" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:672" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:684" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:698" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:732" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:744" status="invalid" parentFunction="memcpy_wide_bus_read_long_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:748" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:754" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:777" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:794" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:813" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:826" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:855" status="invalid" parentFunction="memcpy_wide_bus_write_long_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:859" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:865" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:883" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:895" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:909" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:943" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:955" status="invalid" parentFunction="memcpy_wide_bus_read_int_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:959" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:965" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:988" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1005" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1024" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1037" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1066" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1070" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1076" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1094" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1106" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1120" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1154" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1166" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1170" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1176" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1199" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1216" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1235" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1248" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1277" status="invalid" parentFunction="memcpy_wide_bus_write_int_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1281" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1287" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1305" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1317" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1330" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1365" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1377" status="invalid" parentFunction="memcpy_wide_bus_read_float_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1381" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1387" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1409" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1426" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1444" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1459" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1489" status="invalid" parentFunction="memcpy_wide_bus_write_float_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1493" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1499" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1519" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1532" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1546" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1581" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1592" status="invalid" parentFunction="memcpy_wide_bus_read_double_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1596" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1602" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1624" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1641" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1659" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1674" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1706" status="invalid" parentFunction="memcpy_wide_bus_write_double_2d_220_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1710" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1716" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1737" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1750" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_220_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_64.h:33" status="warning" parentFunction="merlin_get_range_64" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_64.h:40" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:47" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:54" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:61" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_64.h:74" status="warning" parentFunction="merlin_set_range_64" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_64.h:80" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:87" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:94" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:101" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_128.h:33" status="warning" parentFunction="merlin_get_range_128" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_128.h:40" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:47" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:54" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:61" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_128.h:74" status="warning" parentFunction="merlin_set_range_128" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_128.h:80" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:87" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:94" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:101" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

