
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001197                       # Number of seconds simulated
sim_ticks                                  1197345861                       # Number of ticks simulated
final_tick                               449092425501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206737                       # Simulator instruction rate (inst/s)
host_op_rate                                   264012                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36742                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344452                       # Number of bytes of host memory used
host_seconds                                 32587.58                       # Real time elapsed on the host
sim_insts                                  6737066662                       # Number of instructions simulated
sim_ops                                    8603500847                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        24960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        78976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        13568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        45568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        79232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        78464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        45824                       # Number of bytes read from this memory
system.physmem.bytes_read::total               407680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           27008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       191616                       # Number of bytes written to this memory
system.physmem.bytes_written::total            191616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          195                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          617                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          106                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          356                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          619                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          613                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          358                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3185                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1497                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1497                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2779481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20846107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2886384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65959221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2886384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11331730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2779481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11759342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2886384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     38057508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2672578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     66173027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2779481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     65531608                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2886384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     38271314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               340486415                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2779481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2886384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2886384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2779481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2886384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2672578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2779481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2886384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           22556557                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         160033960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              160033960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         160033960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2779481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20846107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2886384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65959221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2886384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11331730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2779481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11759342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2886384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     38057508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2672578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     66173027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2779481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     65531608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2886384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     38271314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              500520376                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2871334                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221258                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       195913                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19115                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       141549                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137702                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13638                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          649                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2302848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1254782                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221258                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151340                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               277891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62242                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         35341                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140482                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18579                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2659087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.531983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.786756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2381196     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41226      1.55%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21575      0.81%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40425      1.52%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13440      0.51%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37370      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            5995      0.23%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10523      0.40%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107337      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2659087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077058                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.437003                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2219330                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       119663                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277173                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          329                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         42586                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21956                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1409714                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1765                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         42586                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2228506                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          79214                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        15057                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           270181                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        23537                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1407002                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1126                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21475                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1850680                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6384399                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6384399                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478065                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          372588                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          202                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            41782                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       247976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42552                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          261                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9358                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1397928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1300530                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1207                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       265433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       559077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2659087                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.489089                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.105798                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2086894     78.48%     78.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       190703      7.17%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       179084      6.73%     92.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       110778      4.17%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58310      2.19%     98.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15027      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17474      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          430      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          387      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2659087                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2369     58.04%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           937     22.95%     80.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          776     19.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1023108     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10479      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       224853     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        41995      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1300530                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.452936                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4082                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003139                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5265435                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1663586                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1265683                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1304612                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1166                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        52678                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1665                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         42586                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          38287                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         3067                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1398141                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       247976                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42552                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20227                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1282067                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221280                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18462                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263252                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194478                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             41972                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446506                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1266226                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1265683                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           764872                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1688089                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.440800                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.453099                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129674                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       268536                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18800                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2616501                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431750                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299629                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2194149     83.86%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       166714      6.37%     90.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106714      4.08%     94.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33292      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55249      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11170      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7221      0.28%     98.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6452      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35540      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2616501                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129674                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236185                       # Number of memory references committed
system.switch_cpus0.commit.loads               195298                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173315                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988112                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35540                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3979158                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2839054                       # The number of ROB writes
system.switch_cpus0.timesIdled                  50704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 212247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.871331                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.871331                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348271                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348271                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5948359                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1655308                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1486049                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2871334                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          223342                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       182137                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        23501                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        91482                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           85648                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           22291                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1028                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2171358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1320408                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             223342                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       107939                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               271215                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          73208                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         74617                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           135388                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        23612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2566031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.625223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.989914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2294816     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           14385      0.56%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           23002      0.90%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           34121      1.33%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           14476      0.56%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           16853      0.66%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           17680      0.69%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           12243      0.48%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          138455      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2566031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077783                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.459859                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2143710                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       103016                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           269254                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1594                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         48454                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        36199                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          389                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1600098                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         48454                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2149123                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49240                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        36865                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           265622                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        16724                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1596854                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          989                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          3151                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         8502                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1318                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2184840                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7444493                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7444493                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1806692                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          378148                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          189                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            47946                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       161505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        89302                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         4575                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        18942                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1591477                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          355                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1485969                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2160                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       241544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       561571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2566031                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579092                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.262361                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1931611     75.28%     75.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       258023     10.06%     85.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       142151      5.54%     90.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        93543      3.65%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        85143      3.32%     97.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        26025      1.01%     98.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        18692      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6578      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4265      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2566031                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            385     10.45%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1588     43.12%     53.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1710     46.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1223628     82.35%     82.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        27319      1.84%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          165      0.01%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       147329      9.91%     94.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        87528      5.89%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1485969                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.517519                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3683                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002479                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5543812                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1833455                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1459077                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1489652                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6805                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        33327                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         5449                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1141                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         48454                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          35680                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         2105                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1591838                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          641                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       161505                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        89302                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          189                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1196                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12826                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        27148                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1464597                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       139512                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        21372                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              226889                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          199146                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             87377                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.510075                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1459193                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1459077                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           862686                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2188594                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.508153                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.394174                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1083088                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1320740                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       272200                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        23921                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2517577                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.375267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1982340     78.74%     78.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       254835     10.12%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       106005      4.21%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        54063      2.15%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        40468      1.61%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        23085      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        14039      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        11761      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        30981      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2517577                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1083088                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1320740                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                212031                       # Number of memory references committed
system.switch_cpus1.commit.loads               128178                       # Number of loads committed
system.switch_cpus1.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            183734                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1193723                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        25749                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        30981                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4079523                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3234344                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 305303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1083088                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1320740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1083088                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.651063                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.651063                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377207                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377207                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6647172                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1993609                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1516747                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           332                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2871334                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          259818                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       216430                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        25326                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       102246                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           92843                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           27652                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1193                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2256485                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1427539                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             259818                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       120495                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               296556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          71408                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         69602                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           141650                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2668489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.658225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.037465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2371933     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           17892      0.67%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           22533      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           36237      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           14885      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19617      0.74%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           22680      0.85%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10603      0.40%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          152109      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2668489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090487                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.497169                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2243088                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        84604                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           294987                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         45631                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        39268                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          216                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1744244                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1278                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         45631                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2245948                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           7373                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        70477                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           292253                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6802                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1732227                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           939                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2420163                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      8052766                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      8052766                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1991559                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          428594                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          414                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24948                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       164043                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        83815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          987                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        18963                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1688859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1608540                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1980                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       225888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       477832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2668489                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.602791                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.324750                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1987983     74.50%     74.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       309543     11.60%     86.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       126744      4.75%     90.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        71943      2.70%     93.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        95912      3.59%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        30252      1.13%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        29250      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        15624      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1238      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2668489                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11181     78.74%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1575     11.09%     89.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1444     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1355353     84.26%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21734      1.35%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          197      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       147892      9.19%     94.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        83364      5.18%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1608540                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560207                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              14200                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008828                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5901749                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1915184                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1564872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1622740                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1281                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        34694                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1681                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         45631                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           5563                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          722                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1689277                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1425                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       164043                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        83815                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        14318                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        28913                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1579517                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       145080                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        29023                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              228409                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          222692                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             83329                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550099                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1564911                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1564872                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           938054                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2521961                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544998                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371954                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1158353                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1427097                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       262201                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        25333                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2622858                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.544100                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.363637                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2018368     76.95%     76.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       306708     11.69%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       111189      4.24%     92.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        55147      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        50669      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21329      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21168      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9999      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        28281      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2622858                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1158353                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1427097                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                211483                       # Number of memory references committed
system.switch_cpus2.commit.loads               129349                       # Number of loads committed
system.switch_cpus2.commit.membars                200                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            206790                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1284854                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        29432                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        28281                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4283862                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3424234                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 202845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1158353                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1427097                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1158353                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.478807                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.478807                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.403420                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.403420                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7104742                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2189199                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1611054                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           400                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2871334                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          259290                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       216127                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        25365                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       102431                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           92903                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           27532                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1182                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2255626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1424200                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             259290                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       120435                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               296018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          71243                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         70972                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           141583                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2668259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.656449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.034681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2372241     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           17840      0.67%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           22818      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           36247      1.36%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           14937      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           19408      0.73%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           22570      0.85%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           10434      0.39%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          151764      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2668259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090303                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.496006                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2242222                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        85959                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           294469                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          176                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         45427                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        39044                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1739576                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         45427                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2245060                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           7447                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        71779                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           291769                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6772                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1727758                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           951                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4613                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2415197                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      8032287                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      8032287                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1989345                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          425843                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          414                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            24786                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       163194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        83564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          960                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        18801                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1684954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1605213                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1859                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       224415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       473561                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2668259                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.601596                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.323271                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1988563     74.53%     74.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       309626     11.60%     86.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       126419      4.74%     90.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        72045      2.70%     93.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        95512      3.58%     97.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        30073      1.13%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        29186      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        15595      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1240      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2668259                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          11198     79.08%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1519     10.73%     89.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1444     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1352755     84.27%     84.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21703      1.35%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          197      0.01%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       147438      9.18%     94.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        83120      5.18%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1605213                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559048                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              14161                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008822                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5894705                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1909806                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1561920                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1619374                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1276                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        33979                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1514                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         45427                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           5664                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          722                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1685372                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       163194                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        83564                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           626                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        14492                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14493                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        28985                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1576503                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       144850                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        28710                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              227930                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          222323                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             83080                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549049                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1561959                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1561920                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           936374                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2516845                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.543970                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372043                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1157061                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1425507                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       259881                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        25370                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2622832                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.543499                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.362756                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2018935     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       306382     11.68%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       111122      4.24%     92.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        55056      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        50679      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21342      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        21116      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10009      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        28191      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2622832                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1157061                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1425507                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                211262                       # Number of memory references committed
system.switch_cpus3.commit.loads               129212                       # Number of loads committed
system.switch_cpus3.commit.membars                200                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            206564                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1283421                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        29397                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        28191                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4280016                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3416223                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 203075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1157061                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1425507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1157061                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.481575                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.481575                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.402970                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.402970                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         7091619                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2185904                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1607334                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           400                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2871334                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          223574                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       201388                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        13585                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        89835                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           78085                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12199                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          611                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2358923                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1403040                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             223574                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        90284                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               276707                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          42836                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         53177                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           137129                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        13481                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2717735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.606264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.937311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2441028     89.82%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            9581      0.35%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20179      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            8275      0.30%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           45541      1.68%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           40734      1.50%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7743      0.28%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16622      0.61%     95.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          128032      4.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2717735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077864                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.488637                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2345504                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        67047                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           275544                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          930                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         28701                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19723                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1644287                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         28701                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2348494                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          45261                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        13654                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           273615                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8001                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1642382                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          3121                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3072                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           42                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1934059                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7730916                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7730916                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1680736                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          253317                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          196                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            21900                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       385567                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       193773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1713                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9379                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1637090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          198                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1564456                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1032                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       145476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       351655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2717735                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.575647                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.373067                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2161591     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       167066      6.15%     85.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       136432      5.02%     90.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        58877      2.17%     92.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74719      2.75%     95.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        72509      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        41312      1.52%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3230      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1999      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2717735                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3956     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         30739     86.35%     97.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          903      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       983755     62.88%     62.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        13577      0.87%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       373988     23.91%     87.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       193044     12.34%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1564456                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.544853                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              35598                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022754                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5883277                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1782827                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1548988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1600054                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2703                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        18461                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1855                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         28701                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          40988                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         2018                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1637292                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       385567                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       193773                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1344                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         7228                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8399                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        15627                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1551988                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       372496                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        12468                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              565499                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          203150                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            193003                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.540511                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1549120                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1548988                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           837781                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1652645                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.539466                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.506933                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1248794                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1467433                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       170032                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        13634                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2689034                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.545710                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.368425                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2156291     80.19%     80.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       194984      7.25%     87.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91068      3.39%     90.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        90083      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        24217      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       104836      3.90%     98.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7853      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5718      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        13984      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2689034                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1248794                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1467433                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                559016                       # Number of memory references committed
system.switch_cpus4.commit.loads               367103                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            193819                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1304804                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        13984                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4312502                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3303652                       # The number of ROB writes
system.switch_cpus4.timesIdled                  53373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 153599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1248794                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1467433                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1248794                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.299286                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.299286                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.434918                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.434918                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         7667288                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1802289                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1951559                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2871334                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          223482                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       182248                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        23479                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        91555                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           85660                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           22322                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1036                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2171103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1322313                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             223482                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       107982                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               271573                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          73497                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         73647                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           135353                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        23563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2565473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.626283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.991477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2293900     89.41%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           14392      0.56%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           23014      0.90%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           34146      1.33%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           14454      0.56%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           16941      0.66%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           17689      0.69%     94.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           12297      0.48%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          138640      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2565473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077832                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.460522                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2143398                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       102104                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           269617                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1590                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         48761                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        36223                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          392                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1602392                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1350                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         48761                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2148851                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          47944                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        37180                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           265901                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        16833                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1599149                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          882                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3199                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         8455                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1363                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      2187775                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7455673                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7455673                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1806203                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          381572                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            48150                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       161689                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        89479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4622                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        18926                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1593719                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1487796                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2125                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       244234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       563637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2565473                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579930                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.263454                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1930715     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       257792     10.05%     85.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       142376      5.55%     90.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        93591      3.65%     94.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        85226      3.32%     97.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        26180      1.02%     98.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        18737      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         6595      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         4261      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2565473                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            390     10.40%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     10.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1626     43.37%     53.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1733     46.23%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1224990     82.34%     82.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        27355      1.84%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          165      0.01%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       147463      9.91%     94.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        87823      5.90%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1487796                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.518155                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3749                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002520                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5546939                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1838383                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1460757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1491545                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6969                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        33537                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5644                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1167                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         48761                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          34571                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2102                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1594077                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          627                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       161689                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        89479                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          186                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1242                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        14354                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        27236                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1466358                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       139741                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        21438                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              227406                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          199184                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             87665                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.510689                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1460881                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1460757                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           863618                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2191401                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.508738                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394094                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1082808                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1320398                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       274732                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        23899                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2516712                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.524652                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.374864                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1981378     78.73%     78.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       254924     10.13%     88.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       106050      4.21%     93.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        54186      2.15%     95.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        40315      1.60%     96.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        23106      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        14129      0.56%     98.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        11740      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        30884      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2516712                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1082808                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1320398                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                211987                       # Number of memory references committed
system.switch_cpus5.commit.loads               128152                       # Number of loads committed
system.switch_cpus5.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            183682                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1193419                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25743                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        30884                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4080945                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3239033                       # The number of ROB writes
system.switch_cpus5.timesIdled                  38688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 305861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1082808                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1320398                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1082808                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.651748                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.651748                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.377110                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.377110                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6655524                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1995297                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1519098                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           332                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2871334                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          223838                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       182462                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        23455                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        90644                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           85312                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22340                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1015                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2171376                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1322746                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             223838                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       107652                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               271334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          73288                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         75511                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           135320                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        23562                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2567187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.625930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.991453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2295853     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14379      0.56%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           22801      0.89%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           34005      1.32%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           14456      0.56%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           16932      0.66%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           17683      0.69%     94.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           12323      0.48%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          138755      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2567187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077956                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.460673                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2143435                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       104196                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           269375                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1600                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         48578                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        36357                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          390                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1602616                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         48578                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2148968                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          47665                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        39192                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           265604                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        17177                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1599408                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          831                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3277                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         8579                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         1424                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      2188514                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7455992                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7455992                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1808758                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          379751                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          356                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          191                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            48880                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       161599                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        89415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         4566                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        18660                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1594096                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1488761                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2147                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       242021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       560491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2567187                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579919                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.263616                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1932078     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       257980     10.05%     85.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       142295      5.54%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        93782      3.65%     94.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        85285      3.32%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        26057      1.02%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        18863      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6534      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4313      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2567187                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            382     10.30%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1611     43.45%     53.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1715     46.25%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1226166     82.36%     82.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        27362      1.84%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          165      0.01%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       147435      9.90%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        87633      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1488761                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.518491                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3708                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002491                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5550564                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1836545                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1461611                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1492469                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         6801                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        33287                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5479                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1144                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         48578                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          34297                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2064                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1594460                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          648                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       161599                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        89415                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          191                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12657                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14479                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        27136                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1467113                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       139637                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21648                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              227125                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          199485                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             87488                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.510952                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1461722                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1461611                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           864483                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2193343                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.509036                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394139                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1084292                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1322224                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       273296                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        23878                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2518609                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524982                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.376334                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1983189     78.74%     78.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       254826     10.12%     88.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       105875      4.20%     93.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        54176      2.15%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40499      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        23127      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        14039      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        11769      0.47%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        31109      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2518609                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1084292                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1322224                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                212245                       # Number of memory references committed
system.switch_cpus6.commit.loads               128309                       # Number of loads committed
system.switch_cpus6.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            183948                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1195052                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25777                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        31109                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4083007                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3239635                       # The number of ROB writes
system.switch_cpus6.timesIdled                  38660                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 304147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1084292                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1322224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1084292                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.648119                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.648119                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.377627                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.377627                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6658573                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1997071                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1519302                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           332                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2871334                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          223741                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       201517                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        13557                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        89655                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           78012                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           12262                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          627                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2359598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1404833                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             223741                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        90274                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               276948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          42887                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         52323                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           137204                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        13444                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2717872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.938489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2440924     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            9596      0.35%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20268      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            8310      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           45361      1.67%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           40776      1.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            7712      0.28%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           16627      0.61%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          128298      4.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2717872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077922                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.489261                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2346155                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        66217                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           275792                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          923                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         28776                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19757                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1646066                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         28776                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2349092                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          45203                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        12982                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           273919                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         7891                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1644104                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          3079                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         3066                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           43                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1936371                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7738650                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7738650                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1681501                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          254847                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          195                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            21562                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       385874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       194043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1706                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         9443                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1638945                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1566221                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1094                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       146415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       351895                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2717872                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.576267                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.373595                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2161174     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       166954      6.14%     85.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       136778      5.03%     90.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        59013      2.17%     92.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        74907      2.76%     95.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        72584      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        41128      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3316      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2018      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2717872                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3906     10.98%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     10.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         30763     86.47%     97.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          907      2.55%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       984840     62.88%     62.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        13605      0.87%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       374392     23.90%     87.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       193292     12.34%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1566221                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.545468                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              35576                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022715                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5886982                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1785621                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1550652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1601797                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2792                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        18428                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1955                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         28776                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          40965                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         2005                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1639146                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       385874                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       194043                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         7111                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         8464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        15575                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1553677                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       372958                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        12542                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              566205                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          203365                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            193247                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.541099                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1550779                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1550652                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           838738                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1653728                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.540046                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507180                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1249530                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1468269                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       171051                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        13609                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2689096                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.546008                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.368270                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2155967     80.17%     80.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       195009      7.25%     87.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91084      3.39%     90.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        90465      3.36%     94.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        24120      0.90%     95.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       104982      3.90%     98.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7885      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5675      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        13909      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2689096                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1249530                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1468269                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                559520                       # Number of memory references committed
system.switch_cpus7.commit.loads               367437                       # Number of loads committed
system.switch_cpus7.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            193918                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1305541                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        13909                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4314494                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3307452                       # The number of ROB writes
system.switch_cpus7.timesIdled                  53373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 153462                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1249530                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1468269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1249530                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.297931                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.297931                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.435174                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.435174                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         7675527                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1804313                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1954028                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           188                       # number of misc regfile writes
system.l2.replacements                           3194                       # number of replacements
system.l2.tagsinuse                      32739.942473                       # Cycle average of tags in use
system.l2.total_refs                          1356770                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35938                       # Sample count of references to valid blocks.
system.l2.avg_refs                          37.753075                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1867.186549                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.472624                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     97.679269                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     25.907859                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    267.631495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     18.648715                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     55.014081                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     18.152326                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     55.559679                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     25.865541                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    181.084448                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     24.018184                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    270.065338                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     24.922230                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    266.513570                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     25.869392                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    177.682739                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4072.302880                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4131.743726                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2029.624940                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2001.404735                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4408.600931                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4112.254957                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4148.770025                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4417.966240                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.056982                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002981                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000791                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008167                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000569                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001679                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000554                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000789                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.005526                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000733                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.008242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000761                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.008133                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000789                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.005422                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.124277                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.126091                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.061939                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.061078                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.134540                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.125496                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.126610                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.134826                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999144                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          440                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          665                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          339                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          334                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          584                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          662                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          670                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          584                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4288                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2621                       # number of Writeback hits
system.l2.Writeback_hits::total                  2621                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    24                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          443                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          668                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          337                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          587                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          665                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          673                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          587                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4312                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          443                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          668                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          342                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          337                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          587                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          665                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          673                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          587                       # number of overall hits
system.l2.overall_hits::total                    4312                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          195                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          534                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          106                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          110                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          356                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          535                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          529                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          358                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2934                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           83                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           84                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           84                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 251                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          617                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          106                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          110                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          356                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          619                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          613                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          358                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3185                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          195                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          617                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          106                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          110                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          356                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          619                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          613                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          358                       # number of overall misses
system.l2.overall_misses::total                  3185                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3983064                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     29580527                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3926416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     80066612                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4012111                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     15834243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3968227                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16831469                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3999139                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     53884263                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3713416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     80384994                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4022174                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     79561958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4070139                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     54126518                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       441965270                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     12482245                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data     12580130                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data     12505620                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      37567995                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3983064                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     29580527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3926416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     92548857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4012111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     15834243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3968227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     16831469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3999139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     53884263                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3713416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     92965124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4022174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     92067578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4070139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     54126518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        479533265                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3983064                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     29580527                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3926416                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     92548857                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4012111                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     15834243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3968227                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     16831469                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3999139                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     53884263                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3713416                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     92965124                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4022174                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     92067578                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4070139                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     54126518                       # number of overall miss cycles
system.l2.overall_miss_latency::total       479533265                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          940                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         1197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         1199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          942                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7222                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2621                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2621                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           86                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               275                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          638                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1285                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          448                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          447                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          943                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1284                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         1286                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          945                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7497                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          638                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1285                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          448                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          447                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          943                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1284                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         1286                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          945                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7497                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.307087                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.445371                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.238202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.247748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.378723                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.446951                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.441201                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.380042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.406259                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.965116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.965517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.965517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912727                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.305643                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.480156                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.236607                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.246085                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.377519                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.482087                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.476672                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.378836                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.424837                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.305643                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.480156                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.236607                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.246085                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.377519                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.482087                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.476672                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.378836                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.424837                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 153194.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151695.010256                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 145422.814815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149937.475655                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148596.703704                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149379.650943                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152624.115385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 153013.354545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 148116.259259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151360.289326                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148536.640000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150252.325234                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst       154699                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150400.676749                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150745.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151191.391061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150635.743013                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 150388.493976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 149763.452381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 148876.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149673.286853                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 153194.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151695.010256                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 145422.814815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149998.147488                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148596.703704                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 149379.650943                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152624.115385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 153013.354545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 148116.259259                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151360.289326                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148536.640000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150185.983845                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst       154699                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150191.807504                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150745.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151191.391061                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150559.894819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 153194.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151695.010256                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 145422.814815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149998.147488                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148596.703704                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 149379.650943                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152624.115385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 153013.354545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 148116.259259                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151360.289326                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148536.640000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150185.983845                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst       154699                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150191.807504                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150745.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151191.391061                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150559.894819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1497                       # number of writebacks
system.l2.writebacks::total                      1497                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          195                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          534                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          106                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          356                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          529                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          358                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2934                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           83                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           84                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           84                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            251                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3185                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3185                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2471585                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     18223626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2356131                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     48982934                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2442700                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      9665626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2456884                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10426354                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2427702                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     33162475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2259887                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     49250070                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2511006                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     48769555                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2496693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     33289007                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    271192235                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      7643947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      7687793                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      7609023                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     22940763                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2471585                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     18223626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2356131                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     56626881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2442700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      9665626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2456884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10426354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2427702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     33162475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2259887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     56937863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2511006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     56378578                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2496693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     33289007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    294132998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2471585                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     18223626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2356131                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     56626881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2442700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      9665626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2456884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10426354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2427702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     33162475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2259887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     56937863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2511006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     56378578                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2496693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     33289007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    294132998                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.307087                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.445371                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238202                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.247748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.378723                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.446951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.441201                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.380042                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.406259                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.965116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.965517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.965517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.912727                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.305643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.480156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.236607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.246085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.377519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.482087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.476672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.378836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.424837                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.305643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.480156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.236607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.246085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.377519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.482087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.476672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.378836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.424837                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95060.961538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93454.492308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87264.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91728.340824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90470.370370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91185.150943                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94495.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94785.036364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 89914.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93153.019663                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90395.480000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92056.205607                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 96577.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92191.975425                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92470.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92986.053073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92430.891275                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 92095.746988                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 91521.345238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 90583.607143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91397.462151                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95060.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93454.492308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 87264.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91777.764992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90470.370370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91185.150943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94495.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94785.036364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 89914.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93153.019663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90395.480000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91983.623586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 96577.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91971.579119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92470.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92986.053073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92349.449922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95060.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93454.492308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 87264.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91777.764992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90470.370370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91185.150943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94495.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94785.036364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 89914.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93153.019663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90395.480000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91983.623586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 96577.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91971.579119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92470.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92986.053073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92349.449922                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               542.471752                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172645                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1354102.247292                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.736254                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.735499                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844127                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869346                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140448                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140448                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140448                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140448                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140448                       # number of overall hits
system.cpu0.icache.overall_hits::total         140448                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.cpu0.icache.overall_misses::total           34                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5188600                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5188600                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5188600                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5188600                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5188600                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5188600                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140482                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140482                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140482                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140482                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140482                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140482                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000242                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000242                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152605.882353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152605.882353                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152605.882353                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152605.882353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152605.882353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152605.882353                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4333173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4333173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4333173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4333173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4333173                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4333173                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160487.888889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160487.888889                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160487.888889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160487.888889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160487.888889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160487.888889                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   638                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171130911                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   894                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              191421.600671                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.379558                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.620442                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.606951                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.393049                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201238                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201238                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40669                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          101                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           99                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       241907                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          241907                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       241907                       # number of overall hits
system.cpu0.dcache.overall_hits::total         241907                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2133                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2133                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2148                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2148                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2148                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2148                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    218289260                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    218289260                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1329074                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1329074                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    219618334                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    219618334                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    219618334                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    219618334                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203371                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203371                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244055                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244055                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244055                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244055                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010488                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010488                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008801                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008801                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008801                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008801                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102339.081106                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102339.081106                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 88604.933333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88604.933333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102243.172253                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102243.172253                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102243.172253                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102243.172253                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu0.dcache.writebacks::total               86                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1498                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1498                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1510                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1510                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          635                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          635                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          638                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          638                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     60767576                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     60767576                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       202700                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       202700                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     60970276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     60970276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     60970276                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     60970276                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003122                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003122                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002614                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002614                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002614                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002614                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95696.970079                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95696.970079                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 67566.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67566.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95564.695925                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95564.695925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95564.695925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95564.695925                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               516.852215                       # Cycle average of tags in use
system.cpu1.icache.total_refs               849095802                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1639181.084942                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    26.852215                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.043032                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828289                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       135354                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         135354                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       135354                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          135354                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       135354                       # number of overall hits
system.cpu1.icache.overall_hits::total         135354                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.cpu1.icache.overall_misses::total           34                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5248097                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5248097                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5248097                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5248097                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5248097                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5248097                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135388                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135388                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135388                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135388                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000251                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000251                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154355.794118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154355.794118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154355.794118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154355.794118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154355.794118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154355.794118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4399707                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4399707                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4399707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4399707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4399707                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4399707                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157132.392857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157132.392857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157132.392857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157132.392857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157132.392857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157132.392857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1285                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               141325239                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1541                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              91710.083712                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.621744                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.378256                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.787585                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.212415                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       102575                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         102575                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        82759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         82759                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          168                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          166                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       185334                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          185334                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       185334                       # number of overall hits
system.cpu1.dcache.overall_hits::total         185334                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2851                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2851                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          647                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          647                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3498                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3498                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3498                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3498                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    364077445                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    364077445                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    112976085                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    112976085                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    477053530                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    477053530                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    477053530                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    477053530                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       105426                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       105426                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        83406                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        83406                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       188832                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       188832                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       188832                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       188832                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027043                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027043                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.007757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007757                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018524                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018524                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018524                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018524                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 127701.664328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 127701.664328                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 174615.278207                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 174615.278207                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136378.939394                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136378.939394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136378.939394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136378.939394                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          629                       # number of writebacks
system.cpu1.dcache.writebacks::total              629                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1652                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          561                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          561                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2213                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2213                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2213                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2213                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1199                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           86                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           86                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1285                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1285                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1285                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1285                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    131761715                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    131761715                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     13466896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     13466896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    145228611                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    145228611                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    145228611                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    145228611                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006805                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006805                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006805                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006805                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109893.006672                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109893.006672                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 156591.813953                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 156591.813953                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 113018.374319                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113018.374319                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 113018.374319                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113018.374319                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               474.631539                       # Cycle average of tags in use
system.cpu2.icache.total_refs               847782187                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1751616.088843                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    19.631539                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.031461                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.760627                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       141612                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         141612                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       141612                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          141612                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       141612                       # number of overall hits
system.cpu2.icache.overall_hits::total         141612                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6230803                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6230803                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6230803                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6230803                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6230803                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6230803                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       141650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       141650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       141650                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       141650                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       141650                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       141650                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000268                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000268                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000268                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000268                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000268                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000268                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163968.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163968.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163968.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163968.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163968.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163968.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4954634                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4954634                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4954634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4954634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4954634                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4954634                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 170849.448276                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 170849.448276                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 170849.448276                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 170849.448276                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 170849.448276                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 170849.448276                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   448                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               123769398                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   704                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              175808.803977                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   150.501412                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   105.498588                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.587896                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.412104                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       111163                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         111163                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        81720                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         81720                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          205                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       192883                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          192883                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       192883                       # number of overall hits
system.cpu2.dcache.overall_hits::total         192883                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1132                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1132                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1140                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1140                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1140                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1140                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    112643304                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    112643304                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       813546                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       813546                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    113456850                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    113456850                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    113456850                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    113456850                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       112295                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       112295                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        81728                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        81728                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       194023                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       194023                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       194023                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       194023                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010081                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010081                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000098                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005876                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005876                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005876                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005876                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 99508.219081                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99508.219081                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 101693.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101693.250000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 99523.552632                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99523.552632                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 99523.552632                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99523.552632                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu2.dcache.writebacks::total              100                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          687                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          687                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          692                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          692                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          445                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          448                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          448                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     39925820                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     39925820                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       226609                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       226609                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     40152429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     40152429                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     40152429                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     40152429                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003963                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003963                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002309                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002309                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002309                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002309                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89720.943820                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89720.943820                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 75536.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75536.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89625.957589                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89625.957589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89625.957589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89625.957589                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               474.134718                       # Cycle average of tags in use
system.cpu3.icache.total_refs               847782121                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1755242.486542                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    19.134718                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.030665                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.759831                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       141546                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         141546                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       141546                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          141546                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       141546                       # number of overall hits
system.cpu3.icache.overall_hits::total         141546                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.cpu3.icache.overall_misses::total           37                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6169119                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6169119                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6169119                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6169119                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6169119                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6169119                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       141583                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       141583                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       141583                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       141583                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       141583                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       141583                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 166732.945946                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 166732.945946                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 166732.945946                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 166732.945946                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 166732.945946                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 166732.945946                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4760029                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4760029                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4760029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4760029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4760029                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4760029                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 170001.035714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 170001.035714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 170001.035714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 170001.035714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 170001.035714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 170001.035714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   447                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               123769116                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   703                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              176058.486486                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   150.409460                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   105.590540                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.587537                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.412463                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       110965                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         110965                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        81636                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         81636                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          205                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       192601                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          192601                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       192601                       # number of overall hits
system.cpu3.dcache.overall_hits::total         192601                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1141                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1141                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            8                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1149                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1149                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1149                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1149                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    114835868                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    114835868                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       871375                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       871375                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    115707243                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    115707243                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    115707243                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    115707243                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       112106                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       112106                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        81644                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        81644                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       193750                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       193750                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       193750                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       193750                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010178                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010178                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000098                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005930                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005930                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005930                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005930                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 100644.932515                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100644.932515                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 108921.875000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 108921.875000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 100702.561358                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100702.561358                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 100702.561358                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100702.561358                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu3.dcache.writebacks::total              100                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          697                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          697                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          702                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          702                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          702                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          702                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          444                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          447                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          447                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     40734073                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     40734073                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       254233                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       254233                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     40988306                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     40988306                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     40988306                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     40988306                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003961                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003961                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002307                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002307                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002307                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002307                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91743.407658                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91743.407658                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 84744.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 84744.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91696.434004                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91696.434004                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91696.434004                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91696.434004                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               568.862973                       # Cycle average of tags in use
system.cpu4.icache.total_refs               868085046                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1520289.047285                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    26.821890                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.041084                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.042984                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868656                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.911639                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       137088                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         137088                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       137088                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          137088                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       137088                       # number of overall hits
system.cpu4.icache.overall_hits::total         137088                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.cpu4.icache.overall_misses::total           41                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6006891                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6006891                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6006891                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6006891                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6006891                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6006891                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       137129                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       137129                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       137129                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       137129                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       137129                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       137129                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000299                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000299                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000299                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000299                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000299                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000299                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 146509.536585                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 146509.536585                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 146509.536585                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 146509.536585                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 146509.536585                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 146509.536585                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4369724                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4369724                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4369724                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4369724                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4369724                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4369724                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 156061.571429                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 156061.571429                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 156061.571429                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 156061.571429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 156061.571429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 156061.571429                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   943                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               332279443                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1199                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              277130.477898                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   106.663570                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   149.336430                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.416655                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.583345                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       351695                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         351695                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       191707                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        191707                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           95                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       543402                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          543402                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       543402                       # number of overall hits
system.cpu4.dcache.overall_hits::total         543402                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         3284                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3284                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           10                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         3294                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3294                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         3294                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3294                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    375912027                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    375912027                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       785644                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       785644                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    376697671                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    376697671                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    376697671                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    376697671                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       354979                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       354979                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       191717                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       191717                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       546696                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       546696                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       546696                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       546696                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009251                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009251                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000052                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006025                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006025                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006025                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006025                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 114467.730512                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 114467.730512                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 78564.400000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 78564.400000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 114358.734366                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 114358.734366                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 114358.734366                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 114358.734366                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          223                       # number of writebacks
system.cpu4.dcache.writebacks::total              223                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         2344                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2344                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         2351                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2351                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         2351                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2351                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          940                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          940                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          943                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          943                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          943                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          943                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     99039942                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     99039942                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       197429                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       197429                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     99237371                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     99237371                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     99237371                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     99237371                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002648                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002648                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001725                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001725                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001725                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001725                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 105361.640426                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 105361.640426                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65809.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65809.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 105235.812301                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 105235.812301                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 105235.812301                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 105235.812301                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               514.962234                       # Cycle average of tags in use
system.cpu5.icache.total_refs               849095767                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1645534.432171                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.962234                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.040004                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.825260                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       135319                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         135319                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       135319                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          135319                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       135319                       # number of overall hits
system.cpu5.icache.overall_hits::total         135319                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.cpu5.icache.overall_misses::total           34                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5164834                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5164834                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5164834                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5164834                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5164834                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5164834                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       135353                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       135353                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       135353                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       135353                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       135353                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       135353                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000251                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000251                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 151906.882353                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 151906.882353                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 151906.882353                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 151906.882353                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 151906.882353                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 151906.882353                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4154844                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4154844                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4154844                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4154844                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4154844                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4154844                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159801.692308                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159801.692308                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159801.692308                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159801.692308                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159801.692308                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159801.692308                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1284                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               141325229                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1540                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              91769.629221                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   201.612035                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    54.387965                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.787547                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.212453                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       102577                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         102577                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        82748                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         82748                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          167                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          167                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          166                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       185325                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          185325                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       185325                       # number of overall hits
system.cpu5.dcache.overall_hits::total         185325                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2891                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2891                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          640                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3531                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3531                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3531                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3531                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    365837693                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    365837693                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    113081712                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    113081712                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    478919405                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    478919405                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    478919405                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    478919405                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       105468                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       105468                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        83388                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        83388                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       188856                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       188856                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       188856                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       188856                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.027411                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.027411                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.007675                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.007675                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.018697                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018697                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.018697                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018697                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 126543.650294                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 126543.650294                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 176690.175000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 176690.175000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 135632.796658                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 135632.796658                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 135632.796658                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 135632.796658                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          629                       # number of writebacks
system.cpu5.dcache.writebacks::total              629                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1694                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1694                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          553                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          553                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2247                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2247                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2247                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2247                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1197                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1197                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           87                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1284                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1284                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1284                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1284                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    131796106                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    131796106                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     13577211                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     13577211                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    145373317                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    145373317                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    145373317                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    145373317                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011349                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011349                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.001043                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001043                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006799                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006799                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006799                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006799                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 110105.351713                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 110105.351713                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 156059.896552                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 156059.896552                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 113219.094237                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 113219.094237                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 113219.094237                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 113219.094237                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               515.866169                       # Cycle average of tags in use
system.cpu6.icache.total_refs               849095734                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1642351.516441                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.866169                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.041452                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.826709                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       135286                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         135286                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       135286                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          135286                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       135286                       # number of overall hits
system.cpu6.icache.overall_hits::total         135286                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.cpu6.icache.overall_misses::total           34                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5478462                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5478462                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5478462                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5478462                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5478462                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5478462                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       135320                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       135320                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       135320                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       135320                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       135320                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       135320                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000251                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000251                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 161131.235294                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 161131.235294                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 161131.235294                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 161131.235294                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 161131.235294                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 161131.235294                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4501384                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4501384                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4501384                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4501384                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4501384                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4501384                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 166717.925926                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 166717.925926                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 166717.925926                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 166717.925926                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 166717.925926                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 166717.925926                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1286                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               141325369                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1542                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              91650.693256                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   201.595250                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    54.404750                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.787481                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.212519                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       102641                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         102641                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        82823                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         82823                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          168                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          166                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       185464                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          185464                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       185464                       # number of overall hits
system.cpu6.dcache.overall_hits::total         185464                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2878                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2878                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          666                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          666                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3544                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3544                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3544                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3544                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    364423589                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    364423589                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    114230447                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    114230447                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    478654036                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    478654036                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    478654036                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    478654036                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       105519                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       105519                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        83489                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        83489                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       189008                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       189008                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       189008                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       189008                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.027275                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.027275                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.007977                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.007977                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.018751                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018751                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.018751                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.018751                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 126623.901668                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 126623.901668                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 171517.187688                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 171517.187688                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135060.393905                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135060.393905                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135060.393905                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135060.393905                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          628                       # number of writebacks
system.cpu6.dcache.writebacks::total              628                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1679                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1679                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          579                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          579                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2258                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2258                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2258                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2258                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1199                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1199                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           87                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1286                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1286                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1286                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1286                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    131420758                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    131420758                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     13478973                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13478973                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    144899731                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    144899731                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    144899731                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    144899731                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011363                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011363                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.001042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006804                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006804                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006804                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006804                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 109608.638866                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 109608.638866                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 154930.724138                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 154930.724138                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 112674.751944                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 112674.751944                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 112674.751944                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 112674.751944                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               568.866851                       # Cycle average of tags in use
system.cpu7.icache.total_refs               868085121                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1520289.178634                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    26.825904                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   542.040947                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.042990                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.868655                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.911646                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       137163                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         137163                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       137163                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          137163                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       137163                       # number of overall hits
system.cpu7.icache.overall_hits::total         137163                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.cpu7.icache.overall_misses::total           41                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6172731                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6172731                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6172731                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6172731                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6172731                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6172731                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       137204                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       137204                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       137204                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       137204                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       137204                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       137204                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000299                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000299                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000299                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000299                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000299                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000299                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 150554.414634                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 150554.414634                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 150554.414634                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 150554.414634                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 150554.414634                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 150554.414634                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4469146                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4469146                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4469146                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4469146                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4469146                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4469146                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 159612.357143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 159612.357143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 159612.357143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 159612.357143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 159612.357143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 159612.357143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   945                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               332280010                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1201                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              276669.450458                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   106.680259                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   149.319741                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.416720                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.583280                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       352093                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         352093                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       191877                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        191877                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           94                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           94                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       543970                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          543970                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       543970                       # number of overall hits
system.cpu7.dcache.overall_hits::total         543970                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         3261                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3261                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           10                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         3271                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3271                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         3271                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3271                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    372765186                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    372765186                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       899908                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       899908                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    373665094                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    373665094                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    373665094                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    373665094                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       355354                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       355354                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       191887                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       191887                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       547241                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       547241                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       547241                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       547241                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009177                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009177                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000052                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005977                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005977                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005977                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005977                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 114310.084637                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 114310.084637                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 89990.800000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 89990.800000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 114235.736472                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 114235.736472                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 114235.736472                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 114235.736472                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          226                       # number of writebacks
system.cpu7.dcache.writebacks::total              226                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         2319                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2319                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            7                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         2326                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2326                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         2326                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2326                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          942                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          942                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          945                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          945                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          945                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          945                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     98835219                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     98835219                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       244242                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       244242                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     99079461                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     99079461                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     99079461                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     99079461                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002651                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002651                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001727                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001727                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001727                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001727                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 104920.614650                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 104920.614650                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        81414                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        81414                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 104845.990476                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 104845.990476                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 104845.990476                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 104845.990476                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
