```verilog
module freq_divbyodd #(
    parameter NUM_DIV = 5
)(
    input wire clk,
    input wire rst_n,
    output reg clk_div
);

    reg [3:0] cnt1;
    reg [3:0] cnt2;
    reg clk_div1;
    reg clk_div2;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cnt1 <= 0;
            cnt2 <= 0;
            clk_div1 <= 0;
            clk_div2 <= 0;
        end else begin
            // Counter for positive edge detection
            if (cnt1 < (NUM_DIV - 1)) begin
                cnt1 <= cnt1 + 1;
            end else begin
                cnt1 <= 0;
                clk_div1 <= ~clk_div1; // Toggle clk_div1
            end
            
            // Counter for negative edge detection
            if (cnt2 < (NUM_DIV - 1)) begin
                cnt2 <= cnt2 + 1;
            end else begin
                cnt2 <= 0;
                clk_div2 <= ~clk_div2; // Toggle clk_div2
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            clk_div <= 0;
        end else begin
            clk_div <= clk_div1 | clk_div2; // Generate output clock
        end
    end

endmodule
```