//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-36037853
// Cuda compilation tools, release 12.9, V12.9.86
// Based on NVVM 7.0.1
//

.version 8.8
.target sm_80
.address_size 64

	// .globl	_Z11test_kernelPfPdfd

.visible .entry _Z11test_kernelPfPdfd(
	.param .u64 _Z11test_kernelPfPdfd_param_0,
	.param .u64 _Z11test_kernelPfPdfd_param_1,
	.param .f32 _Z11test_kernelPfPdfd_param_2,
	.param .f64 _Z11test_kernelPfPdfd_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_Z11test_kernelPfPdfd_param_0];
	ld.param.f32 	%f1, [_Z11test_kernelPfPdfd_param_2];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	or.b32  	%r3, %r1, %r2;
	setp.ne.s32 	%p1, %r3, 0;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	// begin inline asm
	sqrt.rn.f32 %f2, %f1;
	// end inline asm
	st.global.f32 	[%rd2+8], %f2;

$L__BB0_2:
	ret;

}

