# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do storage_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Proje/biz/storage {D:/Proje/biz/storage/storage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:16 on Jun 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Proje/biz/storage" D:/Proje/biz/storage/storage.v 
# -- Compiling module storage
# -- Compiling module storage_tb
# 
# Top level modules:
# 	storage_tb
# End time: 01:54:16 on Jun 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.storage_tb
# vsim work.storage_tb 
# Start time: 01:54:41 on Jun 05,2018
# Loading work.storage_tb
# Loading work.storage
vsim work.storage_tb
# End time: 01:54:47 on Jun 05,2018, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.storage_tb 
# Start time: 01:54:47 on Jun 05,2018
# Loading work.storage_tb
# Loading work.storage
add wave -position insertpoint  \
sim:/storage_tb/data_in \
sim:/storage_tb/write_en \
sim:/storage_tb/read_clk \
sim:/storage_tb/reset \
sim:/storage_tb/latest_output \
sim:/storage_tb/index \
sim:/storage_tb/read_index
run
# ** Note: $finish    : D:/Proje/biz/storage/storage.v(268)
#    Time: 900 ps  Iteration: 0  Instance: /storage_tb
# 1
# Break in Module storage_tb at D:/Proje/biz/storage/storage.v line 268
# End time: 01:57:43 on Jun 05,2018, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
