<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course11_uart\uart_prj\impl\gwsynthesis\uart_gowin_prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course11_uart\uart_prj\src\uart_gowin_prj.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course11_uart\uart_prj\src\timing.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.5Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ144C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 13 12:14:57 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>216</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>198</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_12m</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>clk_3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_12m</td>
<td>12.000(MHz)</td>
<td>132.205(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_12m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_12m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>75.769</td>
<td>uart_data_gen/write_data_1_ins902/Q</td>
<td>u_uart_tx/uart_tx_ins712/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.964</td>
</tr>
<tr>
<td>2</td>
<td>76.439</td>
<td>uart_data_gen/data_num_2_ins675/Q</td>
<td>uart_data_gen/work_en_ins779/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.650</td>
</tr>
<tr>
<td>3</td>
<td>76.679</td>
<td>u_uart_rx/rx_state_1_ins772/Q</td>
<td>u_uart_rx/rx_state_1_ins772/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.411</td>
</tr>
<tr>
<td>4</td>
<td>76.679</td>
<td>u_uart_rx/rx_state_1_ins772/Q</td>
<td>u_uart_rx/rx_state_2_ins771/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.411</td>
</tr>
<tr>
<td>5</td>
<td>76.806</td>
<td>uart_data_gen/data_num_5_ins672/Q</td>
<td>uart_data_gen/write_data_2_ins901/SET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.283</td>
</tr>
<tr>
<td>6</td>
<td>76.856</td>
<td>uart_data_gen/data_num_5_ins672/Q</td>
<td>uart_data_gen/write_data_0_ins903/SET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.234</td>
</tr>
<tr>
<td>7</td>
<td>76.882</td>
<td>uart_data_gen/data_num_2_ins675/Q</td>
<td>uart_data_gen/write_data_6_ins897/SET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.208</td>
</tr>
<tr>
<td>8</td>
<td>77.051</td>
<td>uart_data_gen/data_num_5_ins672/Q</td>
<td>uart_data_gen/write_data_3_ins900/SET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.038</td>
</tr>
<tr>
<td>9</td>
<td>77.133</td>
<td>u_uart_rx/rx_state_1_ins772/Q</td>
<td>u_uart_rx/rx_state_0_ins906/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.956</td>
</tr>
<tr>
<td>10</td>
<td>77.137</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/Q</td>
<td>u_uart_tx/tx_bit_cnt_0_ins708/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.953</td>
</tr>
<tr>
<td>11</td>
<td>77.137</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/Q</td>
<td>u_uart_tx/tx_bit_cnt_2_ins706/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.953</td>
</tr>
<tr>
<td>12</td>
<td>77.253</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/Q</td>
<td>u_uart_tx/tx_state_0_ins904/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.837</td>
</tr>
<tr>
<td>13</td>
<td>77.253</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/Q</td>
<td>u_uart_tx/tx_state_2_ins769/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.837</td>
</tr>
<tr>
<td>14</td>
<td>77.272</td>
<td>uart_data_gen/data_num_5_ins672/Q</td>
<td>uart_data_gen/write_data_4_ins899/SET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.818</td>
</tr>
<tr>
<td>15</td>
<td>77.390</td>
<td>uart_data_gen/data_num_5_ins672/Q</td>
<td>uart_data_gen/write_data_3_ins900/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.343</td>
</tr>
<tr>
<td>16</td>
<td>77.443</td>
<td>uart_data_gen/data_num_2_ins675/Q</td>
<td>uart_data_gen/write_data_1_ins902/SET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.647</td>
</tr>
<tr>
<td>17</td>
<td>77.535</td>
<td>u_uart_rx/clk_div_cnt_1_ins730/Q</td>
<td>u_uart_rx/rx_data_reg_7_ins909/CE</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.555</td>
</tr>
<tr>
<td>18</td>
<td>77.569</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/Q</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.521</td>
</tr>
<tr>
<td>19</td>
<td>77.569</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/Q</td>
<td>u_uart_tx/clk_div_cnt_2_ins703/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.521</td>
</tr>
<tr>
<td>20</td>
<td>77.569</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/Q</td>
<td>u_uart_tx/clk_div_cnt_3_ins702/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.521</td>
</tr>
<tr>
<td>21</td>
<td>77.569</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/Q</td>
<td>u_uart_tx/clk_div_cnt_4_ins701/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.521</td>
</tr>
<tr>
<td>22</td>
<td>77.573</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/Q</td>
<td>u_uart_tx/clk_div_cnt_0_ins705/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.517</td>
</tr>
<tr>
<td>23</td>
<td>77.586</td>
<td>u_uart_tx/tx_state_2_ins769/Q</td>
<td>uart_data_gen/data_num_2_ins675/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.504</td>
</tr>
<tr>
<td>24</td>
<td>77.586</td>
<td>u_uart_tx/tx_state_2_ins769/Q</td>
<td>uart_data_gen/data_num_1_ins676/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.504</td>
</tr>
<tr>
<td>25</td>
<td>77.586</td>
<td>u_uart_tx/tx_state_2_ins769/Q</td>
<td>uart_data_gen/data_num_3_ins674/RESET</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.504</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.571</td>
<td>u_uart_rx/rx_data_reg_1_ins927/Q</td>
<td>u_uart_rx/rx_data_reg_0_ins930/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>2</td>
<td>0.571</td>
<td>led_d_2_ins756/Q</td>
<td>receive_data_2_ins638/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>3</td>
<td>0.571</td>
<td>led_d_3_ins754/Q</td>
<td>receive_data_3_ins637/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.599</td>
<td>led_d_7_ins746/Q</td>
<td>receive_data_7_ins641/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>uart_data_gen/time_cnt_0_ins664/Q</td>
<td>uart_data_gen/time_cnt_0_ins664/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>u_uart_rx/rx_bit_cnt_0_ins734/Q</td>
<td>u_uart_rx/rx_bit_cnt_0_ins734/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>u_uart_rx/clk_div_cnt_0_ins731/Q</td>
<td>u_uart_rx/clk_div_cnt_0_ins731/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>u_uart_rx/rx_state_0_ins906/Q</td>
<td>u_uart_rx/rx_state_0_ins906/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>u_uart_rx/rx_state_1_ins772/Q</td>
<td>u_uart_rx/rx_state_1_ins772/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.710</td>
<td>u_uart_tx/tx_bit_cnt_0_ins708/Q</td>
<td>u_uart_tx/tx_bit_cnt_0_ins708/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>11</td>
<td>0.711</td>
<td>u_uart_tx/tx_state_1_ins770/Q</td>
<td>u_uart_tx/tx_state_1_ins770/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>u_uart_rx/clk_div_cnt_3_ins728/Q</td>
<td>u_uart_rx/clk_div_cnt_3_ins728/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>uart_data_gen/data_num_5_ins672/Q</td>
<td>uart_data_gen/data_num_5_ins672/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>uart_data_gen/data_num_7_ins670/Q</td>
<td>uart_data_gen/data_num_7_ins670/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>u_uart_rx/clk_div_cnt_5_ins726/Q</td>
<td>u_uart_rx/clk_div_cnt_5_ins726/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>uart_data_gen/time_cnt_23_ins688/Q</td>
<td>uart_data_gen/time_cnt_23_ins688/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>uart_data_gen/time_cnt_7_ins657/Q</td>
<td>uart_data_gen/time_cnt_7_ins657/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>uart_data_gen/time_cnt_17_ins647/Q</td>
<td>uart_data_gen/time_cnt_17_ins647/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>uart_data_gen/time_cnt_5_ins659/Q</td>
<td>uart_data_gen/time_cnt_5_ins659/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>uart_data_gen/time_cnt_19_ins645/Q</td>
<td>uart_data_gen/time_cnt_19_ins645/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>uart_data_gen/time_cnt_11_ins653/Q</td>
<td>uart_data_gen/time_cnt_11_ins653/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>u_uart_tx/clk_div_cnt_5_ins700/Q</td>
<td>u_uart_tx/clk_div_cnt_5_ins700/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>uart_data_gen/time_cnt_13_ins651/Q</td>
<td>uart_data_gen/time_cnt_13_ins651/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.731</td>
<td>u_uart_tx/tx_bit_cnt_2_ins706/Q</td>
<td>u_uart_tx/tx_bit_cnt_2_ins706/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>25</td>
<td>0.835</td>
<td>led_d_0_ins760/Q</td>
<td>receive_data_0_ins640/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>39.135</td>
<td>40.385</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>receive_data_6_ins634</td>
</tr>
<tr>
<td>2</td>
<td>39.135</td>
<td>40.385</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>receive_data_4_ins636</td>
</tr>
<tr>
<td>3</td>
<td>39.135</td>
<td>40.385</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>receive_data_0_ins640</td>
</tr>
<tr>
<td>4</td>
<td>39.135</td>
<td>40.385</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>led_d_1_ins758</td>
</tr>
<tr>
<td>5</td>
<td>39.135</td>
<td>40.385</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>uart_data_gen/time_cnt_8_ins656</td>
</tr>
<tr>
<td>6</td>
<td>39.135</td>
<td>40.385</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_uart_tx/clk_div_cnt_5_ins700</td>
</tr>
<tr>
<td>7</td>
<td>39.135</td>
<td>40.385</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_uart_tx/clk_div_cnt_6_ins699</td>
</tr>
<tr>
<td>8</td>
<td>39.135</td>
<td>40.385</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>uart_data_gen/time_cnt_9_ins655</td>
</tr>
<tr>
<td>9</td>
<td>39.135</td>
<td>40.385</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>uart_data_gen/write_data_0_ins903</td>
</tr>
<tr>
<td>10</td>
<td>39.135</td>
<td>40.385</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>uart_data_gen/write_data_1_ins902</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/write_data_1_ins902</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/uart_tx_ins712</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>uart_data_gen/write_data_1_ins902/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/write_data_1_ins902/Q</td>
</tr>
<tr>
<td>5.948</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td>u_uart_tx/n145_ins974/I1</td>
</tr>
<tr>
<td>6.770</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n145_ins974/F</td>
</tr>
<tr>
<td>6.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td>u_uart_tx/n145_ins978/I0</td>
</tr>
<tr>
<td>6.919</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n145_ins978/O</td>
</tr>
<tr>
<td>6.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>u_uart_tx/n145_ins980/I0</td>
</tr>
<tr>
<td>7.082</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n145_ins980/O</td>
</tr>
<tr>
<td>7.912</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>u_uart_tx/n156_ins1016/I0</td>
</tr>
<tr>
<td>8.734</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n156_ins1016/F</td>
</tr>
<tr>
<td>10.352</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT33[A]</td>
<td style=" font-weight:bold;">u_uart_tx/uart_tx_ins712/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT33[A]</td>
<td>u_uart_tx/uart_tx_ins712/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/uart_tx_ins712</td>
</tr>
<tr>
<td>86.121</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT33[A]</td>
<td>u_uart_tx/uart_tx_ins712</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.956, 28.087%; route: 4.550, 65.331%; tC2Q: 0.458, 6.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/data_num_2_ins675</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/work_en_ins779</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>uart_data_gen/data_num_2_ins675/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_2_ins675/Q</td>
</tr>
<tr>
<td>5.164</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>uart_data_gen/n205_ins1060/I0</td>
</tr>
<tr>
<td>6.196</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n205_ins1060/F</td>
</tr>
<tr>
<td>6.202</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>uart_data_gen/n218_ins1040/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n218_ins1040/F</td>
</tr>
<tr>
<td>8.698</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>uart_data_gen/work_en_ins1066/I3</td>
</tr>
<tr>
<td>9.323</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/work_en_ins1066/F</td>
</tr>
<tr>
<td>10.039</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/work_en_ins779/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>uart_data_gen/work_en_ins779/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/work_en_ins779</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>uart_data_gen/work_en_ins779</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.689, 40.434%; route: 3.503, 52.674%; tC2Q: 0.458, 6.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_state_1_ins772</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_state_1_ins772</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>u_uart_rx/rx_state_1_ins772/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_state_1_ins772/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_uart_rx/n18_ins1045/I1</td>
</tr>
<tr>
<td>5.668</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n18_ins1045/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_uart_rx/rx_state_0_ins1052/I3</td>
</tr>
<tr>
<td>6.711</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_state_0_ins1052/F</td>
</tr>
<tr>
<td>8.004</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>u_uart_rx/n125_ins1023/I2</td>
</tr>
<tr>
<td>8.629</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n125_ins1023/F</td>
</tr>
<tr>
<td>9.799</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_state_1_ins772/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>u_uart_rx/rx_state_1_ins772/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_rx/rx_state_1_ins772</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>u_uart_rx/rx_state_1_ins772</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 38.668%; route: 3.474, 54.183%; tC2Q: 0.458, 7.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_state_1_ins772</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_state_2_ins771</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>u_uart_rx/rx_state_1_ins772/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_state_1_ins772/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_uart_rx/n18_ins1045/I1</td>
</tr>
<tr>
<td>5.668</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n18_ins1045/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_uart_rx/rx_state_0_ins1052/I3</td>
</tr>
<tr>
<td>6.711</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_state_0_ins1052/F</td>
</tr>
<tr>
<td>8.004</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>u_uart_rx/n125_ins1023/I2</td>
</tr>
<tr>
<td>8.629</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n125_ins1023/F</td>
</tr>
<tr>
<td>9.799</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_state_2_ins771/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_uart_rx/rx_state_2_ins771/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_rx/rx_state_2_ins771</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_uart_rx/rx_state_2_ins771</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 38.668%; route: 3.474, 54.183%; tC2Q: 0.458, 7.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/data_num_5_ins672</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/write_data_2_ins901</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uart_data_gen/data_num_5_ins672/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_5_ins672/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>uart_data_gen/n203_ins1059/I0</td>
</tr>
<tr>
<td>5.227</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n203_ins1059/F</td>
</tr>
<tr>
<td>5.728</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>uart_data_gen/n205_ins1065/I0</td>
</tr>
<tr>
<td>6.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n205_ins1065/F</td>
</tr>
<tr>
<td>7.881</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>uart_data_gen/n214_ins988/I1</td>
</tr>
<tr>
<td>8.506</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n214_ins988/F</td>
</tr>
<tr>
<td>9.672</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">uart_data_gen/write_data_2_ins901/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>uart_data_gen/write_data_2_ins901/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/write_data_2_ins901</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>uart_data_gen/write_data_2_ins901</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 39.453%; route: 3.346, 53.252%; tC2Q: 0.458, 7.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/data_num_5_ins672</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/write_data_0_ins903</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uart_data_gen/data_num_5_ins672/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_5_ins672/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>uart_data_gen/n203_ins1059/I0</td>
</tr>
<tr>
<td>5.227</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n203_ins1059/F</td>
</tr>
<tr>
<td>5.728</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>uart_data_gen/n205_ins1065/I0</td>
</tr>
<tr>
<td>6.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n205_ins1065/F</td>
</tr>
<tr>
<td>7.881</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>uart_data_gen/n220_ins990/I1</td>
</tr>
<tr>
<td>8.506</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n220_ins990/F</td>
</tr>
<tr>
<td>9.622</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">uart_data_gen/write_data_0_ins903/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>uart_data_gen/write_data_0_ins903/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/write_data_0_ins903</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>uart_data_gen/write_data_0_ins903</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 39.766%; route: 3.297, 52.882%; tC2Q: 0.458, 7.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/data_num_2_ins675</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/write_data_6_ins897</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>uart_data_gen/data_num_2_ins675/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_2_ins675/Q</td>
</tr>
<tr>
<td>5.151</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>uart_data_gen/n203_ins1033/I3</td>
</tr>
<tr>
<td>6.212</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n203_ins1033/F</td>
</tr>
<tr>
<td>6.634</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>uart_data_gen/n203_ins984/I1</td>
</tr>
<tr>
<td>7.695</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n203_ins984/F</td>
</tr>
<tr>
<td>9.596</td>
<td>1.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/write_data_6_ins897/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>uart_data_gen/write_data_6_ins897/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/write_data_6_ins897</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>uart_data_gen/write_data_6_ins897</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 34.183%; route: 3.627, 58.434%; tC2Q: 0.458, 7.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/data_num_5_ins672</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/write_data_3_ins900</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uart_data_gen/data_num_5_ins672/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_5_ins672/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>uart_data_gen/n203_ins1059/I0</td>
</tr>
<tr>
<td>5.227</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n203_ins1059/F</td>
</tr>
<tr>
<td>5.728</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>uart_data_gen/n205_ins1065/I0</td>
</tr>
<tr>
<td>6.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n205_ins1065/F</td>
</tr>
<tr>
<td>7.909</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>uart_data_gen/n211_ins987/I0</td>
</tr>
<tr>
<td>8.711</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n211_ins987/F</td>
</tr>
<tr>
<td>9.427</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">uart_data_gen/write_data_3_ins900/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>uart_data_gen/write_data_3_ins900/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/write_data_3_ins900</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>uart_data_gen/write_data_3_ins900</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.656, 43.986%; route: 2.924, 48.423%; tC2Q: 0.458, 7.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_state_1_ins772</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_state_0_ins906</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>u_uart_rx/rx_state_1_ins772/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_state_1_ins772/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_uart_rx/n18_ins1045/I1</td>
</tr>
<tr>
<td>5.668</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n18_ins1045/F</td>
</tr>
<tr>
<td>5.679</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>u_uart_rx/rx_state_0_ins1052/I3</td>
</tr>
<tr>
<td>6.711</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_state_0_ins1052/F</td>
</tr>
<tr>
<td>8.004</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>u_uart_rx/rx_state_0_ins1020/I2</td>
</tr>
<tr>
<td>8.629</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_state_0_ins1020/F</td>
</tr>
<tr>
<td>9.345</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_state_0_ins906/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>u_uart_rx/rx_state_0_ins906/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_rx/rx_state_0_ins906</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>u_uart_rx/rx_state_0_ins906</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 41.620%; route: 3.019, 50.685%; tC2Q: 0.458, 7.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_bit_cnt_0_ins708</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_1_ins704/Q</td>
</tr>
<tr>
<td>4.186</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_uart_tx/n22_ins1061/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1061/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_uart_tx/n22_ins1043/I1</td>
</tr>
<tr>
<td>6.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1043/F</td>
</tr>
<tr>
<td>7.143</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>u_uart_tx/n89_ins994/I3</td>
</tr>
<tr>
<td>8.169</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n89_ins994/F</td>
</tr>
<tr>
<td>9.341</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_bit_cnt_0_ins708/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>u_uart_tx/tx_bit_cnt_0_ins708/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/tx_bit_cnt_0_ins708</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>u_uart_tx/tx_bit_cnt_0_ins708</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 53.032%; route: 2.338, 39.268%; tC2Q: 0.458, 7.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_bit_cnt_2_ins706</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_1_ins704/Q</td>
</tr>
<tr>
<td>4.186</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_uart_tx/n22_ins1061/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1061/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_uart_tx/n22_ins1043/I1</td>
</tr>
<tr>
<td>6.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1043/F</td>
</tr>
<tr>
<td>7.143</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>u_uart_tx/n89_ins994/I3</td>
</tr>
<tr>
<td>8.169</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n89_ins994/F</td>
</tr>
<tr>
<td>9.341</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_bit_cnt_2_ins706/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_uart_tx/tx_bit_cnt_2_ins706/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/tx_bit_cnt_2_ins706</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_uart_tx/tx_bit_cnt_2_ins706</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 53.032%; route: 2.338, 39.268%; tC2Q: 0.458, 7.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_state_0_ins904</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_1_ins704/Q</td>
</tr>
<tr>
<td>4.186</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_uart_tx/n22_ins1061/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1061/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_uart_tx/n22_ins1043/I1</td>
</tr>
<tr>
<td>6.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1043/F</td>
</tr>
<tr>
<td>7.148</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>u_uart_tx/n131_ins1019/I1</td>
</tr>
<tr>
<td>7.773</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C26[1][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n131_ins1019/F</td>
</tr>
<tr>
<td>9.225</td>
<td>1.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_state_0_ins904/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>u_uart_tx/tx_state_0_ins904/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/tx_state_0_ins904</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>u_uart_tx/tx_state_0_ins904</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.756, 47.217%; route: 2.623, 44.931%; tC2Q: 0.458, 7.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_state_2_ins769</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_1_ins704/Q</td>
</tr>
<tr>
<td>4.186</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_uart_tx/n22_ins1061/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1061/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_uart_tx/n22_ins1043/I1</td>
</tr>
<tr>
<td>6.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1043/F</td>
</tr>
<tr>
<td>7.148</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>u_uart_tx/n131_ins1019/I1</td>
</tr>
<tr>
<td>7.773</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C26[1][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n131_ins1019/F</td>
</tr>
<tr>
<td>9.225</td>
<td>1.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_state_2_ins769/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_uart_tx/tx_state_2_ins769/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/tx_state_2_ins769</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_uart_tx/tx_state_2_ins769</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.756, 47.217%; route: 2.623, 44.931%; tC2Q: 0.458, 7.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/data_num_5_ins672</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/write_data_4_ins899</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uart_data_gen/data_num_5_ins672/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_5_ins672/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>uart_data_gen/n203_ins1059/I0</td>
</tr>
<tr>
<td>5.227</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n203_ins1059/F</td>
</tr>
<tr>
<td>5.728</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>uart_data_gen/n205_ins1065/I0</td>
</tr>
<tr>
<td>6.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n205_ins1065/F</td>
</tr>
<tr>
<td>7.416</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>uart_data_gen/n208_ins986/I1</td>
</tr>
<tr>
<td>8.041</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n208_ins986/F</td>
</tr>
<tr>
<td>9.206</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">uart_data_gen/write_data_4_ins899/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>uart_data_gen/write_data_4_ins899/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/write_data_4_ins899</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>uart_data_gen/write_data_4_ins899</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 42.611%; route: 2.880, 49.511%; tC2Q: 0.458, 7.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/data_num_5_ins672</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/write_data_3_ins900</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uart_data_gen/data_num_5_ins672/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_5_ins672/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>uart_data_gen/n203_ins1059/I0</td>
</tr>
<tr>
<td>5.227</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n203_ins1059/F</td>
</tr>
<tr>
<td>5.728</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>uart_data_gen/n205_ins1065/I0</td>
</tr>
<tr>
<td>6.550</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n205_ins1065/F</td>
</tr>
<tr>
<td>7.909</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>uart_data_gen/n213_ins1012/I1</td>
</tr>
<tr>
<td>8.731</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n213_ins1012/F</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">uart_data_gen/write_data_3_ins900/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>uart_data_gen/write_data_3_ins900/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/write_data_3_ins900</td>
</tr>
<tr>
<td>86.121</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>uart_data_gen/write_data_3_ins900</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.676, 50.085%; route: 2.209, 41.337%; tC2Q: 0.458, 8.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/data_num_2_ins675</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/write_data_1_ins902</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>uart_data_gen/data_num_2_ins675/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_2_ins675/Q</td>
</tr>
<tr>
<td>5.164</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>uart_data_gen/n205_ins1060/I0</td>
</tr>
<tr>
<td>6.196</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n205_ins1060/F</td>
</tr>
<tr>
<td>6.202</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>uart_data_gen/n218_ins1040/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n218_ins1040/F</td>
</tr>
<tr>
<td>7.245</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>uart_data_gen/n218_ins989/I2</td>
</tr>
<tr>
<td>7.870</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n218_ins989/F</td>
</tr>
<tr>
<td>9.035</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/write_data_1_ins902/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>uart_data_gen/write_data_1_ins902/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/write_data_1_ins902</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>uart_data_gen/write_data_1_ins902</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.689, 47.620%; route: 2.500, 44.264%; tC2Q: 0.458, 8.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/clk_div_cnt_1_ins730</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_data_reg_7_ins909</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>u_uart_rx/clk_div_cnt_1_ins730/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">u_uart_rx/clk_div_cnt_1_ins730/Q</td>
</tr>
<tr>
<td>4.271</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td>u_uart_rx/rx_data_reg_7_ins1049/I1</td>
</tr>
<tr>
<td>5.370</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_data_reg_7_ins1049/F</td>
</tr>
<tr>
<td>6.191</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>u_uart_rx/rx_data_reg_7_ins1018/I3</td>
</tr>
<tr>
<td>6.993</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C20[0][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_data_reg_7_ins1018/F</td>
</tr>
<tr>
<td>8.943</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_data_reg_7_ins909/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_uart_rx/rx_data_reg_7_ins909/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_rx/rx_data_reg_7_ins909</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT30[B]</td>
<td>u_uart_rx/rx_data_reg_7_ins909</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 34.221%; route: 3.196, 57.528%; tC2Q: 0.458, 8.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_1_ins704/Q</td>
</tr>
<tr>
<td>4.186</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_uart_tx/n22_ins1061/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1061/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_uart_tx/n22_ins1043/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1043/F</td>
</tr>
<tr>
<td>6.741</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_uart_tx/n22_ins1072/I0</td>
</tr>
<tr>
<td>7.366</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1072/F</td>
</tr>
<tr>
<td>8.909</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_1_ins704/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.750, 49.808%; route: 2.313, 41.890%; tC2Q: 0.458, 8.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/clk_div_cnt_2_ins703</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_1_ins704/Q</td>
</tr>
<tr>
<td>4.186</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_uart_tx/n22_ins1061/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1061/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_uart_tx/n22_ins1043/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1043/F</td>
</tr>
<tr>
<td>6.741</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_uart_tx/n22_ins1072/I0</td>
</tr>
<tr>
<td>7.366</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1072/F</td>
</tr>
<tr>
<td>8.909</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_2_ins703/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td>u_uart_tx/clk_div_cnt_2_ins703/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/clk_div_cnt_2_ins703</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[1][B]</td>
<td>u_uart_tx/clk_div_cnt_2_ins703</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.750, 49.808%; route: 2.313, 41.890%; tC2Q: 0.458, 8.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/clk_div_cnt_3_ins702</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_1_ins704/Q</td>
</tr>
<tr>
<td>4.186</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_uart_tx/n22_ins1061/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1061/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_uart_tx/n22_ins1043/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1043/F</td>
</tr>
<tr>
<td>6.741</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_uart_tx/n22_ins1072/I0</td>
</tr>
<tr>
<td>7.366</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1072/F</td>
</tr>
<tr>
<td>8.909</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_3_ins702/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_uart_tx/clk_div_cnt_3_ins702/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/clk_div_cnt_3_ins702</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_uart_tx/clk_div_cnt_3_ins702</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.750, 49.808%; route: 2.313, 41.890%; tC2Q: 0.458, 8.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/clk_div_cnt_4_ins701</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_1_ins704/Q</td>
</tr>
<tr>
<td>4.186</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_uart_tx/n22_ins1061/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1061/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_uart_tx/n22_ins1043/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1043/F</td>
</tr>
<tr>
<td>6.741</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_uart_tx/n22_ins1072/I0</td>
</tr>
<tr>
<td>7.366</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1072/F</td>
</tr>
<tr>
<td>8.909</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_4_ins701/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>u_uart_tx/clk_div_cnt_4_ins701/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/clk_div_cnt_4_ins701</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>u_uart_tx/clk_div_cnt_4_ins701</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.750, 49.808%; route: 2.313, 41.890%; tC2Q: 0.458, 8.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/clk_div_cnt_1_ins704</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/clk_div_cnt_0_ins705</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_uart_tx/clk_div_cnt_1_ins704/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_1_ins704/Q</td>
</tr>
<tr>
<td>4.186</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_uart_tx/n22_ins1061/I1</td>
</tr>
<tr>
<td>5.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1061/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_uart_tx/n22_ins1043/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1043/F</td>
</tr>
<tr>
<td>6.741</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_uart_tx/n22_ins1072/I0</td>
</tr>
<tr>
<td>7.366</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_ins1072/F</td>
</tr>
<tr>
<td>8.905</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_0_ins705/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_uart_tx/clk_div_cnt_0_ins705/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/clk_div_cnt_0_ins705</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>u_uart_tx/clk_div_cnt_0_ins705</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.750, 49.850%; route: 2.308, 41.842%; tC2Q: 0.458, 8.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/tx_state_2_ins769</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/data_num_2_ins675</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_uart_tx/tx_state_2_ins769/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_state_2_ins769/Q</td>
</tr>
<tr>
<td>4.688</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>u_uart_tx/tx_busy_ins1070/I0</td>
</tr>
<tr>
<td>5.510</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/tx_busy_ins1070/F</td>
</tr>
<tr>
<td>6.659</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>uart_data_gen/n276_ins983/I0</td>
</tr>
<tr>
<td>7.720</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n276_ins983/F</td>
</tr>
<tr>
<td>8.892</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_2_ins675/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>uart_data_gen/data_num_2_ins675/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/data_num_2_ins675</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>uart_data_gen/data_num_2_ins675</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 34.211%; route: 3.163, 57.462%; tC2Q: 0.458, 8.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/tx_state_2_ins769</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/data_num_1_ins676</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_uart_tx/tx_state_2_ins769/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_state_2_ins769/Q</td>
</tr>
<tr>
<td>4.688</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>u_uart_tx/tx_busy_ins1070/I0</td>
</tr>
<tr>
<td>5.510</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/tx_busy_ins1070/F</td>
</tr>
<tr>
<td>6.659</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>uart_data_gen/n276_ins983/I0</td>
</tr>
<tr>
<td>7.720</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n276_ins983/F</td>
</tr>
<tr>
<td>8.892</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_1_ins676/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>uart_data_gen/data_num_1_ins676/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/data_num_1_ins676</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>uart_data_gen/data_num_1_ins676</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 34.211%; route: 3.163, 57.462%; tC2Q: 0.458, 8.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/tx_state_2_ins769</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/data_num_3_ins674</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>3.388</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_uart_tx/tx_state_2_ins769/CLK</td>
</tr>
<tr>
<td>3.847</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_state_2_ins769/Q</td>
</tr>
<tr>
<td>4.688</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>u_uart_tx/tx_busy_ins1070/I0</td>
</tr>
<tr>
<td>5.510</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/tx_busy_ins1070/F</td>
</tr>
<tr>
<td>6.659</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>uart_data_gen/n276_ins983/I0</td>
</tr>
<tr>
<td>7.720</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">uart_data_gen/n276_ins983/F</td>
</tr>
<tr>
<td>8.892</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_3_ins674/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>86.721</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>uart_data_gen/data_num_3_ins674/CLK</td>
</tr>
<tr>
<td>86.521</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/data_num_3_ins674</td>
</tr>
<tr>
<td>86.478</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>uart_data_gen/data_num_3_ins674</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 34.211%; route: 3.163, 57.462%; tC2Q: 0.458, 8.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.388, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_data_reg_1_ins927</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_data_reg_0_ins930</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>u_uart_rx/rx_data_reg_1_ins927/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_data_reg_1_ins927/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_data_reg_0_ins930/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>u_uart_rx/rx_data_reg_0_ins930/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_rx/rx_data_reg_0_ins930</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>u_uart_rx/rx_data_reg_0_ins930</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_d_2_ins756</td>
</tr>
<tr>
<td class="label">To</td>
<td>receive_data_2_ins638</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>led_d_2_ins756/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td style=" font-weight:bold;">led_d_2_ins756/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">receive_data_2_ins638/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>receive_data_2_ins638/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>receive_data_2_ins638</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>receive_data_2_ins638</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_d_3_ins754</td>
</tr>
<tr>
<td class="label">To</td>
<td>receive_data_3_ins637</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>led_d_3_ins754/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td style=" font-weight:bold;">led_d_3_ins754/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" font-weight:bold;">receive_data_3_ins637/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>receive_data_3_ins637/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>receive_data_3_ins637</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>receive_data_3_ins637</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_d_7_ins746</td>
</tr>
<tr>
<td class="label">To</td>
<td>receive_data_7_ins641</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>led_d_7_ins746/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td style=" font-weight:bold;">led_d_7_ins746/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">receive_data_7_ins641/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>receive_data_7_ins641/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>receive_data_7_ins641</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>receive_data_7_ins641</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/time_cnt_0_ins664</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/time_cnt_0_ins664</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>uart_data_gen/time_cnt_0_ins664/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_0_ins664/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>uart_data_gen/n29_ins1080/I0</td>
</tr>
<tr>
<td>3.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n29_ins1080/F</td>
</tr>
<tr>
<td>3.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_0_ins664/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>uart_data_gen/time_cnt_0_ins664/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/time_cnt_0_ins664</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>uart_data_gen/time_cnt_0_ins664</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_bit_cnt_0_ins734</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_bit_cnt_0_ins734</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_uart_rx/rx_bit_cnt_0_ins734/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_bit_cnt_0_ins734/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_uart_rx/n89_ins1077/I0</td>
</tr>
<tr>
<td>3.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n89_ins1077/F</td>
</tr>
<tr>
<td>3.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_bit_cnt_0_ins734/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_uart_rx/rx_bit_cnt_0_ins734/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_rx/rx_bit_cnt_0_ins734</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>u_uart_rx/rx_bit_cnt_0_ins734</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/clk_div_cnt_0_ins731</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/clk_div_cnt_0_ins731</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_uart_rx/clk_div_cnt_0_ins731/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/clk_div_cnt_0_ins731/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_uart_rx/n35_ins1076/I0</td>
</tr>
<tr>
<td>3.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n35_ins1076/F</td>
</tr>
<tr>
<td>3.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/clk_div_cnt_0_ins731/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_uart_rx/clk_div_cnt_0_ins731/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_rx/clk_div_cnt_0_ins731</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_uart_rx/clk_div_cnt_0_ins731</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_state_0_ins906</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_state_0_ins906</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>u_uart_rx/rx_state_0_ins906/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_state_0_ins906/Q</td>
</tr>
<tr>
<td>2.853</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>u_uart_rx/rx_state_n_0_ins1001/I3</td>
</tr>
<tr>
<td>3.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_state_n_0_ins1001/F</td>
</tr>
<tr>
<td>3.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_state_0_ins906/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>u_uart_rx/rx_state_0_ins906/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_rx/rx_state_0_ins906</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>u_uart_rx/rx_state_0_ins906</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_state_1_ins772</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_state_1_ins772</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>u_uart_rx/rx_state_1_ins772/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_state_1_ins772/Q</td>
</tr>
<tr>
<td>2.853</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>u_uart_rx/rx_state_n_1_ins1000/I1</td>
</tr>
<tr>
<td>3.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_state_n_1_ins1000/F</td>
</tr>
<tr>
<td>3.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_state_1_ins772/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>u_uart_rx/rx_state_1_ins772/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_rx/rx_state_1_ins772</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>u_uart_rx/rx_state_1_ins772</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/tx_bit_cnt_0_ins708</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_bit_cnt_0_ins708</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>u_uart_tx/tx_bit_cnt_0_ins708/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_bit_cnt_0_ins708/Q</td>
</tr>
<tr>
<td>2.853</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>u_uart_tx/n93_ins1079/I0</td>
</tr>
<tr>
<td>3.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n93_ins1079/F</td>
</tr>
<tr>
<td>3.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_bit_cnt_0_ins708/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>u_uart_tx/tx_bit_cnt_0_ins708/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/tx_bit_cnt_0_ins708</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>u_uart_tx/tx_bit_cnt_0_ins708</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/tx_state_1_ins770</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_state_1_ins770</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_uart_tx/tx_state_1_ins770/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_state_1_ins770/Q</td>
</tr>
<tr>
<td>2.855</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_uart_tx/tx_state_n_1_ins999/I1</td>
</tr>
<tr>
<td>3.227</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/tx_state_n_1_ins999/F</td>
</tr>
<tr>
<td>3.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_state_1_ins770/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_uart_tx/tx_state_1_ins770/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/tx_state_1_ins770</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>u_uart_tx/tx_state_1_ins770</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/clk_div_cnt_3_ins728</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/clk_div_cnt_3_ins728</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>u_uart_rx/clk_div_cnt_3_ins728/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/clk_div_cnt_3_ins728/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>u_uart_rx/n32_ins836/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n32_ins836/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/clk_div_cnt_3_ins728/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>u_uart_rx/clk_div_cnt_3_ins728/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_rx/clk_div_cnt_3_ins728</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>u_uart_rx/clk_div_cnt_3_ins728</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/data_num_5_ins672</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/data_num_5_ins672</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uart_data_gen/data_num_5_ins672/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_5_ins672/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][A]</td>
<td>uart_data_gen/n99_ins886/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n99_ins886/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_5_ins672/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uart_data_gen/data_num_5_ins672/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/data_num_5_ins672</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>uart_data_gen/data_num_5_ins672</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/data_num_7_ins670</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/data_num_7_ins670</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>uart_data_gen/data_num_7_ins670/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_7_ins670/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>uart_data_gen/n97_ins888/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n97_ins888/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">uart_data_gen/data_num_7_ins670/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>uart_data_gen/data_num_7_ins670/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/data_num_7_ins670</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>uart_data_gen/data_num_7_ins670</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/clk_div_cnt_5_ins726</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/clk_div_cnt_5_ins726</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_uart_rx/clk_div_cnt_5_ins726/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/clk_div_cnt_5_ins726/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>u_uart_rx/n30_ins838/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n30_ins838/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/clk_div_cnt_5_ins726/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_uart_rx/clk_div_cnt_5_ins726/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_rx/clk_div_cnt_5_ins726</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_uart_rx/clk_div_cnt_5_ins726</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/time_cnt_23_ins688</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/time_cnt_23_ins688</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>uart_data_gen/time_cnt_23_ins688/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_23_ins688/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[0][A]</td>
<td>uart_data_gen/n6_ins880/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n6_ins880/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_23_ins688/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>uart_data_gen/time_cnt_23_ins688/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/time_cnt_23_ins688</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>uart_data_gen/time_cnt_23_ins688</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/time_cnt_7_ins657</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/time_cnt_7_ins657</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>uart_data_gen/time_cnt_7_ins657/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_7_ins657/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td>uart_data_gen/n22_ins864/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n22_ins864/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_7_ins657/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>uart_data_gen/time_cnt_7_ins657/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/time_cnt_7_ins657</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>uart_data_gen/time_cnt_7_ins657</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/time_cnt_17_ins647</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/time_cnt_17_ins647</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>uart_data_gen/time_cnt_17_ins647/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_17_ins647/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td>uart_data_gen/n12_ins874/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n12_ins874/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_17_ins647/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>uart_data_gen/time_cnt_17_ins647/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/time_cnt_17_ins647</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>uart_data_gen/time_cnt_17_ins647</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/time_cnt_5_ins659</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/time_cnt_5_ins659</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>uart_data_gen/time_cnt_5_ins659/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_5_ins659/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>uart_data_gen/n24_ins862/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n24_ins862/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_5_ins659/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>uart_data_gen/time_cnt_5_ins659/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/time_cnt_5_ins659</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>uart_data_gen/time_cnt_5_ins659</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/time_cnt_19_ins645</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/time_cnt_19_ins645</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>uart_data_gen/time_cnt_19_ins645/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_19_ins645/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>uart_data_gen/n10_ins876/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n10_ins876/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_19_ins645/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>uart_data_gen/time_cnt_19_ins645/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/time_cnt_19_ins645</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>uart_data_gen/time_cnt_19_ins645</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/time_cnt_11_ins653</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/time_cnt_11_ins653</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>uart_data_gen/time_cnt_11_ins653/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_11_ins653/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>uart_data_gen/n18_ins868/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n18_ins868/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_11_ins653/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>uart_data_gen/time_cnt_11_ins653/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/time_cnt_11_ins653</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>uart_data_gen/time_cnt_11_ins653</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/clk_div_cnt_5_ins700</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/clk_div_cnt_5_ins700</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>u_uart_tx/clk_div_cnt_5_ins700/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_5_ins700/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C24[0][A]</td>
<td>u_uart_tx/n34_ins850/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n34_ins850/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/clk_div_cnt_5_ins700/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>u_uart_tx/clk_div_cnt_5_ins700/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/clk_div_cnt_5_ins700</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>u_uart_tx/clk_div_cnt_5_ins700</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_data_gen/time_cnt_13_ins651</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_gen/time_cnt_13_ins651</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>uart_data_gen/time_cnt_13_ins651/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_13_ins651/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>uart_data_gen/n16_ins870/I1</td>
</tr>
<tr>
<td>3.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">uart_data_gen/n16_ins870/SUM</td>
</tr>
<tr>
<td>3.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">uart_data_gen/time_cnt_13_ins651/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>uart_data_gen/time_cnt_13_ins651/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_data_gen/time_cnt_13_ins651</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>uart_data_gen/time_cnt_13_ins651</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/tx_bit_cnt_2_ins706</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_bit_cnt_2_ins706</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_uart_tx/tx_bit_cnt_2_ins706/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_bit_cnt_2_ins706/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>u_uart_tx/n91_ins856/I1</td>
</tr>
<tr>
<td>3.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n91_ins856/SUM</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_bit_cnt_2_ins706/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_uart_tx/tx_bit_cnt_2_ins706/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart_tx/tx_bit_cnt_2_ins706</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_uart_tx/tx_bit_cnt_2_ins706</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_d_0_ins760</td>
</tr>
<tr>
<td class="label">To</td>
<td>receive_data_0_ins640</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>led_d_0_ins760/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td style=" font-weight:bold;">led_d_0_ins760/Q</td>
</tr>
<tr>
<td>3.350</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">receive_data_0_ins640/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>100</td>
<td>IOL3[A]</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>2.515</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>receive_data_0_ins640/CLK</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>receive_data_0_ins640</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>receive_data_0_ins640</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.515, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.135</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>40.385</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>receive_data_6_ins634</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>45.463</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>receive_data_6_ins634/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>85.848</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>receive_data_6_ins634/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.135</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>40.385</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>receive_data_4_ins636</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>45.463</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>receive_data_4_ins636/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>85.848</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>receive_data_4_ins636/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.135</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>40.385</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>receive_data_0_ins640</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>45.463</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>receive_data_0_ins640/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>85.848</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>receive_data_0_ins640/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.135</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>40.385</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_d_1_ins758</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>45.463</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>led_d_1_ins758/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>85.848</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>led_d_1_ins758/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.135</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>40.385</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_data_gen/time_cnt_8_ins656</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>45.463</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>uart_data_gen/time_cnt_8_ins656/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>85.848</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>uart_data_gen/time_cnt_8_ins656/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.135</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>40.385</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_tx/clk_div_cnt_5_ins700</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>45.463</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_tx/clk_div_cnt_5_ins700/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>85.848</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_tx/clk_div_cnt_5_ins700/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.135</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>40.385</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_tx/clk_div_cnt_6_ins699</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>45.463</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_tx/clk_div_cnt_6_ins699/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>85.848</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_tx/clk_div_cnt_6_ins699/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.135</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>40.385</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_data_gen/time_cnt_9_ins655</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>45.463</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>uart_data_gen/time_cnt_9_ins655/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>85.848</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>uart_data_gen/time_cnt_9_ins655/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.135</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>40.385</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_data_gen/write_data_0_ins903</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>45.463</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>uart_data_gen/write_data_0_ins903/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>85.848</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>uart_data_gen/write_data_0_ins903/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.135</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>40.385</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_data_gen/write_data_1_ins902</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>45.463</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>uart_data_gen/write_data_1_ins902/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf388/O</td>
</tr>
<tr>
<td>85.848</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>uart_data_gen/write_data_1_ins902/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>100</td>
<td>clk_3</td>
<td>75.769</td>
<td>3.797</td>
</tr>
<tr>
<td>15</td>
<td>n203_17</td>
<td>78.177</td>
<td>0.868</td>
</tr>
<tr>
<td>12</td>
<td>n205_15</td>
<td>76.806</td>
<td>1.360</td>
</tr>
<tr>
<td>10</td>
<td>data_num[1]</td>
<td>77.172</td>
<td>0.840</td>
</tr>
<tr>
<td>10</td>
<td>data_num[2]</td>
<td>76.439</td>
<td>1.318</td>
</tr>
<tr>
<td>10</td>
<td>rx_state[0]</td>
<td>77.435</td>
<td>0.860</td>
</tr>
<tr>
<td>10</td>
<td>rx_state[2]</td>
<td>78.694</td>
<td>1.339</td>
</tr>
<tr>
<td>9</td>
<td>write_pluse</td>
<td>80.802</td>
<td>1.473</td>
</tr>
<tr>
<td>9</td>
<td>tx_state[0]</td>
<td>77.645</td>
<td>1.330</td>
</tr>
<tr>
<td>9</td>
<td>data_num[0]</td>
<td>76.450</td>
<td>1.161</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C11</td>
<td>0.389</td>
</tr>
<tr>
<td>R9C12</td>
<td>0.361</td>
</tr>
<tr>
<td>R9C22</td>
<td>0.361</td>
</tr>
<tr>
<td>R9C24</td>
<td>0.306</td>
</tr>
<tr>
<td>R9C20</td>
<td>0.264</td>
</tr>
<tr>
<td>R11C20</td>
<td>0.250</td>
</tr>
<tr>
<td>R9C15</td>
<td>0.236</td>
</tr>
<tr>
<td>R9C16</td>
<td>0.236</td>
</tr>
<tr>
<td>R11C11</td>
<td>0.222</td>
</tr>
<tr>
<td>R9C23</td>
<td>0.222</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 83.333 -waveform {0 41.666} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_12m -period 83.333 -waveform {0 41.666} [get_nets {clk_12m}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
