$date
	Sun Oct 23 07:44:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#764809
b1 !
1"
#764810
b1 &
b1 %
1$
#764811
0"
#764814
1#
#764818
b0 &
b0 %
0#
0$
#1721562
b11001 &
b11001 %
1$
b11001 !
1"
#1721563
0"
#1721566
b1001100 &
b1001100 %
#1721570
b100110 &
b100110 %
#1721574
b10011 &
b10011 %
#1721578
b111010 &
b111010 %
#1721582
b11101 &
b11101 %
#1721586
b1011000 &
b1011000 %
#1721590
b101100 &
b101100 %
#1721594
b10110 &
b10110 %
#1721598
b1011 &
b1011 %
#1721602
b100010 &
b100010 %
#1721606
b10001 &
b10001 %
#1721610
b110100 &
b110100 %
#1721614
b11010 &
b11010 %
#1721618
b1101 &
b1101 %
#1721622
b101000 &
b101000 %
#1721626
b10100 &
b10100 %
#1721630
b1010 &
b1010 %
#1721634
b101 &
b101 %
#1721638
b10000 &
b10000 %
#1721642
b1000 &
b1000 %
#1721646
b100 &
b100 %
#1721650
b10 &
b10 %
#1721654
b1 &
1#
b1 %
#1721658
b0 &
b0 %
0#
0$
#2780310
b10101 &
b10101 %
1$
b10101 !
1"
#2780311
0"
#2780314
b1000000 &
b1000000 %
#2780318
b100000 &
b100000 %
#2780322
b10000 &
b10000 %
#2780326
b1000 &
b1000 %
#2780330
b100 &
b100 %
#2780334
b10 &
b10 %
#2780338
b1 &
b1 %
1#
#2780342
b0 &
0#
b0 %
0$
#4500012
