INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:26:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 buffer42/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            buffer34/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 0.918ns (14.062%)  route 5.610ns (85.938%))
  Logic Levels:           14  (LUT3=3 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2438, unset)         0.508     0.508    buffer42/clk
                         FDRE                                         r  buffer42/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer42/dataReg_reg[2]/Q
                         net (fo=5, unplaced)         0.444     1.178    buffer42/control/Q[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.297 r  buffer42/control/dataReg[4]_i_6/O
                         net (fo=3, unplaced)         0.723     2.020    buffer42/control/dataReg[4]_i_6_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.063 f  buffer42/control/transmitValue_i_2__100/O
                         net (fo=36, unplaced)        0.318     2.381    buffer78/fifo/Memory_reg[0][0]_2
                         LUT3 (Prop_lut3_I0_O)        0.043     2.424 f  buffer78/fifo/transmitValue_i_10__2/O
                         net (fo=6, unplaced)         0.409     2.833    buffer78/fifo/Empty_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     2.876 f  buffer78/fifo/alpha_ready_INST_0_i_4/O
                         net (fo=4, unplaced)         0.268     3.144    control_merge0/tehb/control/transmitValue_reg_40
                         LUT5 (Prop_lut5_I2_O)        0.043     3.187 f  control_merge0/tehb/control/fullReg_i_2__43/O
                         net (fo=9, unplaced)         0.285     3.472    control_merge0/tehb/control/fullReg_reg_5
                         LUT6 (Prop_lut6_I2_O)        0.043     3.515 f  control_merge0/tehb/control/transmitValue_i_2__51/O
                         net (fo=29, unplaced)        0.446     3.961    control_merge0/tehb/control/transmitValue_reg_4
                         LUT5 (Prop_lut5_I1_O)        0.049     4.010 r  control_merge0/tehb/control/tmp_storeEn_INST_0_i_6/O
                         net (fo=1, unplaced)         0.244     4.254    control_merge0/tehb/control/tmp_storeEn_INST_0_i_6_n_0
                         LUT3 (Prop_lut3_I1_O)        0.047     4.301 f  control_merge0/tehb/control/tmp_storeEn_INST_0_i_4/O
                         net (fo=6, unplaced)         0.276     4.577    control_merge0/tehb/control/fullReg_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.043     4.620 f  control_merge0/tehb/control/tmp_storeEn_INST_0_i_3/O
                         net (fo=19, unplaced)        0.303     4.923    control_merge0/tehb/control/outputValid_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     4.966 f  control_merge0/tehb/control/tmp_storeAddr[6]_INST_0_i_2/O
                         net (fo=52, unplaced)        0.327     5.293    fork21/control/generateBlocks[1].regblock/store1_addrOut_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     5.336 f  fork21/control/generateBlocks[1].regblock/join_inputs/transmitValue_i_2/O
                         net (fo=13, unplaced)        0.294     5.630    fork16/control/generateBlocks[4].regblock/buffer55_outs_ready
                         LUT3 (Prop_lut3_I2_O)        0.047     5.677 r  fork16/control/generateBlocks[4].regblock/transmitValue_i_8/O
                         net (fo=1, unplaced)         0.705     6.382    fork16/control/generateBlocks[5].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.043     6.425 r  fork16/control/generateBlocks[5].regblock/transmitValue_i_3__0/O
                         net (fo=13, unplaced)        0.294     6.719    buffer34/fifo/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     6.762 r  buffer34/fifo/Memory[0][4]_i_1__18/O
                         net (fo=5, unplaced)         0.274     7.036    buffer34/fifo/WriteEn3_out
                         FDRE                                         r  buffer34/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=2438, unset)         0.483    13.183    buffer34/fifo/clk
                         FDRE                                         r  buffer34/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.955    buffer34/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  5.919    




