# SHA
SHA algorithms in SystemVerilog language for AXI-Stream

# SHA-1
Status: Complete

# SHA-2
Status: Developing
Size 224 bit: Developing
Size 256 bit: Developing
Size 384 bit: Developing
Size 512 bit: Developing

# SHA-3
Status: Waiting for their turn
