// Seed: 1512497948
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    output supply1 id_3
    , id_15,
    input wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9,
    input tri id_10,
    input wand id_11,
    input supply1 id_12
    , id_16,
    inout wand id_13
);
  wire id_17;
  module_0(
      id_17, id_17, id_15, id_17
  );
  wire id_18;
  assign id_3 = 1 & id_17;
endmodule
