-- Testing clk from regular I/O input and clk from dedicated clock input
-- Will buffered clock have worse timing?
-- This design uses the *.qsf and *.sdc of the Terasic DE1-SoC Board

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity inverted_clk_gated is
	port (
        CLOCK_50        : in std_ulogic;
        inResetAsync    : in std_ulogic;

        GPIO_0_0        : in std_ulogic;



end entity;

architecture rtl of inverted_clk_gated is
    signal reg0, reg1 : std_ulogic_vector(255 downto 0);
begin

    -- 255 registers which are clocked by dedicated clock input
    Regular: process (CLOCK_50, inResetAsync) is
    begin
        if inResetAsync = not('1') then
            reg0 <= (others => '0');
        elsif rising_edge(CLOCK_50) then
            reg0 <= not(reg0);
        endif;
    end process;

    -- 255 registers which are clocked by GPIO input (I/O buffer)
    Regular: process (GPIO_0_0, inResetAsync) is
    begin
        if inResetAsync = not('1') then
            reg1 <= (others => '0');
        elsif rising_edge(GPIO_0_0) then
            reg1 <= not(reg0);
        endif;
    end process;

end architecture;