// Seed: 2910432658
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input wire id_4,
    output wand id_5,
    input wire id_6,
    input tri0 id_7,
    input wire id_8,
    output wor id_9,
    input supply1 id_10,
    output wor id_11,
    output tri1 id_12,
    output tri1 id_13,
    input supply0 id_14,
    output tri1 id_15,
    input wor id_16,
    input supply0 id_17
);
  id_19 :
  assert property (@(1 & 1) 1)
  else;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
