Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 17:49:30 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/UniformILPNew/mat_inv_UniformILPNew_99_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 DUT/Delay1No175_instance/Y_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Add30_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 1.018ns (27.263%)  route 2.716ns (72.737%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 5.747 - 4.000 ) 
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.369ns (routing 0.171ns, distribution 1.198ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.155ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    clk_IBUF_inst/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.880    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.908 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=135665, routed)      1.369     2.277    DUT/Delay1No175_instance/clk_IBUF_BUFG
    SLICE_X107Y370       FDCE                                         r  DUT/Delay1No175_instance/Y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y370       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.355 r  DUT/Delay1No175_instance/Y_reg[22]/Q
                         net (fo=5, routed)           0.829     3.184    DUT/Delay1No174_instance/Y_reg[33]_0[22]
    SLICE_X105Y326       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     3.273 r  DUT/Delay1No174_instance/geqOp_carry__0_i_13/O
                         net (fo=1, routed)           0.009     3.282    DUT/Add30_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X105Y326       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.436 r  DUT/Add30_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.462    DUT/Add30_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X105Y327       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.514 r  DUT/Add30_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.413     3.927    DUT/Delay1No175_instance/CO[0]
    SLICE_X106Y334       LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.070     3.997 f  DUT/Delay1No175_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.385     4.382    DUT/Delay1No174_instance/Y_reg[23]_0[0]
    SLICE_X103Y329       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.506 f  DUT/Delay1No174_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.048     4.554    DUT/Delay1No174_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X103Y329       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.643 r  DUT/Delay1No174_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.363     5.006    DUT/Delay1No175_instance/Y_reg[23]_0
    SLICE_X102Y326       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     5.129 r  DUT/Delay1No175_instance/shiftedFracY_d1[35]_i_2/O
                         net (fo=4, routed)           0.368     5.497    DUT/Delay1No175_instance/level2[12]
    SLICE_X104Y328       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     5.647 r  DUT/Delay1No175_instance/shiftedFracY_d1[35]_i_1/O
                         net (fo=2, routed)           0.226     5.873    DUT/Delay1No174_instance/Y_reg[26]_0[12]
    SLICE_X103Y326       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.962 r  DUT/Delay1No174_instance/shiftedFracY_d1[19]_i_1/O
                         net (fo=1, routed)           0.049     6.011    DUT/Add30_0_impl_instance/FPAddSubOp_instance/shiftedFracY[8]
    SLICE_X103Y326       FDRE                                         r  DUT/Add30_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU19                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     4.294 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.294    clk_IBUF_inst/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.294 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.592    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.616 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=135665, routed)      1.131     5.747    DUT/Add30_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X103Y326       FDRE                                         r  DUT/Add30_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.307     6.055    
                         clock uncertainty           -0.035     6.019    
    SLICE_X103Y326       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.044    DUT/Add30_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  0.034    




