#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002228f90 .scope module, "tb_mitll_merget" "tb_mitll_merget" 2 11;
 .timescale -12 -13;
v00000000022811e0_0 .var "a", 0 0;
v0000000002281a00_0 .var "b", 0 0;
v0000000002281820_0 .net "out", 0 0, v0000000002280d30_0;  1 drivers
S_000000000221ae90 .scope module, "DUT" "mitll_merget" 2 32, 3 10 0, S_0000000002228f90;
 .timescale -12 -13;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0000000002229110_0 .net "a", 0 0, v00000000022811e0_0;  1 drivers
v000000000221b010_0 .net "b", 0 0, v0000000002281a00_0;  1 drivers
v000000000221b0b0_0 .var/i "cell_state", 31 0;
v000000000221b150_0 .var/real "ct_state0_a_a", 0 0;
v000000000221b1f0_0 .var/real "ct_state0_a_b", 0 0;
v0000000002280970_0 .var/real "ct_state0_b_a", 0 0;
v0000000002280a10_0 .var/real "ct_state0_b_b", 0 0;
v0000000002280ab0_0 .var/real "delay_state0_a_out", 0 0;
v0000000002280b50_0 .var/real "delay_state0_b_out", 0 0;
v0000000002280bf0_0 .var "errorsignal_a", 0 0;
v0000000002280c90_0 .var "errorsignal_b", 0 0;
v0000000002280d30_0 .var "out", 0 0;
v0000000002280dd0_0 .var/i "outfile", 31 0;
E_0000000002226790/0 .event negedge, v000000000221b010_0;
E_0000000002226790/1 .event posedge, v000000000221b010_0;
E_0000000002226790 .event/or E_0000000002226790/0, E_0000000002226790/1;
E_0000000002226ad0/0 .event negedge, v0000000002229110_0;
E_0000000002226ad0/1 .event posedge, v0000000002229110_0;
E_0000000002226ad0 .event/or E_0000000002226ad0/0, E_0000000002226ad0/1;
    .scope S_000000000221ae90;
T_0 ;
    %pushi/real 1073741824, 4068; load=4.00000
    %store/real v0000000002280ab0_0;
    %end;
    .thread T_0;
    .scope S_000000000221ae90;
T_1 ;
    %pushi/real 1073741824, 4068; load=4.00000
    %store/real v0000000002280b50_0;
    %end;
    .thread T_1;
    .scope S_000000000221ae90;
T_2 ;
    %pushi/real 1369020825, 4068; load=5.10000
    %pushi/real 2516582, 4046; load=5.10000
    %add/wr;
    %store/real v000000000221b150_0;
    %end;
    .thread T_2;
    .scope S_000000000221ae90;
T_3 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v000000000221b1f0_0;
    %end;
    .thread T_3;
    .scope S_000000000221ae90;
T_4 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v0000000002280970_0;
    %end;
    .thread T_4;
    .scope S_000000000221ae90;
T_5 ;
    %pushi/real 1369020825, 4068; load=5.10000
    %pushi/real 2516582, 4046; load=5.10000
    %add/wr;
    %store/real v0000000002280a10_0;
    %end;
    .thread T_5;
    .scope S_000000000221ae90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002280bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002280c90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000221b0b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002280d30_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000000000221ae90;
T_7 ;
    %wait E_0000000002226ad0;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 47 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_7.0, 5;
    %load/vec4 v0000000002280bf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 51 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v0000000002280dd0_0, 0, 32;
    %vpi_call 3 52 "$fdisplay", v0000000002280dd0_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 53 "$fclose", v0000000002280dd0_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000002280d30_0, 0;
T_7.2 ;
    %load/vec4 v0000000002280bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000000000221b0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000000002280d30_0;
    %nor/r;
    %load/real v0000000002280ab0_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000002280d30_0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002280bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v000000000221b150_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000002280bf0_0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002280c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v000000000221b1f0_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000002280c90_0, 4;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.4 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000221ae90;
T_8 ;
    %wait E_0000000002226790;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 73 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_8.0, 5;
    %load/vec4 v0000000002280c90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 77 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v0000000002280dd0_0, 0, 32;
    %vpi_call 3 78 "$fdisplay", v0000000002280dd0_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 79 "$fclose", v0000000002280dd0_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000002280d30_0, 0;
T_8.2 ;
    %load/vec4 v0000000002280c90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v000000000221b0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000000002280d30_0;
    %nor/r;
    %load/real v0000000002280b50_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000002280d30_0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002280bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000002280970_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000002280bf0_0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002280c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000002280a10_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000002280c90_0, 4;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.4 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000002228f90;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000022811e0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000000002228f90;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002281a00_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000000002228f90;
T_11 ;
    %vpi_call 2 16 "$dumpfile", "tb_mitll_merget.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %delay 200, 0;
    %load/vec4 v00000000022811e0_0;
    %nor/r;
    %store/vec4 v00000000022811e0_0, 0, 1;
    %delay 40, 0;
    %load/vec4 v00000000022811e0_0;
    %nor/r;
    %store/vec4 v00000000022811e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000002281a00_0;
    %nor/r;
    %store/vec4 v0000000002281a00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000000002228f90;
T_12 ;
    %vpi_call 2 28 "$display", "\011\011time,\011a,\011b,\011out" {0 0 0};
    %vpi_call 2 29 "$monitor", "%d,\011%b,\011%b,\011%b", $time, v00000000022811e0_0, v0000000002281a00_0, v0000000002281820_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000000002228f90;
T_13 ;
    %delay 400, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mitll_merget.v";
    "./mitll_merget.v";
