{
    "title": "INVICTUS: Optimizing Boolean Logic Circuit Synthesis via Synergistic Learning and Search. (arXiv:2305.13164v2 [cs.LG] UPDATED)",
    "abstract": "Logic synthesis is the first and most vital step in chip design. This steps converts a chip specification written in a hardware description language (such as Verilog) into an optimized implementation using Boolean logic gates. State-of-the-art logic synthesis algorithms have a large number of logic minimization heuristics, typically applied sequentially based on human experience and intuition. The choice of the order greatly impacts the quality (e.g., area and delay) of the synthesized circuit. In this paper, we propose INVICTUS, a model-based offline reinforcement learning (RL) solution that automatically generates a sequence of logic minimization heuristics (\"synthesis recipe\") based on a training dataset of previously seen designs. A key challenge is that new designs can range from being very similar to past designs (e.g., adders and multipliers) to being completely novel (e.g., new processor instructions). %Compared to prior work, INVICTUS is the first solution that uses a mix of R",
    "link": "http://arxiv.org/abs/2305.13164",
    "context": "Title: INVICTUS: Optimizing Boolean Logic Circuit Synthesis via Synergistic Learning and Search. (arXiv:2305.13164v2 [cs.LG] UPDATED)\nAbstract: Logic synthesis is the first and most vital step in chip design. This steps converts a chip specification written in a hardware description language (such as Verilog) into an optimized implementation using Boolean logic gates. State-of-the-art logic synthesis algorithms have a large number of logic minimization heuristics, typically applied sequentially based on human experience and intuition. The choice of the order greatly impacts the quality (e.g., area and delay) of the synthesized circuit. In this paper, we propose INVICTUS, a model-based offline reinforcement learning (RL) solution that automatically generates a sequence of logic minimization heuristics (\"synthesis recipe\") based on a training dataset of previously seen designs. A key challenge is that new designs can range from being very similar to past designs (e.g., adders and multipliers) to being completely novel (e.g., new processor instructions). %Compared to prior work, INVICTUS is the first solution that uses a mix of R",
    "path": "papers/23/05/2305.13164.json",
    "total_tokens": 804,
    "translated_title": "INVICTUS: 通过协同学习和搜索优化布尔逻辑电路综合",
    "translated_abstract": "逻辑综合是芯片设计中的第一步也是最重要的一步。本文提出了一个模型INVICTUS，利用离线强化学习的方法，根据已有的设计数据集自动生成一系列逻辑最小化启发式算法（“综合配方”），优化电路面积和时延等指标。",
    "tldr": "INVICTUS是一个使用离线强化学习和搜索的模型，自动生成逻辑最小化启发式算法综合配方以优化电路面积和时延等指标。"
}