git clone --depth 1 --no-tags https://github.com/Kai-Wen-Chen/PingpongCounter.git f:/verilog_sva_gh_scraper/data/full_repos/121005268
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/FPGA-LED.git f:/verilog_sva_gh_scraper/data/full_repos/121124423
git clone --depth 1 --no-tags https://github.com/bhrigub/8_3-priority-encoder-using-dataflow-modeling.git f:/verilog_sva_gh_scraper/data/full_repos/121181101
git clone --depth 1 --no-tags https://github.com/wintermao/EP2C8_RX_Qsys.git f:/verilog_sva_gh_scraper/data/full_repos/122829247
git clone --depth 1 --no-tags https://github.com/amr-essam95/Set-Associative-Cache-Control.git f:/verilog_sva_gh_scraper/data/full_repos/119234201
git clone --depth 1 --no-tags https://github.com/arktur04/adc_sram.git f:/verilog_sva_gh_scraper/data/full_repos/117412358
git clone --depth 1 --no-tags https://github.com/shivukumar/uart_tx.git f:/verilog_sva_gh_scraper/data/full_repos/117419398
git clone --depth 1 --no-tags https://github.com/szhao13/punc.git f:/verilog_sva_gh_scraper/data/full_repos/117733865
git clone --depth 1 --no-tags https://github.com/zxhero/static-5-pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/119015359
git clone --depth 1 --no-tags https://github.com/phillip-shvartsman/7821-Project.git f:/verilog_sva_gh_scraper/data/full_repos/124936745
git clone --depth 1 --no-tags https://github.com/cgrundey/DDI_HW4.git f:/verilog_sva_gh_scraper/data/full_repos/125294241
git clone --depth 1 --no-tags https://github.com/AndreeaAC/Verilog-Maze-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/125370508
git clone --depth 1 --no-tags https://github.com/neerajv03/SequentialMemoryDesign.git f:/verilog_sva_gh_scraper/data/full_repos/124290031
git clone --depth 1 --no-tags https://github.com/amone4/SEM6.git f:/verilog_sva_gh_scraper/data/full_repos/121550534
git clone --depth 1 --no-tags https://github.com/rahulssheth1/TestGit.git f:/verilog_sva_gh_scraper/data/full_repos/120974700
git clone --depth 1 --no-tags https://github.com/bhrigub/DFF-with-asynchronous-preset-and-reset-and-verified-for-Xilinx-Virtex-6-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/121182701
git clone --depth 1 --no-tags https://github.com/bhrigub/16-x-16-Bidirectional-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/121182880
git clone --depth 1 --no-tags https://github.com/wilsmer/Bachelorarbeit.git f:/verilog_sva_gh_scraper/data/full_repos/125613289
git clone --depth 1 --no-tags https://github.com/igorldep/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/125456883
git clone --depth 1 --no-tags https://github.com/Xinrea/SingleCycleMipsCPU.git f:/verilog_sva_gh_scraper/data/full_repos/123109399
git clone --depth 1 --no-tags https://github.com/matheusmstos/Cache-Totalmente-Associativa.git f:/verilog_sva_gh_scraper/data/full_repos/124575762
git clone --depth 1 --no-tags https://github.com/chuzhe-as-a-dev/Digital-Component-Design-labs-2017.git f:/verilog_sva_gh_scraper/data/full_repos/117112336
git clone --depth 1 --no-tags https://github.com/honeyhaoyan/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/117238835
git clone --depth 1 --no-tags https://github.com/kamminke/MNR0.git f:/verilog_sva_gh_scraper/data/full_repos/117457823
git clone --depth 1 --no-tags https://github.com/smhasan1/DE2-Board-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/116975480
git clone --depth 1 --no-tags https://github.com/jeffery-fonda/EE434.git f:/verilog_sva_gh_scraper/data/full_repos/117273736
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/DukeFrequencyCounter.git f:/verilog_sva_gh_scraper/data/full_repos/120826191
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/Verilog-Matrix.git f:/verilog_sva_gh_scraper/data/full_repos/121123178
git clone --depth 1 --no-tags https://github.com/bjonen1/VGA-driver.git f:/verilog_sva_gh_scraper/data/full_repos/120530220
git clone --depth 1 --no-tags https://github.com/HadeerSamir/Direct-Mapping.git f:/verilog_sva_gh_scraper/data/full_repos/118640184
git clone --depth 1 --no-tags https://github.com/kylebt/ECE544_Proj2.git f:/verilog_sva_gh_scraper/data/full_repos/121525519
git clone --depth 1 --no-tags https://github.com/XiminLin/ECE385_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/120391996
git clone --depth 1 --no-tags https://github.com/stanley-plagata/Virtual-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/120541861
git clone --depth 1 --no-tags https://github.com/charudatta10/five-stage-mips-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/120714839
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/OzoudeFrequencyCounter.git f:/verilog_sva_gh_scraper/data/full_repos/120714050
git clone --depth 1 --no-tags https://github.com/wesleymorlock/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/121752693
git clone --depth 1 --no-tags https://github.com/MrIceCreamMan/TicTacToe_FPGA_Board.git f:/verilog_sva_gh_scraper/data/full_repos/120630586
git clone --depth 1 --no-tags https://github.com/AliTaheriNastooh/Sending_Reliable_Data.git f:/verilog_sva_gh_scraper/data/full_repos/121770760
git clone --depth 1 --no-tags https://github.com/YellowBrainz/BMP280.git f:/verilog_sva_gh_scraper/data/full_repos/118377670
git clone --depth 1 --no-tags https://github.com/irinacostachescu/Undergraduate-Coursework-ACS-UPB.git f:/verilog_sva_gh_scraper/data/full_repos/122828109
git clone --depth 1 --no-tags https://github.com/samhaque/CSCB58.git f:/verilog_sva_gh_scraper/data/full_repos/124799469
git clone --depth 1 --no-tags https://github.com/tomcat322/DAC_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/125016826
git clone --depth 1 --no-tags https://github.com/GkHabib/ComputerArchitecture_Floating_Point_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/124129764
git clone --depth 1 --no-tags https://github.com/rahul-kumar-saini/TurfWars.git f:/verilog_sva_gh_scraper/data/full_repos/123830028
git clone --depth 1 --no-tags https://github.com/nfespindolar/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/124958216
git clone --depth 1 --no-tags https://github.com/ayush210/VLSI_ARch_3rdassign.git f:/verilog_sva_gh_scraper/data/full_repos/123152898
git clone --depth 1 --no-tags https://github.com/gabrieldutra/laoc2-pratica1.git f:/verilog_sva_gh_scraper/data/full_repos/125540911
git clone --depth 1 --no-tags https://github.com/NateCloudRouzan/SampleVerilogCoding.git f:/verilog_sva_gh_scraper/data/full_repos/123383766
git clone --depth 1 --no-tags https://github.com/alanhesu/Project_2.git f:/verilog_sva_gh_scraper/data/full_repos/124145932
git clone --depth 1 --no-tags https://github.com/grantslape/txstate-iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/123527973
git clone --depth 1 --no-tags https://github.com/wangziyu1997/MtCPU.git f:/verilog_sva_gh_scraper/data/full_repos/116532009
git clone --depth 1 --no-tags https://github.com/snoozejunkie/alarmClock_TT.git f:/verilog_sva_gh_scraper/data/full_repos/116589803
git clone --depth 1 --no-tags https://github.com/AliTaheriNastooh/cache-of-a-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/121725538
git clone --depth 1 --no-tags https://github.com/xyyimian/pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/121774004
git clone --depth 1 --no-tags https://github.com/Anirudh-Bhat/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/118209565
git clone --depth 1 --no-tags https://github.com/morizmartiner/verilog-two-ssd.git f:/verilog_sva_gh_scraper/data/full_repos/120669553
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/DongShinFreqCounter.git f:/verilog_sva_gh_scraper/data/full_repos/120831513
git clone --depth 1 --no-tags https://github.com/coledl22/ColeLewisFreqCounter.git f:/verilog_sva_gh_scraper/data/full_repos/120855194
git clone --depth 1 --no-tags https://github.com/silviafeiwang/MulticycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/123555749
git clone --depth 1 --no-tags https://github.com/Xinrea/MIPS-CPUwithCCMB.git f:/verilog_sva_gh_scraper/data/full_repos/123700780
git clone --depth 1 --no-tags https://github.com/somecat1996/HomeworkDSD.git f:/verilog_sva_gh_scraper/data/full_repos/123809780
git clone --depth 1 --no-tags https://github.com/DeepPurohit/traffic-light.git f:/verilog_sva_gh_scraper/data/full_repos/123948365
git clone --depth 1 --no-tags https://github.com/PierreSue/Green-Walker.git f:/verilog_sva_gh_scraper/data/full_repos/123592463
git clone --depth 1 --no-tags https://github.com/shimaa7/MIPS_piplineProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/123767896
git clone --depth 1 --no-tags https://github.com/skrimpon/arm_v6.git f:/verilog_sva_gh_scraper/data/full_repos/117439233
git clone --depth 1 --no-tags https://github.com/Elder-Hall/full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/118561364
git clone --depth 1 --no-tags https://github.com/JammyJims/Verilog_Cores.git f:/verilog_sva_gh_scraper/data/full_repos/119908932
git clone --depth 1 --no-tags https://github.com/devs95/cis371.git f:/verilog_sva_gh_scraper/data/full_repos/119907894
git clone --depth 1 --no-tags https://github.com/PolinaGo/Epic-Space-Battleship.git f:/verilog_sva_gh_scraper/data/full_repos/118071972
git clone --depth 1 --no-tags https://github.com/sikendershahid91/BitsPlease.git f:/verilog_sva_gh_scraper/data/full_repos/119715647
git clone --depth 1 --no-tags https://github.com/rederice/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/117841029
git clone --depth 1 --no-tags https://github.com/gsoosk/BinaryToBCD.git f:/verilog_sva_gh_scraper/data/full_repos/117955795
git clone --depth 1 --no-tags https://github.com/DOOKNET/WS2812.git f:/verilog_sva_gh_scraper/data/full_repos/119416934
git clone --depth 1 --no-tags https://github.com/open-design/marsohod3bis-sdram-fail.git f:/verilog_sva_gh_scraper/data/full_repos/125163210
git clone --depth 1 --no-tags https://github.com/okko883/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/124537683
git clone --depth 1 --no-tags https://github.com/okko883/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/124536249
git clone --depth 1 --no-tags https://github.com/RahulGala/frequency-divide-by-3.git f:/verilog_sva_gh_scraper/data/full_repos/124813291
git clone --depth 1 --no-tags https://github.com/oldzandmissmiao0312/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/125312848
git clone --depth 1 --no-tags https://github.com/ulasarikaya/SimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/125383943
git clone --depth 1 --no-tags https://github.com/seijirom/FullAdder.git f:/verilog_sva_gh_scraper/data/full_repos/125520555
git clone --depth 1 --no-tags https://github.com/fv316/FPGA_voice_alteration.git f:/verilog_sva_gh_scraper/data/full_repos/124359599
git clone --depth 1 --no-tags https://github.com/gmn0105/CompArch-VLIW-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/122703590
git clone --depth 1 --no-tags https://github.com/josephadisaputro/EECS2021-LABA.git f:/verilog_sva_gh_scraper/data/full_repos/122669692
git clone --depth 1 --no-tags https://github.com/Jazz1996/RV32I-CPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/121250357
git clone --depth 1 --no-tags https://github.com/SubhajitR/Alertness-Detection-System.git f:/verilog_sva_gh_scraper/data/full_repos/121149140
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/121126120
git clone --depth 1 --no-tags https://github.com/Trevor16gordon/I2C-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/121181191
git clone --depth 1 --no-tags https://github.com/ayush210/VLSI_FFT_DESIGN_2nd_ASSIGN.git f:/verilog_sva_gh_scraper/data/full_repos/122058308
git clone --depth 1 --no-tags https://github.com/myratsapar/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/122844208
git clone --depth 1 --no-tags https://github.com/CamilleJesus/SistemaDigital.git f:/verilog_sva_gh_scraper/data/full_repos/122894041
git clone --depth 1 --no-tags https://github.com/aleksmcgale/uoft-computerorganizationlabs.git f:/verilog_sva_gh_scraper/data/full_repos/122869841
git clone --depth 1 --no-tags https://github.com/frankienaik/The-Color-Theory.git f:/verilog_sva_gh_scraper/data/full_repos/118932508
git clone --depth 1 --no-tags https://github.com/parthkalgaonkar/axi_trans.git f:/verilog_sva_gh_scraper/data/full_repos/119564246
git clone --depth 1 --no-tags https://github.com/luwangg/USRPDriver.git f:/verilog_sva_gh_scraper/data/full_repos/119141452
git clone --depth 1 --no-tags https://github.com/OSSDC/full-HD-camera.git f:/verilog_sva_gh_scraper/data/full_repos/123014942
git clone --depth 1 --no-tags https://github.com/mcty/CS385-Workspace-Mips-Cpu.git f:/verilog_sva_gh_scraper/data/full_repos/124154286
git clone --depth 1 --no-tags https://github.com/kylewong975/CodeBreak.git f:/verilog_sva_gh_scraper/data/full_repos/125162625
git clone --depth 1 --no-tags https://github.com/jabarragann/ProyectoDron_2018.git f:/verilog_sva_gh_scraper/data/full_repos/118400947
git clone --depth 1 --no-tags https://github.com/Gemini064/Sophomore.git f:/verilog_sva_gh_scraper/data/full_repos/117847942
git clone --depth 1 --no-tags https://github.com/aeriamike/Microcomputer.git f:/verilog_sva_gh_scraper/data/full_repos/118800618
