// Seed: 1401671460
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1
  );
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_2 (
    input  wire  id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  tri   id_3,
    output tri0  id_4,
    output logic id_5,
    input  tri   id_6,
    output uwire id_7,
    output wire  id_8,
    output wand  id_9,
    input  tri   id_10,
    output tri   id_11,
    output wire  id_12,
    output uwire id_13,
    output wor   id_14
    , id_17,
    output wor   id_15
);
  always @(1 or posedge 1) begin : LABEL_0
    id_5 <= -1;
  end
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
