Fitter Route Stage Report for afu_default
Fri Jun  2 19:34:12 2023
Quartus Prime Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. PLL Delay Chain Settings
  3. Delay Chain Summary
  4. Routing Usage Summary
  5. Route Messages
  6. Estimated Delay Added for Hold Timing Summary
  7. Estimated Delay Added for Hold Timing Details
  8. Global Router Wire Utilization Map
  9. Peak Wire Utilization Summary
 10. Peak Wire Utilization Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------+
; PLL Delay Chain Settings                                            ;
+---------------------------------------------------------------+-----+
;                                                               ;     ;
+---------------------------------------------------------------+-----+
; u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;     -- PLL Output Counter 0                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 1                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 2                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 3                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 4                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;                                                               ;     ;
; mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst              ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;     -- PLL Output Counter 0                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 1                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 2                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 3                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 4                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;                                                               ;     ;
; mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst              ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;     -- PLL Output Counter 0                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 1                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 2                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 3                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 4                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;                                                               ;     ;
; mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate   ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
; mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1 ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
; mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate   ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
; mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1 ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
+---------------------------------------------------------------+-----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name              ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; DDR4A_RESET_L     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_RESET_L     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[2]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[3]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[4]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[5]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[6]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[7]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[2]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[3]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[4]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[5]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[6]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[7]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[8]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[9]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[10]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[11]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[12]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[13]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[14]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[15]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[16]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_ACT_L       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_BA[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_BA[1]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_BG          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CKE         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CS_L        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_ODT         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CK_P        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CK_N        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_PAR         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[2]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[3]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[4]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[5]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[6]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[7]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[8]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[9]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[10]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[11]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[12]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[13]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[14]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[15]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[16]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_ACT_L       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_BA[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_BA[1]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_BG          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CKE         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CS_L        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_ODT         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CK_P        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CK_N        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_PAR         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_1      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_2      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_3      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_4      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_0           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_1           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_2           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_3           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_I2C_MASTER_L ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; MACID_WP          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_LP          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_RST_L       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; fcomp_l           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; MACID_SCL         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; MACID_SDA         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_DQ[0]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[1]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[2]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[3]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[4]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[5]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[6]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[7]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[8]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[9]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[10]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[11]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[12]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[13]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[14]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[15]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[16]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[17]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[18]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[19]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[20]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[21]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[22]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[23]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[24]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[25]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[26]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[27]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[28]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[29]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[30]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[31]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[32]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[33]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[34]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[35]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[36]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[37]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[38]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[39]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[40]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[41]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[42]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[43]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[44]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[45]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[46]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[47]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[48]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[49]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[50]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[51]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[52]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[53]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[54]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[55]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[56]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[57]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[58]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[59]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[60]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[61]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[62]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[63]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQS_P[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DBI_L[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[0]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[1]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[2]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[3]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[4]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[5]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[6]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[7]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[8]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[9]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[10]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[11]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[12]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[13]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[14]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[15]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[16]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[17]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[18]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[19]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[20]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[21]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[22]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[23]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[24]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[25]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[26]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[27]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[28]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[29]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[30]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[31]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[32]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[33]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[34]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[35]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[36]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[37]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[38]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[39]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[40]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[41]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[42]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[43]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[44]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[45]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[46]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[47]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[48]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[49]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[50]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[51]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[52]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[53]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[54]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[55]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[56]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[57]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[58]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[59]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[60]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[61]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[62]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[63]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQS_P[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DBI_L[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; fspi_miso         ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; SYS_RefClk        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; DDR4A_ALERT_L     ; Input    ; 0                   ; --                 ; --             ; 0                                 ; --                                  ;
; DDR4B_ALERT_L     ; Input    ; 0                   ; --                 ; --             ; 0                                 ; --                                  ;
; RZQ_3C            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; RZQ_3F            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RESET_N      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[0]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[1]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[2]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[3]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[4]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[5]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[6]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[7]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_REFCLK       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_1      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_2      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_3      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_4      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; DDR4_RefClk       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; ETH_RefClk        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fspi_cs_l         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fspi_sclk         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_INT_L       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_PRS_L       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fspi_mosi         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_TX[0](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[1](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[2](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[3](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[4](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[5](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[6](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[7](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_1(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_2(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_3(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_4(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; SYS_RefClk(n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[0](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[1](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[2](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[3](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[4](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[5](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[6](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[7](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_REFCLK(n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_1(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_2(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_3(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_4(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; DDR4_RefClk(n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; ETH_RefClk(n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 263,285 / 3,375,986 ( 8 % ) ;
; C27 interconnects            ; 8,805 / 56,741 ( 16 % )     ;
; C4 interconnects             ; 200,197 / 2,570,048 ( 8 % ) ;
; Direct links                 ; 34,379 / 3,375,986 ( 1 % )  ;
; Global clocks                ; 17 / 32 ( 53 % )            ;
; Periphery clocks             ; 4 / 910 ( < 1 % )           ;
; R3 interconnects             ; 100,277 / 1,214,760 ( 8 % ) ;
; R32 interconnects            ; 11,119 / 99,472 ( 11 % )    ;
; R32/C27 interconnect drivers ; 11,489 / 385,136 ( 3 % )    ;
; R6 interconnects             ; 184,946 / 2,336,152 ( 8 % ) ;
; Regional clock lefts         ; 3 / 16 ( 19 % )             ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 3 / 16 ( 19 % )             ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 3 / 16 ( 19 % )             ;
; Spine buffers                ; 193 / 704 ( 27 % )          ;
; Spine clocks                 ; 379 / 1,056 ( 36 % )        ;
; Spine feedthroughs           ; 4 / 1,024 ( < 1 % )         ;
+------------------------------+-----------------------------+


+----------------+
; Route Messages ;
+----------------+
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Processing started: Fri Jun  2 19:11:42 2023
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off dcp -c afu_default
Info: Using INI file /home/u192974/eece-6540-labs/Labs/lab1/matrix_multi/bin/matrix_multi_fpga/build/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = dcp
Info: Revision = afu_default
Info (170193): Fitter routing operations beginning
Info (170089): 1e+04 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (20215): Router estimated peak short interconnect utilization : 100% of right directional wire in region X0_Y77 to X7_Y83
    Info (20265): Estimated peak short right directional wire utilization : 100% in region X0_Y77 to X7_Y83
    Info (20265): Estimated peak short left directional wire utilization : 100% in region X8_Y77 to X15_Y83
    Info (20265): Estimated peak short up directional wire utilization : 92% in region X48_Y98 to X55_Y104
    Info (20265): Estimated peak short down directional wire utilization : 100% in region X0_Y77 to X7_Y83
Info (20215): Router estimated peak long high speed interconnect utilization : 156% of right directional wire in region X80_Y140 to X87_Y146
    Info (20265): Estimated peak long high speed right directional wire utilization : 156% in region X80_Y140 to X87_Y146
    Info (20265): Estimated peak long high speed left directional wire utilization : 137% in region X112_Y84 to X119_Y90
    Info (20265): Estimated peak long high speed up directional wire utilization : 125% in region X48_Y105 to X55_Y111
    Info (20265): Estimated peak long high speed down directional wire utilization : 121% in region X104_Y112 to X111_Y118
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 37.49 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Critical Warning: get_entity_instances : Could not find any instances of entity platform_utils_dc_fifo
Info: Applying MPF multicycle constraints...
Info (11888): Total time spent on timing analysis during Routing is 38.11 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:06:14


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                    ; Destination Clock(s)                                                                                               ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; u0|dcp_iopll|dcp_iopll|clk1x                                                                                       ; u0|dcp_iopll|dcp_iopll|clk1x                                                                                       ; 6215.9            ;
; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0 ; 5625.4            ;
; mem|ddr4a|ddr4a_core_usr_clk                                                                                       ; mem|ddr4a|ddr4a_core_usr_clk                                                                                       ; 1306.9            ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|ddr_board_acl_memory_bank_divider_0_s_agent_rsp_fifo|mem[0][636]                                                                                                                                                                                                                                            ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|ddr_board_acl_memory_bank_divider_0_s_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                            ; 0.702             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|ddr_board_acl_memory_bank_divider_0_s_agent_rsp_fifo|mem[0][624]                                                                                                                                                                                                                                            ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|ddr_board_acl_memory_bank_divider_0_s_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                            ; 0.696             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_2|pipe_stage_ase_s0_agent_rsp_fifo|mem[0][624]                                                                                                                                                                                                                                                                ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_2|pipe_stage_ase_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                ; 0.678             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_2|pipe_stage_ase_s0_agent_rsp_fifo|mem[0][636]                                                                                                                                                                                                                                                                ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_2|pipe_stage_ase_s0_agent|uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                                                                                                                                       ; 0.669             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_2|pipe_stage_ase_s0_agent|uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_2|pipe_stage_ase_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                ; 0.653             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ase_inst_0|ase_avmm_pipe_0|mm_bridge_0|cmd_writedata[49]                                                                                                                                                                                                                                                                      ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|pipe_stage_ase|ddr4b_pipe_to_bankdiv_0|wr_reg_writedata[369]                                                                                                                                                                                                                                                                                  ; 0.652             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_2|pipe_stage_ase_s0_agent|uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                  ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_2|pipe_stage_ase_s0_agent|uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                                                                                                                                       ; 0.644             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|modular_sgdma_dispatcher_0|modular_sgdma_dispatcher_0|the_descriptor_buffers|the_write_command_FIFO|internal_used[2]                                                                                                                                                                                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_write_master|dma_write_master|length_counter[6]                                                                                                                                                                                                                                                                        ; 0.608             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|mm_interconnect_3|pipe_stage_host_rd_s0_agent_rsp_fifo|mem[0][626]                                                                                                                                                                                                                                         ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|mm_interconnect_3|pipe_stage_host_rd_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                         ; 0.601             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|wptr[7]                                                                                                                                                                                                                    ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|wptr[6]                                                                                                                                                                                                                                    ; 0.577             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|ddr_board_acl_memory_bank_divider_0_s_agent|uncompressor|burst_uncompress_busy                                                                                                                                                                                                                              ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|ddr_board_acl_memory_bank_divider_0_s_agent|uncompressor|burst_uncompress_byte_counter[10]                                                                                                                                                                                                                                  ; 0.574             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|ctrl|cmd_address[5]                                                                                                                                                                                                                                                                                   ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_1|ctrl_m0_limiter|last_channel[1]                                                                                                                                                                                                                                                                     ; 0.572             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|modular_sgdma_dispatcher_0|modular_sgdma_dispatcher_0|the_descriptor_buffers|the_write_command_FIFO|internal_used[3]                                                                                                                                                                                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_write_master|dma_write_master|length_counter[6]                                                                                                                                                                                                                                                                        ; 0.566             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|cmd_mux|saved_grant[2]                                                                                                                                                                                                                                                                                      ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|ddr_board_acl_memory_bank_divider_0_s_agent_rsp_fifo|mem[63][637]                                                                                                                                                                                                                                                           ; 0.555             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|avmm_ccip_host_wr_inst|c1tx.hdr.cl_len[0]                                                                                                                                                                                                                                                                                                          ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|afu_edge|fiu.c1Tx.valid                                                                                                                                                                                                                                                                                                                                 ; 0.555             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|ctrl|br.fl|head_rr_select_qq                                                                                                                                                                                                                                                                                                        ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|ctrl|br.fl|alloc_fifo|f|data[0][7]                                                                                                                                                                                                                                                                                                                  ; 0.551             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_3|pipe_stage_dma_write_m0_translator|address_register[27]                                                                                                                                                                                                                                  ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|pipe_stage_mem|msgdma_bbb_mm_bridge_0|wr_reg_address[27]                                                                                                                                                                                                                                                                   ; 0.545             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_2|modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|csr|csr|rsp_readdatavalid                                                                                                                                                                                                                                                                                                  ; 0.544             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|mm_interconnect_3|pipe_stage_mem_s0_agent_rsp_fifo|mem[0][626]                                                                                                                                                                                                                                             ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|mm_interconnect_3|pipe_stage_mem_s0_agent_rsp_fifo|mem_used[64]                                                                                                                                                                                                                                                            ; 0.543             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                                                      ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|ddr_board_acl_memory_bank_divider_0_s_agent_rsp_fifo|mem[63][637]                                                                                                                                                                                                                                                           ; 0.542             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_2|modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|csr|csr|rsp_readdatavalid                                                                                                                                                                                                                                                                                                  ; 0.537             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|cmd_mux|saved_grant[1]                                                                                                                                                                                                                                                                                      ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|ddr_board_acl_memory_bank_divider_0_s_agent_rsp_fifo|mem[63][637]                                                                                                                                                                                                                                                           ; 0.537             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ase_inst_0|ase_avmm_pipe_0|mm_bridge_0|cmd_byteenable[6]                                                                                                                                                                                                                                                                      ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ase_inst_0|mm_interconnect_0|address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[15][518]                                                                                                                                                                                                                                               ; 0.537             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|mm_interconnect_2|modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|csr|csr|rsp_readdatavalid                                                                                                                                                                                                                                                                                                  ; 0.536             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_7|ddr4a_pipe_1_burst16_s0_agent|uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                            ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_7|ddr4a_pipe_1_burst16_s0_agent|uncompressor|burst_uncompress_byte_counter[10]                                                                                                                                                                                                                                                ; 0.530             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_2|modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|csr|csr|rsp_readdatavalid                                                                                                                                                                                                                                                                                                  ; 0.525             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ase_inst_0|ase_avmm_pipe_0|mm_bridge_0|cmd_byteenable[0]                                                                                                                                                                                                                                                                      ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ase_inst_0|mm_interconnect_0|address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[15][512]                                                                                                                                                                                                                                               ; 0.525             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|avmm_ccip_host_wr_inst|c1tx.hdr.cl_len[1]                                                                                                                                                                                                                                                                                                          ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|afu_edge|fiu.c1Tx.hdr.base.cl_len[1]                                                                                                                                                                                                                                                                                                                    ; 0.525             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|rsp_readdata[430]                                                                                                                                                                                                                                                                                                                     ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|slave_read_pipe.data[430]                                                                                                                                                                                                                            ; 0.522             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_edge_fiu|b|c1_fifo|fifo|ctrl|first_idx[0]                                                                                                                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_edge_fiu|stg1_fiu_c1Tx.hdr.base.cl_len[1]                                                                                                                                                                                                                                                                                                                                 ; 0.520             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.byteenable[61]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|cmd_byteenable[61]                                                                                                                                                                                                                                                                                                                                    ; 0.519             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_3|pipe_stage_dma_write_m0_translator|end_beginbursttransfer                                                                                                                                                                                                                                ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_3|pipe_stage_mem_s0_agent_rsp_fifo|mem[63][640]                                                                                                                                                                                                                                                            ; 0.516             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|wptr[11]                                                                                                                                                                                                                   ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|data[10][0]                                                                                                                                                                                                                                ; 0.515             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_7|cmd_mux|saved_grant[1]                                                                                                                                                                                                                                                                                      ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_7|ddr4a_pipe_1_burst16_s0_agent_rsp_fifo|mem[14][622]                                                                                                                                                                                                                                                                         ; 0.512             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|rsp_readdata[494]                                                                                                                                                                                                                                                                                                                     ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|slave_read_pipe.data[494]                                                                                                                                                                                                                            ; 0.508             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|pipe_stage_dma_write|pipe_stage_dma_write|cmd_burstcount[2]                                                                                                                                                                                                                                                ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_3|pipe_stage_mem_s0_agent_rsp_fifo|mem[63][640]                                                                                                                                                                                                                                                            ; 0.508             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ase_inst_0|ase_avmm_pipe_0|mm_bridge_0|cmd_byteenable[1]                                                                                                                                                                                                                                                                      ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ase_inst_0|mm_interconnect_0|address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[15][513]                                                                                                                                                                                                                                               ; 0.507             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|modular_sgdma_dispatcher_0|modular_sgdma_dispatcher_0|the_descriptor_buffers|the_write_command_FIFO|internal_used[1]                                                                                                                                                                                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_write_master|dma_write_master|length_counter[6]                                                                                                                                                                                                                                                                        ; 0.506             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.writedata[29]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_writedata[29]                                                                                                                                                                                                                                                                                                                                  ; 0.505             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.writedata[26]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_writedata[26]                                                                                                                                                                                                                                                                                                                                  ; 0.505             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|mm_interconnect_2|modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|csr|csr|rsp_readdatavalid                                                                                                                                                                                                                                                                                                  ; 0.503             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|mm_interconnect_2|modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|csr|csr|rsp_readdatavalid                                                                                                                                                                                                                                                                                                  ; 0.502             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.byteenable[57]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_byteenable[57]                                                                                                                                                                                                                                                                                                                                 ; 0.501             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_3|pipe_stage_dma_write_m0_translator|burstlen_register_lint[2]                                                                                                                                                                                                                             ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_3|pipe_stage_mem_s0_agent_rsp_fifo|mem[63][640]                                                                                                                                                                                                                                                            ; 0.499             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|data[51][6]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|data[50][6]                                                                                                                                                                                                                                ; 0.497             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|rsp_readdata[241]                                                                                                                                                                                                                                                                                                                     ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|slave_read_pipe.data[241]                                                                                                                                                                                                                            ; 0.497             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|wptr[53]                                                                                                                                                                                                                   ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|data[52][0]                                                                                                                                                                                                                                ; 0.497             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ase_inst_0|ase_avmm_pipe_0|mm_bridge_0|cmd_byteenable[7]                                                                                                                                                                                                                                                                      ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ase_inst_0|mm_interconnect_0|address_span_extender_0_windowed_slave_agent_rsp_fifo|mem[15][567]                                                                                                                                                                                                                                               ; 0.495             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_pipe_1_burst16|ddr_board_mm_bridge_5|wr_reg_writedata[392]                                                                                                                                                                                                                                                              ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_pipe_1_burst16|ddr_board_mm_bridge_5|cmd_writedata[392]                                                                                                                                                                                                                                                                                 ; 0.494             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.writedata[25]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_writedata[25]                                                                                                                                                                                                                                                                                                                                  ; 0.493             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|ctrl|cmd_address[4]                                                                                                                                                                                                                                                                                   ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_1|ctrl_m0_limiter|last_channel[1]                                                                                                                                                                                                                                                                     ; 0.493             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_3|pipe_stage_mem_s0_agent_rsp_fifo|mem[41][639]                                                                                                                                                                                                                                            ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_3|pipe_stage_mem_s0_agent_rsp_fifo|mem[40][639]                                                                                                                                                                                                                                                            ; 0.492             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_3|pipe_stage_mem_s0_agent_rsp_fifo|mem[41][626]                                                                                                                                                                                                                                            ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_3|pipe_stage_mem_s0_agent_rsp_fifo|mem[40][626]                                                                                                                                                                                                                                                            ; 0.492             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|ctrl|br.fl|pop_free_qq                                                                                                                                                                                                                                                                                                              ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|ctrl|br.fl|alloc_fifo|f|data[0][7]                                                                                                                                                                                                                                                                                                                  ; 0.492             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|ctrl|cmd_address[12]                                                                                                                                                                                                                                                                                  ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|kernel_interface|kernel_interface|mm_interconnect_1|ctrl_m0_limiter|last_channel[1]                                                                                                                                                                                                                                                                     ; 0.491             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.byteenable[55]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_byteenable[55]                                                                                                                                                                                                                                                                                                                                 ; 0.489             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_pipe_1_burst16|ddr_board_mm_bridge_5|wr_reg_writedata[391]                                                                                                                                                                                                                                                              ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_pipe_1_burst16|ddr_board_mm_bridge_5|cmd_writedata[391]                                                                                                                                                                                                                                                                                 ; 0.487             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|rsp_readdata[46]                                                                                                                                                                                                                                                                                                                      ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|slave_read_pipe.data[46]                                                                                                                                                                                                                             ; 0.486             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|wptr[51]                                                                                                                                                                                                                   ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|data[50][3]                                                                                                                                                                                                                                ; 0.486             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[1].dp|pipe_r.req.writedata[509]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|sp[0].sp|staging_r.req.writedata[509]                                                                                                                                                                                                                             ; 0.486             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|req_b.ba|c1_fifo|fifo|ctrl|valid_cnt[1]                                                                                                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|req_b.ba|c1_fifo|fifo|ctrl|almostFull                                                                                                                                                                                                                                                                                                                   ; 0.485             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|modular_sgdma_dispatcher_0|modular_sgdma_dispatcher_0|the_descriptor_buffers|the_write_command_FIFO|internal_used[0]                                                                                                                                                                                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_write_master|dma_write_master|length_counter[6]                                                                                                                                                                                                                                                                        ; 0.484             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[1].dp|pipe_r.req.writedata[501]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|sp[0].sp|staging_r.req.writedata[501]                                                                                                                                                                                                                             ; 0.483             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.byteenable[0]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_byteenable[0]                                                                                                                                                                                                                                                                                                                                  ; 0.483             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_7|ddr4a_pipe_1_burst16_s0_agent_rsp_fifo|mem[0][620]                                                                                                                                                                                                                                                          ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_7|ddr4a_pipe_1_burst16_s0_agent|uncompressor|burst_uncompress_byte_counter[10]                                                                                                                                                                                                                                                ; 0.483             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_pipe_1_burst16|ddr_board_mm_bridge_5|wr_reg_writedata[128]                                                                                                                                                                                                                                                              ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_pipe_1_burst16|ddr_board_mm_bridge_5|cmd_writedata[128]                                                                                                                                                                                                                                                                                 ; 0.482             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[1].dp|pipe_r.req.writedata[505]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|sp[0].sp|staging_r.req.writedata[505]                                                                                                                                                                                                                             ; 0.482             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.writedata[156]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_writedata[156]                                                                                                                                                                                                                                                                                                                                 ; 0.482             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_2|pipe_stage_ase_s0_agent_rsp_fifo|mem_used[64]                                                                                                                                                                                                                                                               ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_2|pipe_stage_ase_s0_agent_rsp_fifo|mem[63][624]                                                                                                                                                                                                                                                                               ; 0.479             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|rsp_readdata[302]                                                                                                                                                                                                                                                                                                                     ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|slave_read_pipe.data[302]                                                                                                                                                                                                                            ; 0.479             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|wptr[10]                                                                                                                                                                                                                   ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|data[9][6]                                                                                                                                                                                                                                 ; 0.479             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[1].dp|pipe_r.req.writedata[490]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|sp[0].sp|staging_r.req.writedata[490]                                                                                                                                                                                                                             ; 0.479             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[1].dp|pipe_r.req.writedata[98]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|sp[0].sp|staging_r.req.writedata[98]                                                                                                                                                                                                                              ; 0.479             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.writedata[27]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_writedata[27]                                                                                                                                                                                                                                                                                                                                  ; 0.479             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|data[17][5]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|data[16][5]                                                                                                                                                                                                                                ; 0.478             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|rsp_readdata[270]                                                                                                                                                                                                                                                                                                                     ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|slave_read_pipe.data[270]                                                                                                                                                                                                                            ; 0.478             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|wr_reg_address[23]                                                                                                                                                                                                             ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_address[23]                                                                                                                                                                                                                                ; 0.477             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_2|modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|mm_interconnect_2|modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                 ; 0.477             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|wr_reg_writedata[463]                                                                                                                                                                                                          ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_writedata[463]                                                                                                                                                                                                                             ; 0.476             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_pipe_1_burst16|ddr_board_mm_bridge_5|wr_reg_writedata[459]                                                                                                                                                                                                                                                              ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_pipe_1_burst16|ddr_board_mm_bridge_5|cmd_writedata[459]                                                                                                                                                                                                                                                                                 ; 0.476             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|pipe_stage_ase|ddr4b_pipe_to_bankdiv_0|cmd_writedata[342]                                                                                                                                                                                                                                                                     ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|wr_reg_writedata[342]                                                                                                                                                                                                                          ; 0.476             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[1].dp|pipe_r.req.writedata[102]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|sp[0].sp|staging_r.req.writedata[102]                                                                                                                                                                                                                             ; 0.475             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.writedata[52]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_writedata[52]                                                                                                                                                                                                                                                                                                                                  ; 0.475             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|data[17][6]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|data[16][6]                                                                                                                                                                                                                                ; 0.472             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.byteenable[12]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_byteenable[12]                                                                                                                                                                                                                                                                                                                                 ; 0.472             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.byteenable[1]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_byteenable[1]                                                                                                                                                                                                                                                                                                                                  ; 0.472             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.writedata[12]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_writedata[12]                                                                                                                                                                                                                                                                                                                                  ; 0.472             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|wr_reg_address[6]                                                                                                                                                                                                              ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_address[6]                                                                                                                                                                                                                                 ; 0.470             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|wr_reg_address[15]                                                                                                                                                                                                             ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_address[15]                                                                                                                                                                                                                                ; 0.469             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|csr|req_fifo|fifo|ctrl|notEmpty                                                                                                                                                                                                                                                                                                                               ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|mpf|csr|req_fifo|fifo|ctrl|notEmpty                                                                                                                                                                                                                                                                                                                                               ; 0.468             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|modular_sgdma_dispatcher_0|modular_sgdma_dispatcher_0|the_csr_block|readdata_d1[28]                                                                                                                                                                                                                        ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|csr|csr|rsp_readdata[28]                                                                                                                                                                                                                                                                                                   ; 0.468             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|dma_write_master|dma_write_master|the_st_to_master_fifo|auto_generated|dpfifo|usedw_is_1_dff                                                                                                                                                                                                               ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|dma_write_master|dma_write_master|the_st_to_master_fifo|auto_generated|dpfifo|empty_dff                                                                                                                                                                                                                                    ; 0.467             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|wr_reg_burstcount[3]                                                                                                                                                                                                           ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_burstcount[3]                                                                                                                                                                                                                              ; 0.467             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.writedata[478]                                                                                                                                                                                                                ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_writedata[478]                                                                                                                                                                                                                                                                                                                                 ; 0.467             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[1].dp|pipe_r.req.writedata[83]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|sp[0].sp|staging_r.req.writedata[83]                                                                                                                                                                                                                              ; 0.464             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[0].dp|pipe_r.req.writedata[16]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_ddr4b_inst_stage0|wr_reg_writedata[16]                                                                                                                                                                                                                                                                                                                                  ; 0.464             ;
; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ase_inst_0|ase_avmm_pipe_0|mm_bridge_0|cmd_writedata[50]                                                                                                                                                                                                                                                                      ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|pipe_stage_ase|ddr4b_pipe_to_bankdiv_0|wr_reg_writedata[306]                                                                                                                                                                                                                                                                                  ; 0.463             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|simpleMultiply_std_ic_inst|simpleMultiply_inst_0|kernel|thesimpleMultiply_function|thebb_simpleMultiply_B2|thebb_simpleMultiply_B2_stall_region|thei_llvm_fpga_mem_lm8_simplemultiply4|thei_llvm_fpga_mem_lm8_simplemultiply1|bursting_read|pipelined_read|rd_back_wfifo|scfifo_inst|auto_generated|dpfifo|rd_ptr_lsb ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|simpleMultiply_std_ic_inst|simpleMultiply_inst_0|kernel|thesimpleMultiply_function|thebb_simpleMultiply_B2|thebb_simpleMultiply_B2_stall_region|thei_llvm_fpga_mem_lm8_simplemultiply4|thei_llvm_fpga_mem_lm8_simplemultiply1|bursting_read|pipelined_read|rd_back_wfifo|scfifo_inst|auto_generated|dpfifo|FIFOram|ram_block1a98~reg1 ; 0.461             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|dp[1].dp|pipe_r.req.writedata[72]                                                                                                                                                                                                                 ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|sp[0].sp|staging_r.req.writedata[72]                                                                                                                                                                                                                              ; 0.461             ;
; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|wptr[59]                                                                                                                                                                                                                   ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|read_fifo|wptr[60]                                                                                                                                                                                                                                   ; 0.460             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


This report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Peak Wire Utilization Summary                                                      ;
+-----------------+-----------+-----------------------------------+------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Utilization ;
+-----------------+-----------+-----------------------------------+------------------+
; short           ; right     ; [(0, 77), (7, 83)]                ; 100.000 %        ;
; short           ; left      ; [(8, 77), (15, 83)]               ; 100.000 %        ;
; short           ; up        ; [(48, 98), (55, 104)]             ; 92.214 %         ;
; short           ; down      ; [(0, 77), (7, 83)]                ; 100.000 %        ;
; long high speed ; right     ; [(80, 140), (87, 146)]            ; 156.250 %        ;
; long high speed ; left      ; [(112, 84), (119, 90)]            ; 137.500 %        ;
; long high speed ; up        ; [(48, 105), (55, 111)]            ; 125.000 %        ;
; long high speed ; down      ; [(104, 112), (111, 118)]          ; 121.875 %        ;
+-----------------+-----------+-----------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Utilization Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------+-----------+-----------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Wire Utilization ; Net Names                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+-----------+-----------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(0, 77), (7, 83)]                ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_valid_reg                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_we~0                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[73]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[74]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[72]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[75]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[77]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_sop_reg                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[76]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                           ;
; short           ; right     ; [(0, 77), (7, 83)]                ; 100.000 %             ; Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[2]                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[7]                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~O_AVMMBUSY                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[6]                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pma_rxpll_lock                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[1]                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[3]                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pma_pfdmode_lock                                                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_rx_prbs_done                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[4]                                                                                                                                                                                                                                                                                                   ;
; short           ; left      ; [(8, 77), (15, 83)]               ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|clkpld_pcie_reset_status_r                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|cpl_pending_data_sub~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[17]                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[14]                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[11]                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[13]                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[5]                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[7]                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[8]                                                                                                                                                                                                                                                                                                                                                           ;
; short           ; left      ; [(8, 77), (15, 83)]               ; 100.000 %             ; Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|clkpld_pcie_reset_status_r                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tx_rd_vf_num                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_bar_check_inst|RxStData_app_o[194]                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|cpl_pending_data_sub_val[1]                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_cpl_vf_active                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[18]                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[16]                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[8]                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[7]                                                                                                                                                                                                                                                                                                                                                           ;
; short           ; up        ; [(48, 98), (55, 104)]             ; 92.214 %              ; High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_rd|mm_interconnect_3|cmd_mux|arb|grant[0]~0                                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|rtl~20                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|rtl~21                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|rtl~22                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|rtl~23                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|rtl~26                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|rtl~25                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|rtl~24                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]                                                                                                                                                                                                                                                               ;
; short           ; up        ; [(48, 98), (55, 104)]             ; 92.214 %              ; Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|FIFOram|q_b[262]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|FIFOram|q_b[247]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|FIFOram|q_b[246]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|FIFOram|q_b[245]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|FIFOram|q_b[278]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|FIFOram|q_b[276]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|FIFOram|q_b[275]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|FIFOram|q_b[272]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|FIFOram|q_b[268]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|dma_read_master|dma_read_master|the_master_to_st_fifo|auto_generated|dpfifo|FIFOram|q_b[267]                                                                                                                                                                                                                                                                        ;
; short           ; down      ; [(0, 77), (7, 83)]                ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[76]                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[75]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_writedata[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_clk_prbs_reset_sync|resync_chains[0].sync_r[2]                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[17]                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[14]                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[11]                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[13]                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[5]                                                                                                                                                                                                                                                                                                                                                           ;
; short           ; down      ; [(0, 77), (7, 83)]                ; 100.000 %             ; Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_writedata[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|LessThan_39~2                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[76]                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[169]                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[194]                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[221]                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|cpl_pending                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[18]                                                                                                                                                                                                                                                                                                                                                          ;
; long high speed ; right     ; [(80, 140), (87, 146)]            ; 156.250 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|simpleMultiply_std_ic_inst|simpleMultiply_inst_0|kernel|thesimpleMultiply_function|thebb_simpleMultiply_B1|thebb_simpleMultiply_B1_stall_region|thei_llvm_fpga_mem_unnamed_simplemultiply1_simplemultiply6_vunroll_x|thei_llvm_fpga_mem_unnamed_simplemultiply1_simplemultiply1|bursting_write|bursting_write|req_fifo|fifo_inner|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|cra_ring_wrapper_inst|cra_ring_rom|avm_addr[3]                                                                                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|cra_ring_wrapper_inst|cra_ring_rom|avm_addr[4]                                                                                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|simpleMultiply_std_ic_inst|simpleMultiply_inst_0|kernel|thesimpleMultiply_function|thebb_simpleMultiply_B2|thebb_simpleMultiply_B2_stall_region|SE_out_simpleMultiply_B2_merge_reg_aunroll_x_StallValid[0]~1                                                                                                                                                                   ;
;     --          ;           ;                                   ;                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|current_byte[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|current_byte[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|memfabric|transacto|p2m|out_data[0]~2                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|mem_rtl_0|auto_generated|ram_block1a0~1FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                                                ;
; long high speed ; right     ; [(80, 140), (87, 146)]            ; 156.250 %             ; Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|tcm_ddr_address[6]                                                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; SYS_RST_N~_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; long high speed ; left      ; [(112, 84), (119, 90)]            ; 137.500 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[280]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[407]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[387]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[385]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[353]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[349]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[348]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[343]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[334]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[310]                                                                                                                                                                                                                                                                                                                           ;
; long high speed ; left      ; [(112, 84), (119, 90)]            ; 137.500 %             ; Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|source_crosser|src_data[2]                                                                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[387]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[353]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[334]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[385]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[349]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[348]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[205]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[294]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_1_burst16|ddr_board_mm_bridge_3|rsp_readdata[256]                                                                                                                                                                                                                                                                                                                           ;
; long high speed ; up        ; [(48, 105), (55, 111)]            ; 125.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|pipe_stage_dma_read|pipe_stage_dma_read|rsp_readdatavalid                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|cmd_mux|saved_grant[2]                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_5|cmd_mux|saved_grant[1]                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|core_tck                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|pipe_stage_ase|ddr4b_pipe_to_bankdiv_0|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|pipe_stage_ase|ddr4b_pipe_to_bankdiv_0|wait_rise~1                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|msgdma_bbb_inst_wr|pipe_stage_mem|msgdma_bbb_mm_bridge_0|wr_reg_waitrequest                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_writedata[509]                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|mm_interconnect_2|agent_pipeline_007|gen_inst[0].core|data1[48]                                                                                                                                                                                                                                                                                                                                  ;
; long high speed ; up        ; [(48, 105), (55, 111)]            ; 125.000 %             ; Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|core_tck                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_writedata[13]                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_writedata[459]                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_writedata[19]                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_writedata[0]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_writedata[1]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_writedata[9]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_writedata[24]                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_writedata[511]                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr_board_acl_memory_bank_divider_0|ddr_board_acl_memory_bank_divider_0|pipe_stage_presplitter|cmd_writedata[481]                                                                                                                                                                                                                                                                      ;
; long high speed ; down      ; [(104, 112), (111, 118)]          ; 121.875 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|mm_interconnect_6|ddr4a_pipe_1_burst16_m0_agent|cp_data[608]~0                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|freeze_wrapper_inst|pr_region_inst|kernel_system_inst|matrix_multi_fpga_sys|global_memory_tree0_inst0|gmem0_DDR_.global_icgmem0_DDR_port_1_0_rw|s.s_endp|rrp|next_read_item                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_0|ddr_board_mm_bridge_2|cmd_read                                                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_0|ddr_board_mm_bridge_2|cmd_write                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_pipe_1_burst16|ddr_board_mm_bridge_5|rsp_readdata[496]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_0|ddr_board_mm_bridge_2|cmd_writedata[376]                                                                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_0|ddr_board_mm_bridge_2|cmd_writedata[378]                                                                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4a_pipe_0|ddr_board_mm_bridge_2|cmd_writedata[492]                                                                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_pipe_1_burst16|ddr_board_mm_bridge_5|rsp_readdata[501]                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|bsp_interface_inst|ccip_std_afu|bsp_logic_inst|board_inst|ddr_board|ddr4b_pipe_1_burst16|ddr_board_mm_bridge_5|rsp_readdata[500]                                                                                                                                                                                                                                                                                                                           ;
; long high speed ; down      ; [(104, 112), (111, 118)]          ; 121.875 %             ; Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|jtag_uart_0|jtag_uart_0|tcm_jtag_uart_0_altera_avalon_jtag_uart_191_vk7uuay_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|generic_quad_spi_controller2_0|generic_quad_spi_controller2_0|asmi2_inst_qspi_ctrl|csr_controller|csr_control_data_reg[0]~_wirecell                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|jtag_uart_0|jtag_uart_0|tcm_jtag_uart_0_altera_avalon_jtag_uart_191_vk7uuay_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                                                                                                     ;
+-----------------+-----------+-----------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


