$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module dsram_swc_tb $end
   $var wire 1 + hclk $end
   $var wire 1 # hrstn $end
   $var wire 32 $ haddr [31:0] $end
   $var wire 1 % hmastlock $end
   $var wire 7 & hprot [6:0] $end
   $var wire 3 ' hsize [2:0] $end
   $var wire 2 ( htrans [1:0] $end
   $var wire 32 ) hwdata [31:0] $end
   $var wire 1 * hwrite $end
   $var wire 1 / hready $end
   $var wire 32 , hrdata [31:0] $end
   $var wire 1 0 hresp $end
   $scope module dsram_inst $end
    $var wire 1 + hclk $end
    $var wire 1 # hrstn $end
    $var wire 32 $ haddr [31:0] $end
    $var wire 1 % hmastlock $end
    $var wire 7 & hprot [6:0] $end
    $var wire 3 ' hsize [2:0] $end
    $var wire 2 ( htrans [1:0] $end
    $var wire 32 ) hwdata [31:0] $end
    $var wire 1 * hwrite $end
    $var wire 1 / hready $end
    $var wire 1 0 hresp $end
    $var wire 32 , hrdata [31:0] $end
    $var wire 32 1 DATA_MEMORY_SIZE [31:0] $end
    $var wire 4 - state [3:0] $end
    $var wire 4 . next_state [3:0] $end
    $var wire 4 2 IDLE [3:0] $end
    $var wire 4 3 READ [3:0] $end
    $var wire 4 4 WRITE [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
b00000000000000000000000000010000 $
0%
b0000000 &
b000 '
b10 (
b00010010001101000101011001111000 )
1*
0+
b00000000000000000000000000000000 ,
b0000 -
b0010 .
0/
00
b00000000000000000000010000000000 1
b0000 2
b0001 3
b0010 4
#5
1+
b0010 -
#10
b00 (
0*
0+
b0000 .
#15
1+
b0000 -
#20
b10 (
0+
b0001 .
#25
1+
b00010010001101000101011001111000 ,
b0001 -
#30
b00 (
0+
b0000 .
#35
1+
b00000000000000000000000000000000 ,
b0000 -
#40
0+
