
Bai8_CauHinhNgatChoChanGPIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000089c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a30  08000a30  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a30  08000a30  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08000a30  08000a30  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a30  08000a30  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a30  08000a30  00010a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a34  08000a34  00010a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08000a38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000014  08000a4c  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000034  08000a4c  00020034  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002c5b  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000bba  00000000  00000000  00022c9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000390  00000000  00000000  00023860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000318  00000000  00000000  00023bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000c015  00000000  00000000  00023f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000301d  00000000  00000000  0002ff1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0003d6be  00000000  00000000  00032f3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000ce  00000000  00000000  000705f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000df8  00000000  00000000  000706c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000014 	.word	0x20000014
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000a18 	.word	0x08000a18

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000018 	.word	0x20000018
 80001d0:	08000a18 	.word	0x08000a18

080001d4 <EXTI3_IRQHandler>:
static void LedControl_Status(GPIO_TypeDef *GPIOx, uint16_t GPIO_PIN, uint8_t Status);
/******************************************************************************/
/*                            EXPORTED FUNCTIONS                              */
/******************************************************************************/
void EXTI3_IRQHandler(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	if(EXTI_GetFlagStatus(EXTI_Line3) == SET)
 80001d8:	2008      	movs	r0, #8
 80001da:	f000 f991 	bl	8000500 <EXTI_GetFlagStatus>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b01      	cmp	r3, #1
 80001e2:	d109      	bne.n	80001f8 <EXTI3_IRQHandler+0x24>
	{
		Status = !Status;
 80001e4:	4b07      	ldr	r3, [pc, #28]	; (8000204 <EXTI3_IRQHandler+0x30>)
 80001e6:	781b      	ldrb	r3, [r3, #0]
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	bf0c      	ite	eq
 80001ec:	2301      	moveq	r3, #1
 80001ee:	2300      	movne	r3, #0
 80001f0:	b2db      	uxtb	r3, r3
 80001f2:	461a      	mov	r2, r3
 80001f4:	4b03      	ldr	r3, [pc, #12]	; (8000204 <EXTI3_IRQHandler+0x30>)
 80001f6:	701a      	strb	r2, [r3, #0]
	}
	EXTI_ClearITPendingBit(EXTI_Line3);
 80001f8:	2008      	movs	r0, #8
 80001fa:	f000 f99b 	bl	8000534 <EXTI_ClearITPendingBit>
}
 80001fe:	bf00      	nop
 8000200:	bd80      	pop	{r7, pc}
 8000202:	bf00      	nop
 8000204:	20000030 	.word	0x20000030

08000208 <main>:
/******************************************************************************/


int main()
{
 8000208:	b580      	push	{r7, lr}
 800020a:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
 800020c:	f000 fb14 	bl	8000838 <SystemCoreClockUpdate>
	Led_Init();
 8000210:	f000 f818 	bl	8000244 <Led_Init>
	Interrupt_Init();
 8000214:	f000 f832 	bl	800027c <Interrupt_Init>
	while(1)
	{
		if(Status == 0)
 8000218:	4b08      	ldr	r3, [pc, #32]	; (800023c <main+0x34>)
 800021a:	781b      	ldrb	r3, [r3, #0]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d107      	bne.n	8000230 <main+0x28>
		{
			delay();
 8000220:	f000 f86a 	bl	80002f8 <delay>
			LedControl_Status(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_LOW);
 8000224:	2200      	movs	r2, #0
 8000226:	2101      	movs	r1, #1
 8000228:	4805      	ldr	r0, [pc, #20]	; (8000240 <main+0x38>)
 800022a:	f000 f87b 	bl	8000324 <LedControl_Status>
 800022e:	e7f3      	b.n	8000218 <main+0x10>
		}
		else
		{
			LedControl_Status(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_HIGH);
 8000230:	2201      	movs	r2, #1
 8000232:	2101      	movs	r1, #1
 8000234:	4802      	ldr	r0, [pc, #8]	; (8000240 <main+0x38>)
 8000236:	f000 f875 	bl	8000324 <LedControl_Status>
		if(Status == 0)
 800023a:	e7ed      	b.n	8000218 <main+0x10>
 800023c:	20000030 	.word	0x20000030
 8000240:	40020000 	.word	0x40020000

08000244 <Led_Init>:
	}
	return 0;
}

static void Led_Init(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b082      	sub	sp, #8
 8000248:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef	GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(LEDControl_SetClock, ENABLE);
 800024a:	2101      	movs	r1, #1
 800024c:	2001      	movs	r0, #1
 800024e:	f000 fa11 	bl	8000674 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000252:	2301      	movs	r3, #1
 8000254:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000256:	2300      	movs	r3, #0
 8000258:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Pin = LED_GPIO_PIN;
 800025a:	2301      	movs	r3, #1
 800025c:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 800025e:	2302      	movs	r3, #2
 8000260:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000262:	2302      	movs	r3, #2
 8000264:	717b      	strb	r3, [r7, #5]

	GPIO_Init(LED_GPIO_PORT, &GPIO_InitStructure);
 8000266:	463b      	mov	r3, r7
 8000268:	4619      	mov	r1, r3
 800026a:	4803      	ldr	r0, [pc, #12]	; (8000278 <Led_Init+0x34>)
 800026c:	f000 f972 	bl	8000554 <GPIO_Init>
}
 8000270:	bf00      	nop
 8000272:	3708      	adds	r7, #8
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}
 8000278:	40020000 	.word	0x40020000

0800027c <Interrupt_Init>:

static void Interrupt_Init(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b086      	sub	sp, #24
 8000280:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef	GPIO_InitStructure;
	EXTI_InitTypeDef	EXTI_InitStructure;
	NVIC_InitTypeDef	NVIC_InitStructure;

	RCC_AHB1PeriphClockCmd(BUTTONControl_SetClock, ENABLE);
 8000282:	2101      	movs	r1, #1
 8000284:	2002      	movs	r0, #2
 8000286:	f000 f9f5 	bl	8000674 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 800028a:	2300      	movs	r3, #0
 800028c:	753b      	strb	r3, [r7, #20]
	GPIO_InitStructure.GPIO_Pin = BUTTON_GPIO_PIN;
 800028e:	2308      	movs	r3, #8
 8000290:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000292:	2301      	movs	r3, #1
 8000294:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000296:	2302      	movs	r3, #2
 8000298:	757b      	strb	r3, [r7, #21]

	GPIO_Init(BUTTON_GPIO_PORT, &GPIO_InitStructure);
 800029a:	f107 0310 	add.w	r3, r7, #16
 800029e:	4619      	mov	r1, r3
 80002a0:	4814      	ldr	r0, [pc, #80]	; (80002f4 <Interrupt_Init+0x78>)
 80002a2:	f000 f957 	bl	8000554 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80002a6:	2101      	movs	r1, #1
 80002a8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80002ac:	f000 fa02 	bl	80006b4 <RCC_APB2PeriphClockCmd>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, EXTI_PinSource3);
 80002b0:	2103      	movs	r1, #3
 80002b2:	2001      	movs	r0, #1
 80002b4:	f000 fa1e 	bl	80006f4 <SYSCFG_EXTILineConfig>

	EXTI_InitStructure.EXTI_Line = EXTI_Line3;
 80002b8:	2308      	movs	r3, #8
 80002ba:	60bb      	str	r3, [r7, #8]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 80002bc:	2301      	movs	r3, #1
 80002be:	73bb      	strb	r3, [r7, #14]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 80002c0:	2300      	movs	r3, #0
 80002c2:	733b      	strb	r3, [r7, #12]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
 80002c4:	230c      	movs	r3, #12
 80002c6:	737b      	strb	r3, [r7, #13]

	EXTI_Init(&EXTI_InitStructure);
 80002c8:	f107 0308 	add.w	r3, r7, #8
 80002cc:	4618      	mov	r0, r3
 80002ce:	f000 f8a5 	bl	800041c <EXTI_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI3_IRQn;
 80002d2:	2309      	movs	r3, #9
 80002d4:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80002d6:	2301      	movs	r3, #1
 80002d8:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80002da:	2300      	movs	r3, #0
 80002dc:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80002de:	2300      	movs	r3, #0
 80002e0:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStructure);
 80002e2:	1d3b      	adds	r3, r7, #4
 80002e4:	4618      	mov	r0, r3
 80002e6:	f000 f837 	bl	8000358 <NVIC_Init>
}
 80002ea:	bf00      	nop
 80002ec:	3718      	adds	r7, #24
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	40020400 	.word	0x40020400

080002f8 <delay>:

static void delay(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
	for(uint32_t i =0; i < 500000; i++);
 80002fe:	2300      	movs	r3, #0
 8000300:	607b      	str	r3, [r7, #4]
 8000302:	e002      	b.n	800030a <delay+0x12>
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	3301      	adds	r3, #1
 8000308:	607b      	str	r3, [r7, #4]
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	4a04      	ldr	r2, [pc, #16]	; (8000320 <delay+0x28>)
 800030e:	4293      	cmp	r3, r2
 8000310:	d9f8      	bls.n	8000304 <delay+0xc>
}
 8000312:	bf00      	nop
 8000314:	bf00      	nop
 8000316:	370c      	adds	r7, #12
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr
 8000320:	0007a11f 	.word	0x0007a11f

08000324 <LedControl_Status>:

static void LedControl_Status(GPIO_TypeDef *GPIOx, uint16_t GPIO_PIN, uint8_t Status)
{
 8000324:	b480      	push	{r7}
 8000326:	b083      	sub	sp, #12
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
 800032c:	460b      	mov	r3, r1
 800032e:	807b      	strh	r3, [r7, #2]
 8000330:	4613      	mov	r3, r2
 8000332:	707b      	strb	r3, [r7, #1]
	if(Status == GPIO_PIN_SET)
 8000334:	787b      	ldrb	r3, [r7, #1]
 8000336:	2b01      	cmp	r3, #1
 8000338:	d102      	bne.n	8000340 <LedControl_Status+0x1c>
	{
		GPIOx->BSRRL = GPIO_PIN;
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	887a      	ldrh	r2, [r7, #2]
 800033e:	831a      	strh	r2, [r3, #24]
	}
	if(Status == GPIO_PIN_RESET)
 8000340:	787b      	ldrb	r3, [r7, #1]
 8000342:	2b00      	cmp	r3, #0
 8000344:	d102      	bne.n	800034c <LedControl_Status+0x28>
	{
		GPIOx->BSRRH = GPIO_PIN;
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	887a      	ldrh	r2, [r7, #2]
 800034a:	835a      	strh	r2, [r3, #26]
	}
}
 800034c:	bf00      	nop
 800034e:	370c      	adds	r7, #12
 8000350:	46bd      	mov	sp, r7
 8000352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000356:	4770      	bx	lr

08000358 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000358:	b480      	push	{r7}
 800035a:	b085      	sub	sp, #20
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000360:	2300      	movs	r3, #0
 8000362:	73fb      	strb	r3, [r7, #15]
 8000364:	2300      	movs	r3, #0
 8000366:	73bb      	strb	r3, [r7, #14]
 8000368:	230f      	movs	r3, #15
 800036a:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));

  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	78db      	ldrb	r3, [r3, #3]
 8000370:	2b00      	cmp	r3, #0
 8000372:	d039      	beq.n	80003e8 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000374:	4b27      	ldr	r3, [pc, #156]	; (8000414 <NVIC_Init+0xbc>)
 8000376:	68db      	ldr	r3, [r3, #12]
 8000378:	43db      	mvns	r3, r3
 800037a:	0a1b      	lsrs	r3, r3, #8
 800037c:	b2db      	uxtb	r3, r3
 800037e:	f003 0307 	and.w	r3, r3, #7
 8000382:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000384:	7bfb      	ldrb	r3, [r7, #15]
 8000386:	f1c3 0304 	rsb	r3, r3, #4
 800038a:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 800038c:	7b7a      	ldrb	r2, [r7, #13]
 800038e:	7bfb      	ldrb	r3, [r7, #15]
 8000390:	fa42 f303 	asr.w	r3, r2, r3
 8000394:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	785b      	ldrb	r3, [r3, #1]
 800039a:	461a      	mov	r2, r3
 800039c:	7bbb      	ldrb	r3, [r7, #14]
 800039e:	fa02 f303 	lsl.w	r3, r2, r3
 80003a2:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	789a      	ldrb	r2, [r3, #2]
 80003a8:	7b7b      	ldrb	r3, [r7, #13]
 80003aa:	4013      	ands	r3, r2
 80003ac:	b2da      	uxtb	r2, r3
 80003ae:	7bfb      	ldrb	r3, [r7, #15]
 80003b0:	4313      	orrs	r3, r2
 80003b2:	73fb      	strb	r3, [r7, #15]

    tmppriority = tmppriority << 0x04;
 80003b4:	7bfb      	ldrb	r3, [r7, #15]
 80003b6:	011b      	lsls	r3, r3, #4
 80003b8:	73fb      	strb	r3, [r7, #15]

    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80003ba:	4a17      	ldr	r2, [pc, #92]	; (8000418 <NVIC_Init+0xc0>)
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	781b      	ldrb	r3, [r3, #0]
 80003c0:	4413      	add	r3, r2
 80003c2:	7bfa      	ldrb	r2, [r7, #15]
 80003c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300

    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	781b      	ldrb	r3, [r3, #0]
 80003cc:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80003d0:	4911      	ldr	r1, [pc, #68]	; (8000418 <NVIC_Init+0xc0>)
 80003d2:	687a      	ldr	r2, [r7, #4]
 80003d4:	7812      	ldrb	r2, [r2, #0]
 80003d6:	0952      	lsrs	r2, r2, #5
 80003d8:	b2d2      	uxtb	r2, r2
 80003da:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80003dc:	2201      	movs	r2, #1
 80003de:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80003e2:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80003e6:	e00f      	b.n	8000408 <NVIC_Init+0xb0>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80003f0:	4909      	ldr	r1, [pc, #36]	; (8000418 <NVIC_Init+0xc0>)
 80003f2:	687a      	ldr	r2, [r7, #4]
 80003f4:	7812      	ldrb	r2, [r2, #0]
 80003f6:	0952      	lsrs	r2, r2, #5
 80003f8:	b2d2      	uxtb	r2, r2
 80003fa:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80003fc:	2201      	movs	r2, #1
 80003fe:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000400:	f100 0320 	add.w	r3, r0, #32
 8000404:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000408:	bf00      	nop
 800040a:	3714      	adds	r7, #20
 800040c:	46bd      	mov	sp, r7
 800040e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000412:	4770      	bx	lr
 8000414:	e000ed00 	.word	0xe000ed00
 8000418:	e000e100 	.word	0xe000e100

0800041c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800041c:	b480      	push	{r7}
 800041e:	b085      	sub	sp, #20
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000424:	2300      	movs	r3, #0
 8000426:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000428:	4b34      	ldr	r3, [pc, #208]	; (80004fc <EXTI_Init+0xe0>)
 800042a:	60fb      	str	r3, [r7, #12]

  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	799b      	ldrb	r3, [r3, #6]
 8000430:	2b00      	cmp	r3, #0
 8000432:	d04f      	beq.n	80004d4 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000434:	4b31      	ldr	r3, [pc, #196]	; (80004fc <EXTI_Init+0xe0>)
 8000436:	681a      	ldr	r2, [r3, #0]
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	43db      	mvns	r3, r3
 800043e:	492f      	ldr	r1, [pc, #188]	; (80004fc <EXTI_Init+0xe0>)
 8000440:	4013      	ands	r3, r2
 8000442:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000444:	4b2d      	ldr	r3, [pc, #180]	; (80004fc <EXTI_Init+0xe0>)
 8000446:	685a      	ldr	r2, [r3, #4]
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	43db      	mvns	r3, r3
 800044e:	492b      	ldr	r1, [pc, #172]	; (80004fc <EXTI_Init+0xe0>)
 8000450:	4013      	ands	r3, r2
 8000452:	604b      	str	r3, [r1, #4]

    tmp += EXTI_InitStruct->EXTI_Mode;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	791b      	ldrb	r3, [r3, #4]
 8000458:	461a      	mov	r2, r3
 800045a:	68fb      	ldr	r3, [r7, #12]
 800045c:	4413      	add	r3, r2
 800045e:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	6819      	ldr	r1, [r3, #0]
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	681a      	ldr	r2, [r3, #0]
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	430a      	orrs	r2, r1
 800046c:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800046e:	4b23      	ldr	r3, [pc, #140]	; (80004fc <EXTI_Init+0xe0>)
 8000470:	689a      	ldr	r2, [r3, #8]
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	43db      	mvns	r3, r3
 8000478:	4920      	ldr	r1, [pc, #128]	; (80004fc <EXTI_Init+0xe0>)
 800047a:	4013      	ands	r3, r2
 800047c:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800047e:	4b1f      	ldr	r3, [pc, #124]	; (80004fc <EXTI_Init+0xe0>)
 8000480:	68da      	ldr	r2, [r3, #12]
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	43db      	mvns	r3, r3
 8000488:	491c      	ldr	r1, [pc, #112]	; (80004fc <EXTI_Init+0xe0>)
 800048a:	4013      	ands	r3, r2
 800048c:	60cb      	str	r3, [r1, #12]

    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	795b      	ldrb	r3, [r3, #5]
 8000492:	2b10      	cmp	r3, #16
 8000494:	d10e      	bne.n	80004b4 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000496:	4b19      	ldr	r3, [pc, #100]	; (80004fc <EXTI_Init+0xe0>)
 8000498:	689a      	ldr	r2, [r3, #8]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	4917      	ldr	r1, [pc, #92]	; (80004fc <EXTI_Init+0xe0>)
 80004a0:	4313      	orrs	r3, r2
 80004a2:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80004a4:	4b15      	ldr	r3, [pc, #84]	; (80004fc <EXTI_Init+0xe0>)
 80004a6:	68da      	ldr	r2, [r3, #12]
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4913      	ldr	r1, [pc, #76]	; (80004fc <EXTI_Init+0xe0>)
 80004ae:	4313      	orrs	r3, r2
 80004b0:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 80004b2:	e01d      	b.n	80004f0 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 80004b4:	4b11      	ldr	r3, [pc, #68]	; (80004fc <EXTI_Init+0xe0>)
 80004b6:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	795b      	ldrb	r3, [r3, #5]
 80004bc:	461a      	mov	r2, r3
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	4413      	add	r3, r2
 80004c2:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	6819      	ldr	r1, [r3, #0]
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	430a      	orrs	r2, r1
 80004d0:	601a      	str	r2, [r3, #0]
}
 80004d2:	e00d      	b.n	80004f0 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	791b      	ldrb	r3, [r3, #4]
 80004d8:	461a      	mov	r2, r3
 80004da:	68fb      	ldr	r3, [r7, #12]
 80004dc:	4413      	add	r3, r2
 80004de:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	6819      	ldr	r1, [r3, #0]
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	43da      	mvns	r2, r3
 80004ea:	68fb      	ldr	r3, [r7, #12]
 80004ec:	400a      	ands	r2, r1
 80004ee:	601a      	str	r2, [r3, #0]
}
 80004f0:	bf00      	nop
 80004f2:	3714      	adds	r7, #20
 80004f4:	46bd      	mov	sp, r7
 80004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fa:	4770      	bx	lr
 80004fc:	40013c00 	.word	0x40013c00

08000500 <EXTI_GetFlagStatus>:
  * @param  EXTI_Line: specifies the EXTI line flag to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000508:	2300      	movs	r3, #0
 800050a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 800050c:	4b08      	ldr	r3, [pc, #32]	; (8000530 <EXTI_GetFlagStatus+0x30>)
 800050e:	695a      	ldr	r2, [r3, #20]
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	4013      	ands	r3, r2
 8000514:	2b00      	cmp	r3, #0
 8000516:	d002      	beq.n	800051e <EXTI_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
 8000518:	2301      	movs	r3, #1
 800051a:	73fb      	strb	r3, [r7, #15]
 800051c:	e001      	b.n	8000522 <EXTI_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 800051e:	2300      	movs	r3, #0
 8000520:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000522:	7bfb      	ldrb	r3, [r7, #15]
}
 8000524:	4618      	mov	r0, r3
 8000526:	3714      	adds	r7, #20
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr
 8000530:	40013c00 	.word	0x40013c00

08000534 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000534:	b480      	push	{r7}
 8000536:	b083      	sub	sp, #12
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->PR = EXTI_Line;
 800053c:	4a04      	ldr	r2, [pc, #16]	; (8000550 <EXTI_ClearITPendingBit+0x1c>)
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	6153      	str	r3, [r2, #20]
}
 8000542:	bf00      	nop
 8000544:	370c      	adds	r7, #12
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	40013c00 	.word	0x40013c00

08000554 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000554:	b480      	push	{r7}
 8000556:	b087      	sub	sp, #28
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
 800055c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800055e:	2300      	movs	r3, #0
 8000560:	617b      	str	r3, [r7, #20]
 8000562:	2300      	movs	r3, #0
 8000564:	613b      	str	r3, [r7, #16]
 8000566:	2300      	movs	r3, #0
 8000568:	60fb      	str	r3, [r7, #12]

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800056a:	2300      	movs	r3, #0
 800056c:	617b      	str	r3, [r7, #20]
 800056e:	e076      	b.n	800065e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000570:	2201      	movs	r2, #1
 8000572:	697b      	ldr	r3, [r7, #20]
 8000574:	fa02 f303 	lsl.w	r3, r2, r3
 8000578:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	693a      	ldr	r2, [r7, #16]
 8000580:	4013      	ands	r3, r2
 8000582:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000584:	68fa      	ldr	r2, [r7, #12]
 8000586:	693b      	ldr	r3, [r7, #16]
 8000588:	429a      	cmp	r2, r3
 800058a:	d165      	bne.n	8000658 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681a      	ldr	r2, [r3, #0]
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	005b      	lsls	r3, r3, #1
 8000594:	2103      	movs	r1, #3
 8000596:	fa01 f303 	lsl.w	r3, r1, r3
 800059a:	43db      	mvns	r3, r3
 800059c:	401a      	ands	r2, r3
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	681a      	ldr	r2, [r3, #0]
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	791b      	ldrb	r3, [r3, #4]
 80005aa:	4619      	mov	r1, r3
 80005ac:	697b      	ldr	r3, [r7, #20]
 80005ae:	005b      	lsls	r3, r3, #1
 80005b0:	fa01 f303 	lsl.w	r3, r1, r3
 80005b4:	431a      	orrs	r2, r3
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	791b      	ldrb	r3, [r3, #4]
 80005be:	2b01      	cmp	r3, #1
 80005c0:	d003      	beq.n	80005ca <GPIO_Init+0x76>
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	791b      	ldrb	r3, [r3, #4]
 80005c6:	2b02      	cmp	r3, #2
 80005c8:	d12e      	bne.n	8000628 <GPIO_Init+0xd4>
      {
        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	689a      	ldr	r2, [r3, #8]
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	005b      	lsls	r3, r3, #1
 80005d2:	2103      	movs	r1, #3
 80005d4:	fa01 f303 	lsl.w	r3, r1, r3
 80005d8:	43db      	mvns	r3, r3
 80005da:	401a      	ands	r2, r3
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	689a      	ldr	r2, [r3, #8]
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	795b      	ldrb	r3, [r3, #5]
 80005e8:	4619      	mov	r1, r3
 80005ea:	697b      	ldr	r3, [r7, #20]
 80005ec:	005b      	lsls	r3, r3, #1
 80005ee:	fa01 f303 	lsl.w	r3, r1, r3
 80005f2:	431a      	orrs	r2, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	609a      	str	r2, [r3, #8]

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	685a      	ldr	r2, [r3, #4]
 80005fc:	697b      	ldr	r3, [r7, #20]
 80005fe:	b29b      	uxth	r3, r3
 8000600:	4619      	mov	r1, r3
 8000602:	2301      	movs	r3, #1
 8000604:	408b      	lsls	r3, r1
 8000606:	43db      	mvns	r3, r3
 8000608:	401a      	ands	r2, r3
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	685b      	ldr	r3, [r3, #4]
 8000612:	683a      	ldr	r2, [r7, #0]
 8000614:	7992      	ldrb	r2, [r2, #6]
 8000616:	4611      	mov	r1, r2
 8000618:	697a      	ldr	r2, [r7, #20]
 800061a:	b292      	uxth	r2, r2
 800061c:	fa01 f202 	lsl.w	r2, r1, r2
 8000620:	b292      	uxth	r2, r2
 8000622:	431a      	orrs	r2, r3
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	68da      	ldr	r2, [r3, #12]
 800062c:	697b      	ldr	r3, [r7, #20]
 800062e:	b29b      	uxth	r3, r3
 8000630:	005b      	lsls	r3, r3, #1
 8000632:	2103      	movs	r1, #3
 8000634:	fa01 f303 	lsl.w	r3, r1, r3
 8000638:	43db      	mvns	r3, r3
 800063a:	401a      	ands	r2, r3
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	68da      	ldr	r2, [r3, #12]
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	79db      	ldrb	r3, [r3, #7]
 8000648:	4619      	mov	r1, r3
 800064a:	697b      	ldr	r3, [r7, #20]
 800064c:	005b      	lsls	r3, r3, #1
 800064e:	fa01 f303 	lsl.w	r3, r1, r3
 8000652:	431a      	orrs	r2, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	3301      	adds	r3, #1
 800065c:	617b      	str	r3, [r7, #20]
 800065e:	697b      	ldr	r3, [r7, #20]
 8000660:	2b0f      	cmp	r3, #15
 8000662:	d985      	bls.n	8000570 <GPIO_Init+0x1c>
    }
  }
}
 8000664:	bf00      	nop
 8000666:	bf00      	nop
 8000668:	371c      	adds	r7, #28
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
	...

08000674 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	460b      	mov	r3, r1
 800067e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000680:	78fb      	ldrb	r3, [r7, #3]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d006      	beq.n	8000694 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000686:	4b0a      	ldr	r3, [pc, #40]	; (80006b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000688:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800068a:	4909      	ldr	r1, [pc, #36]	; (80006b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4313      	orrs	r3, r2
 8000690:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000692:	e006      	b.n	80006a2 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000696:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	43db      	mvns	r3, r3
 800069c:	4904      	ldr	r1, [pc, #16]	; (80006b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800069e:	4013      	ands	r3, r2
 80006a0:	630b      	str	r3, [r1, #48]	; 0x30
}
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	40023800 	.word	0x40023800

080006b4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	460b      	mov	r3, r1
 80006be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006c0:	78fb      	ldrb	r3, [r7, #3]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d006      	beq.n	80006d4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80006c6:	4b0a      	ldr	r3, [pc, #40]	; (80006f0 <RCC_APB2PeriphClockCmd+0x3c>)
 80006c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80006ca:	4909      	ldr	r1, [pc, #36]	; (80006f0 <RCC_APB2PeriphClockCmd+0x3c>)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4313      	orrs	r3, r2
 80006d0:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80006d2:	e006      	b.n	80006e2 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <RCC_APB2PeriphClockCmd+0x3c>)
 80006d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	43db      	mvns	r3, r3
 80006dc:	4904      	ldr	r1, [pc, #16]	; (80006f0 <RCC_APB2PeriphClockCmd+0x3c>)
 80006de:	4013      	ands	r3, r2
 80006e0:	644b      	str	r3, [r1, #68]	; 0x44
}
 80006e2:	bf00      	nop
 80006e4:	370c      	adds	r7, #12
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800

080006f4 <SYSCFG_EXTILineConfig>:
  *           be (0..7) for STM32F42xxx/43xxx devices.
  *
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	460a      	mov	r2, r1
 80006fe:	71fb      	strb	r3, [r7, #7]
 8000700:	4613      	mov	r3, r2
 8000702:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000704:	2300      	movs	r3, #0
 8000706:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8000708:	79bb      	ldrb	r3, [r7, #6]
 800070a:	f003 0303 	and.w	r3, r3, #3
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	220f      	movs	r2, #15
 8000712:	fa02 f303 	lsl.w	r3, r2, r3
 8000716:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8000718:	4a16      	ldr	r2, [pc, #88]	; (8000774 <SYSCFG_EXTILineConfig+0x80>)
 800071a:	79bb      	ldrb	r3, [r7, #6]
 800071c:	089b      	lsrs	r3, r3, #2
 800071e:	b2db      	uxtb	r3, r3
 8000720:	3302      	adds	r3, #2
 8000722:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	43db      	mvns	r3, r3
 800072a:	4812      	ldr	r0, [pc, #72]	; (8000774 <SYSCFG_EXTILineConfig+0x80>)
 800072c:	79b9      	ldrb	r1, [r7, #6]
 800072e:	0889      	lsrs	r1, r1, #2
 8000730:	b2c9      	uxtb	r1, r1
 8000732:	401a      	ands	r2, r3
 8000734:	1c8b      	adds	r3, r1, #2
 8000736:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 800073a:	4a0e      	ldr	r2, [pc, #56]	; (8000774 <SYSCFG_EXTILineConfig+0x80>)
 800073c:	79bb      	ldrb	r3, [r7, #6]
 800073e:	089b      	lsrs	r3, r3, #2
 8000740:	b2db      	uxtb	r3, r3
 8000742:	3302      	adds	r3, #2
 8000744:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000748:	79f9      	ldrb	r1, [r7, #7]
 800074a:	79bb      	ldrb	r3, [r7, #6]
 800074c:	f003 0303 	and.w	r3, r3, #3
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	fa01 f303 	lsl.w	r3, r1, r3
 8000756:	4807      	ldr	r0, [pc, #28]	; (8000774 <SYSCFG_EXTILineConfig+0x80>)
 8000758:	79b9      	ldrb	r1, [r7, #6]
 800075a:	0889      	lsrs	r1, r1, #2
 800075c:	b2c9      	uxtb	r1, r1
 800075e:	431a      	orrs	r2, r3
 8000760:	1c8b      	adds	r3, r1, #2
 8000762:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000766:	bf00      	nop
 8000768:	3714      	adds	r7, #20
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	40013800 	.word	0x40013800

08000778 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000778:	480d      	ldr	r0, [pc, #52]	; (80007b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800077a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800077c:	f000 f826 	bl	80007cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000780:	480c      	ldr	r0, [pc, #48]	; (80007b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000782:	490d      	ldr	r1, [pc, #52]	; (80007b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000784:	4a0d      	ldr	r2, [pc, #52]	; (80007bc <LoopForever+0xe>)
  movs r3, #0
 8000786:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000788:	e002      	b.n	8000790 <LoopCopyDataInit>

0800078a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800078a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800078c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800078e:	3304      	adds	r3, #4

08000790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000794:	d3f9      	bcc.n	800078a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000796:	4a0a      	ldr	r2, [pc, #40]	; (80007c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000798:	4c0a      	ldr	r4, [pc, #40]	; (80007c4 <LoopForever+0x16>)
  movs r3, #0
 800079a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800079c:	e001      	b.n	80007a2 <LoopFillZerobss>

0800079e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800079e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007a0:	3204      	adds	r2, #4

080007a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007a4:	d3fb      	bcc.n	800079e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007a6:	f000 f913 	bl	80009d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007aa:	f7ff fd2d 	bl	8000208 <main>

080007ae <LoopForever>:

LoopForever:
    b LoopForever
 80007ae:	e7fe      	b.n	80007ae <LoopForever>
  ldr   r0, =_estack
 80007b0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80007b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007b8:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80007bc:	08000a38 	.word	0x08000a38
  ldr r2, =_sbss
 80007c0:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80007c4:	20000034 	.word	0x20000034

080007c8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007c8:	e7fe      	b.n	80007c8 <ADC_IRQHandler>
	...

080007cc <SystemInit>:
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	4b16      	ldr	r3, [pc, #88]	; (800082c <SystemInit+0x60>)
 80007d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007d6:	4a15      	ldr	r2, [pc, #84]	; (800082c <SystemInit+0x60>)
 80007d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80007e0:	4b13      	ldr	r3, [pc, #76]	; (8000830 <SystemInit+0x64>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a12      	ldr	r2, [pc, #72]	; (8000830 <SystemInit+0x64>)
 80007e6:	f043 0301 	orr.w	r3, r3, #1
 80007ea:	6013      	str	r3, [r2, #0]
 80007ec:	4b10      	ldr	r3, [pc, #64]	; (8000830 <SystemInit+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	4b0f      	ldr	r3, [pc, #60]	; (8000830 <SystemInit+0x64>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4a0e      	ldr	r2, [pc, #56]	; (8000830 <SystemInit+0x64>)
 80007f8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80007fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000800:	6013      	str	r3, [r2, #0]
 8000802:	4b0b      	ldr	r3, [pc, #44]	; (8000830 <SystemInit+0x64>)
 8000804:	4a0b      	ldr	r2, [pc, #44]	; (8000834 <SystemInit+0x68>)
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	4b09      	ldr	r3, [pc, #36]	; (8000830 <SystemInit+0x64>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a08      	ldr	r2, [pc, #32]	; (8000830 <SystemInit+0x64>)
 800080e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000812:	6013      	str	r3, [r2, #0]
 8000814:	4b06      	ldr	r3, [pc, #24]	; (8000830 <SystemInit+0x64>)
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
 800081a:	f000 f889 	bl	8000930 <SetSysClock>
 800081e:	4b03      	ldr	r3, [pc, #12]	; (800082c <SystemInit+0x60>)
 8000820:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	e000ed00 	.word	0xe000ed00
 8000830:	40023800 	.word	0x40023800
 8000834:	24003010 	.word	0x24003010

08000838 <SystemCoreClockUpdate>:
 8000838:	b480      	push	{r7}
 800083a:	b087      	sub	sp, #28
 800083c:	af00      	add	r7, sp, #0
 800083e:	2300      	movs	r3, #0
 8000840:	613b      	str	r3, [r7, #16]
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
 8000846:	2302      	movs	r3, #2
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	2300      	movs	r3, #0
 800084c:	60bb      	str	r3, [r7, #8]
 800084e:	2302      	movs	r3, #2
 8000850:	607b      	str	r3, [r7, #4]
 8000852:	4b32      	ldr	r3, [pc, #200]	; (800091c <SystemCoreClockUpdate+0xe4>)
 8000854:	689b      	ldr	r3, [r3, #8]
 8000856:	f003 030c 	and.w	r3, r3, #12
 800085a:	613b      	str	r3, [r7, #16]
 800085c:	693b      	ldr	r3, [r7, #16]
 800085e:	2b04      	cmp	r3, #4
 8000860:	d007      	beq.n	8000872 <SystemCoreClockUpdate+0x3a>
 8000862:	2b08      	cmp	r3, #8
 8000864:	d009      	beq.n	800087a <SystemCoreClockUpdate+0x42>
 8000866:	2b00      	cmp	r3, #0
 8000868:	d13d      	bne.n	80008e6 <SystemCoreClockUpdate+0xae>
 800086a:	4b2d      	ldr	r3, [pc, #180]	; (8000920 <SystemCoreClockUpdate+0xe8>)
 800086c:	4a2d      	ldr	r2, [pc, #180]	; (8000924 <SystemCoreClockUpdate+0xec>)
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	e03d      	b.n	80008ee <SystemCoreClockUpdate+0xb6>
 8000872:	4b2b      	ldr	r3, [pc, #172]	; (8000920 <SystemCoreClockUpdate+0xe8>)
 8000874:	4a2c      	ldr	r2, [pc, #176]	; (8000928 <SystemCoreClockUpdate+0xf0>)
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	e039      	b.n	80008ee <SystemCoreClockUpdate+0xb6>
 800087a:	4b28      	ldr	r3, [pc, #160]	; (800091c <SystemCoreClockUpdate+0xe4>)
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	0d9b      	lsrs	r3, r3, #22
 8000880:	f003 0301 	and.w	r3, r3, #1
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	4b25      	ldr	r3, [pc, #148]	; (800091c <SystemCoreClockUpdate+0xe4>)
 8000888:	685b      	ldr	r3, [r3, #4]
 800088a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d00c      	beq.n	80008b0 <SystemCoreClockUpdate+0x78>
 8000896:	4a24      	ldr	r2, [pc, #144]	; (8000928 <SystemCoreClockUpdate+0xf0>)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	fbb2 f3f3 	udiv	r3, r2, r3
 800089e:	4a1f      	ldr	r2, [pc, #124]	; (800091c <SystemCoreClockUpdate+0xe4>)
 80008a0:	6852      	ldr	r2, [r2, #4]
 80008a2:	0992      	lsrs	r2, r2, #6
 80008a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80008a8:	fb02 f303 	mul.w	r3, r2, r3
 80008ac:	617b      	str	r3, [r7, #20]
 80008ae:	e00b      	b.n	80008c8 <SystemCoreClockUpdate+0x90>
 80008b0:	4a1c      	ldr	r2, [pc, #112]	; (8000924 <SystemCoreClockUpdate+0xec>)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80008b8:	4a18      	ldr	r2, [pc, #96]	; (800091c <SystemCoreClockUpdate+0xe4>)
 80008ba:	6852      	ldr	r2, [r2, #4]
 80008bc:	0992      	lsrs	r2, r2, #6
 80008be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80008c2:	fb02 f303 	mul.w	r3, r2, r3
 80008c6:	617b      	str	r3, [r7, #20]
 80008c8:	4b14      	ldr	r3, [pc, #80]	; (800091c <SystemCoreClockUpdate+0xe4>)
 80008ca:	685b      	ldr	r3, [r3, #4]
 80008cc:	0c1b      	lsrs	r3, r3, #16
 80008ce:	f003 0303 	and.w	r3, r3, #3
 80008d2:	3301      	adds	r3, #1
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	697a      	ldr	r2, [r7, #20]
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80008e0:	4a0f      	ldr	r2, [pc, #60]	; (8000920 <SystemCoreClockUpdate+0xe8>)
 80008e2:	6013      	str	r3, [r2, #0]
 80008e4:	e003      	b.n	80008ee <SystemCoreClockUpdate+0xb6>
 80008e6:	4b0e      	ldr	r3, [pc, #56]	; (8000920 <SystemCoreClockUpdate+0xe8>)
 80008e8:	4a0e      	ldr	r2, [pc, #56]	; (8000924 <SystemCoreClockUpdate+0xec>)
 80008ea:	601a      	str	r2, [r3, #0]
 80008ec:	bf00      	nop
 80008ee:	4b0b      	ldr	r3, [pc, #44]	; (800091c <SystemCoreClockUpdate+0xe4>)
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	091b      	lsrs	r3, r3, #4
 80008f4:	f003 030f 	and.w	r3, r3, #15
 80008f8:	4a0c      	ldr	r2, [pc, #48]	; (800092c <SystemCoreClockUpdate+0xf4>)
 80008fa:	5cd3      	ldrb	r3, [r2, r3]
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	613b      	str	r3, [r7, #16]
 8000900:	4b07      	ldr	r3, [pc, #28]	; (8000920 <SystemCoreClockUpdate+0xe8>)
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	693b      	ldr	r3, [r7, #16]
 8000906:	fa22 f303 	lsr.w	r3, r2, r3
 800090a:	4a05      	ldr	r2, [pc, #20]	; (8000920 <SystemCoreClockUpdate+0xe8>)
 800090c:	6013      	str	r3, [r2, #0]
 800090e:	bf00      	nop
 8000910:	371c      	adds	r7, #28
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	40023800 	.word	0x40023800
 8000920:	20000000 	.word	0x20000000
 8000924:	00f42400 	.word	0x00f42400
 8000928:	017d7840 	.word	0x017d7840
 800092c:	20000004 	.word	0x20000004

08000930 <SetSysClock>:
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
 8000934:	4b22      	ldr	r3, [pc, #136]	; (80009c0 <SetSysClock+0x90>)
 8000936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000938:	4a21      	ldr	r2, [pc, #132]	; (80009c0 <SetSysClock+0x90>)
 800093a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800093e:	6413      	str	r3, [r2, #64]	; 0x40
 8000940:	4b20      	ldr	r3, [pc, #128]	; (80009c4 <SetSysClock+0x94>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a1f      	ldr	r2, [pc, #124]	; (80009c4 <SetSysClock+0x94>)
 8000946:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800094a:	6013      	str	r3, [r2, #0]
 800094c:	4b1c      	ldr	r3, [pc, #112]	; (80009c0 <SetSysClock+0x90>)
 800094e:	4a1c      	ldr	r2, [pc, #112]	; (80009c0 <SetSysClock+0x90>)
 8000950:	689b      	ldr	r3, [r3, #8]
 8000952:	6093      	str	r3, [r2, #8]
 8000954:	4b1a      	ldr	r3, [pc, #104]	; (80009c0 <SetSysClock+0x90>)
 8000956:	4a1a      	ldr	r2, [pc, #104]	; (80009c0 <SetSysClock+0x90>)
 8000958:	689b      	ldr	r3, [r3, #8]
 800095a:	6093      	str	r3, [r2, #8]
 800095c:	4b18      	ldr	r3, [pc, #96]	; (80009c0 <SetSysClock+0x90>)
 800095e:	689b      	ldr	r3, [r3, #8]
 8000960:	4a17      	ldr	r2, [pc, #92]	; (80009c0 <SetSysClock+0x90>)
 8000962:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000966:	6093      	str	r3, [r2, #8]
 8000968:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <SetSysClock+0x90>)
 800096a:	4a17      	ldr	r2, [pc, #92]	; (80009c8 <SetSysClock+0x98>)
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	4b14      	ldr	r3, [pc, #80]	; (80009c0 <SetSysClock+0x90>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4a13      	ldr	r2, [pc, #76]	; (80009c0 <SetSysClock+0x90>)
 8000974:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000978:	6013      	str	r3, [r2, #0]
 800097a:	bf00      	nop
 800097c:	4b10      	ldr	r3, [pc, #64]	; (80009c0 <SetSysClock+0x90>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000984:	2b00      	cmp	r3, #0
 8000986:	d0f9      	beq.n	800097c <SetSysClock+0x4c>
 8000988:	4b10      	ldr	r3, [pc, #64]	; (80009cc <SetSysClock+0x9c>)
 800098a:	f240 6202 	movw	r2, #1538	; 0x602
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	4b0b      	ldr	r3, [pc, #44]	; (80009c0 <SetSysClock+0x90>)
 8000992:	689b      	ldr	r3, [r3, #8]
 8000994:	4a0a      	ldr	r2, [pc, #40]	; (80009c0 <SetSysClock+0x90>)
 8000996:	f023 0303 	bic.w	r3, r3, #3
 800099a:	6093      	str	r3, [r2, #8]
 800099c:	4b08      	ldr	r3, [pc, #32]	; (80009c0 <SetSysClock+0x90>)
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	4a07      	ldr	r2, [pc, #28]	; (80009c0 <SetSysClock+0x90>)
 80009a2:	f043 0302 	orr.w	r3, r3, #2
 80009a6:	6093      	str	r3, [r2, #8]
 80009a8:	bf00      	nop
 80009aa:	4b05      	ldr	r3, [pc, #20]	; (80009c0 <SetSysClock+0x90>)
 80009ac:	689b      	ldr	r3, [r3, #8]
 80009ae:	f003 030c 	and.w	r3, r3, #12
 80009b2:	2b08      	cmp	r3, #8
 80009b4:	d1f9      	bne.n	80009aa <SetSysClock+0x7a>
 80009b6:	bf00      	nop
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40007000 	.word	0x40007000
 80009c8:	08015410 	.word	0x08015410
 80009cc:	40023c00 	.word	0x40023c00

080009d0 <__libc_init_array>:
 80009d0:	b570      	push	{r4, r5, r6, lr}
 80009d2:	4d0d      	ldr	r5, [pc, #52]	; (8000a08 <__libc_init_array+0x38>)
 80009d4:	4c0d      	ldr	r4, [pc, #52]	; (8000a0c <__libc_init_array+0x3c>)
 80009d6:	1b64      	subs	r4, r4, r5
 80009d8:	10a4      	asrs	r4, r4, #2
 80009da:	2600      	movs	r6, #0
 80009dc:	42a6      	cmp	r6, r4
 80009de:	d109      	bne.n	80009f4 <__libc_init_array+0x24>
 80009e0:	4d0b      	ldr	r5, [pc, #44]	; (8000a10 <__libc_init_array+0x40>)
 80009e2:	4c0c      	ldr	r4, [pc, #48]	; (8000a14 <__libc_init_array+0x44>)
 80009e4:	f000 f818 	bl	8000a18 <_init>
 80009e8:	1b64      	subs	r4, r4, r5
 80009ea:	10a4      	asrs	r4, r4, #2
 80009ec:	2600      	movs	r6, #0
 80009ee:	42a6      	cmp	r6, r4
 80009f0:	d105      	bne.n	80009fe <__libc_init_array+0x2e>
 80009f2:	bd70      	pop	{r4, r5, r6, pc}
 80009f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80009f8:	4798      	blx	r3
 80009fa:	3601      	adds	r6, #1
 80009fc:	e7ee      	b.n	80009dc <__libc_init_array+0xc>
 80009fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a02:	4798      	blx	r3
 8000a04:	3601      	adds	r6, #1
 8000a06:	e7f2      	b.n	80009ee <__libc_init_array+0x1e>
 8000a08:	08000a30 	.word	0x08000a30
 8000a0c:	08000a30 	.word	0x08000a30
 8000a10:	08000a30 	.word	0x08000a30
 8000a14:	08000a34 	.word	0x08000a34

08000a18 <_init>:
 8000a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a1a:	bf00      	nop
 8000a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a1e:	bc08      	pop	{r3}
 8000a20:	469e      	mov	lr, r3
 8000a22:	4770      	bx	lr

08000a24 <_fini>:
 8000a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a26:	bf00      	nop
 8000a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a2a:	bc08      	pop	{r3}
 8000a2c:	469e      	mov	lr, r3
 8000a2e:	4770      	bx	lr
