{"vcs1":{"timestamp_begin":1680307014.551724026, "rt":0.91, "ut":0.20, "st":0.15}}
{"vcselab":{"timestamp_begin":1680307015.499467298, "rt":1.01, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680307016.532146182, "rt":0.34, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680307014.260008250}
{"VCS_COMP_START_TIME": 1680307014.260008250}
{"VCS_COMP_END_TIME": 1680307017.981252766}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 339664}}
{"stitch_vcselab": {"peak_mem": 239008}}
