<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="index.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>top.m4 -> top.sv & top_gen.sv</title>

   <link rel="stylesheet" href="tlx.css" />
<!--Load styles for stats page-->
<link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.css" />
<!--Load the AJAX API-->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.2/jquery.min.js"></script>
<script type="text/javascript" src="https://www.google.com/jsapi"></script>
<script type="text/javascript" src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.js"></script>
<script type="text/javascript">

  function getTitle() {
    return "top.m4 -> top.sv & top_gen.sv";
  }

  function chartData() {
    return [
      ['File(s)', 'Unknown', 'Untouched', 'Logic', 'Declarations', 'Staging', 'Structure', 'Validity', 'Gating', '(Instrumentation)', { role: 'style' }, '(Comments)', { role: 'style' }, '(Whitespace)', { role: 'style' }],
      ['top.m4', 0, 286, 5731, 0, 20, 577, 145, 0, 0, 'opacity: 0.1', 4083, 'opacity: 0.1', 4273, 'opacity: 0.1'],
      ['top.sv', 0, 286, 8526, 28, 0, 660, 0, 0, 0, 'opacity: 0.1', 4509, 'opacity: 0.1', 4447, 'opacity: 0.1'],
      ['top_gen.sv', 0, 0, 0, 3274, 4541, 193, 0, 936, 5205, 'opacity: 0.1', 3505, 'opacity: 0.1', 5467, 'opacity: 0.1'],
      ['SV Total', 0, 286, 8526, 3302, 4541, 853, 0, 936, 5205, 'opacity: 0.1', 8014, 'opacity: 0.1', 9914, 'opacity: 0.1']
    ];
  }

  function chartColors() {
    return ['DarkGray', '#305050', 'purple', 'blue', '#509050', '#1090c0', '#E04010', 'orange', '#C0C0F0', '#C04040', 'gray'];
  };
</script>
</head>

<body>

    <div id="four_square">
        <div id="chart_div" class="cell left top"></div>
        <div id="gen_div" class="cell code right top">
<h2>top_gen.sv</h2>

<pre>
<span class="tlx_comments">// Generated by SandPiper(TM) 1.9-2018/02/11-beta from Redwood EDA.
// (Installed here: /home/devel/SandPiper_1.9-2018_02_11-beta_distro.)
// Redwood EDA does not claim intellectual property rights to this file and provides no warranty regarding its correctness or quality.


</span><span class="tlx_structure">`include &quot;sandpiper_gen.vh&quot;


genvar dmem, imem, xreg;


</span><span class="tlx_comments">//
// Signals declared top-level.
//

// For |cpu$br_tgt_pc.
</span><span class="tlx_declarations">logic [31:0] CPU_br_tgt_pc_a2,
             CPU_br_tgt_pc_a3;

</span><span class="tlx_comments">// For |cpu$dec_bits.
</span><span class="tlx_declarations">logic [10:0] CPU_dec_bits_a2;

</span><span class="tlx_comments">// For |cpu$dmem_addr.
</span><span class="tlx_declarations">logic [3:0] CPU_dmem_addr_a4;

</span><span class="tlx_comments">// For |cpu$dmem_rd_data.
</span><span class="tlx_declarations">logic [31:0] CPU_dmem_rd_data_a4,
             CPU_dmem_rd_data_a5;

</span><span class="tlx_comments">// For |cpu$dmem_rd_en.
</span><span class="tlx_declarations">logic CPU_dmem_rd_en_a4;

</span><span class="tlx_comments">// For |cpu$dmem_wr_data.
</span><span class="tlx_declarations">logic [31:0] CPU_dmem_wr_data_a4;

</span><span class="tlx_comments">// For |cpu$dmem_wr_en.
</span><span class="tlx_declarations">logic CPU_dmem_wr_en_a4;

</span><span class="tlx_comments">// For |cpu$funct3.
</span><span class="tlx_declarations">logic [2:0] CPU_funct3_a1,
            CPU_funct3_a2;

</span><span class="tlx_comments">// For |cpu$funct3_valid.
</span><span class="tlx_declarations">logic CPU_funct3_valid_a1;

</span><span class="tlx_comments">// For |cpu$funct7.
</span><span class="tlx_declarations">logic [6:0] CPU_funct7_a1;
logic [5:5] CPU_funct7_a2;

</span><span class="tlx_comments">// For |cpu$funct7_valid.
</span><span class="tlx_declarations">logic CPU_funct7_valid_a1;

</span><span class="tlx_comments">// For |cpu$imem_rd_addr.
</span><span class="tlx_declarations">logic [4-1:0] CPU_imem_rd_addr_a1;

</span><span class="tlx_comments">// For |cpu$imem_rd_data.
</span><span class="tlx_declarations">logic [31:0] CPU_imem_rd_data_a1;

</span><span class="tlx_comments">// For |cpu$imem_rd_en.
</span><span class="tlx_declarations">logic CPU_imem_rd_en_a1;

</span><span class="tlx_comments">// For |cpu$imm.
</span><span class="tlx_declarations">logic [31:0] CPU_imm_a1,
             CPU_imm_a2,
             CPU_imm_a3;

</span><span class="tlx_comments">// For |cpu$inc_pc.
</span><span class="tlx_declarations">logic [31:0] CPU_inc_pc_a1,
             CPU_inc_pc_a2,
             CPU_inc_pc_a3;

</span><span class="tlx_comments">// For |cpu$instr.
</span><span class="tlx_declarations">logic [31:0] CPU_instr_a1;
logic [11:7] CPU_instr_a2;

</span><span class="tlx_comments">// For |cpu$is_add.
</span><span class="tlx_declarations">logic CPU_is_add_a2,
      CPU_is_add_a3;

</span><span class="tlx_comments">// For |cpu$is_addi.
</span><span class="tlx_declarations">logic CPU_is_addi_a2,
      CPU_is_addi_a3;

</span><span class="tlx_comments">// For |cpu$is_and.
</span><span class="tlx_declarations">logic CPU_is_and_a2,
      CPU_is_and_a3;

</span><span class="tlx_comments">// For |cpu$is_andi.
</span><span class="tlx_declarations">logic CPU_is_andi_a2,
      CPU_is_andi_a3;

</span><span class="tlx_comments">// For |cpu$is_auipc.
</span><span class="tlx_declarations">logic CPU_is_auipc_a2,
      CPU_is_auipc_a3;

</span><span class="tlx_comments">// For |cpu$is_b_instr.
</span><span class="tlx_declarations">logic CPU_is_b_instr_a1;

</span><span class="tlx_comments">// For |cpu$is_beq.
</span><span class="tlx_declarations">logic CPU_is_beq_a2,
      CPU_is_beq_a3;

</span><span class="tlx_comments">// For |cpu$is_bge.
</span><span class="tlx_declarations">logic CPU_is_bge_a2,
      CPU_is_bge_a3;

</span><span class="tlx_comments">// For |cpu$is_bgeu.
</span><span class="tlx_declarations">logic CPU_is_bgeu_a2,
      CPU_is_bgeu_a3;

</span><span class="tlx_comments">// For |cpu$is_blt.
</span><span class="tlx_declarations">logic CPU_is_blt_a2,
      CPU_is_blt_a3;

</span><span class="tlx_comments">// For |cpu$is_bltu.
</span><span class="tlx_declarations">logic CPU_is_bltu_a2,
      CPU_is_bltu_a3;

</span><span class="tlx_comments">// For |cpu$is_bne.
</span><span class="tlx_declarations">logic CPU_is_bne_a2,
      CPU_is_bne_a3;

</span><span class="tlx_comments">// For |cpu$is_i_instr.
</span><span class="tlx_declarations">logic CPU_is_i_instr_a1,
      CPU_is_i_instr_a2;

</span><span class="tlx_comments">// For |cpu$is_j_instr.
</span><span class="tlx_declarations">logic CPU_is_j_instr_a1,
      CPU_is_j_instr_a2;

</span><span class="tlx_comments">// For |cpu$is_jal.
</span><span class="tlx_declarations">logic CPU_is_jal_a2,
      CPU_is_jal_a3;

</span><span class="tlx_comments">// For |cpu$is_jalr.
</span><span class="tlx_declarations">logic CPU_is_jalr_a2,
      CPU_is_jalr_a3;

</span><span class="tlx_comments">// For |cpu$is_jump.
</span><span class="tlx_declarations">logic CPU_is_jump_a3;

</span><span class="tlx_comments">// For |cpu$is_load.
</span><span class="tlx_declarations">logic CPU_is_load_a2,
      CPU_is_load_a3,
      CPU_is_load_a4;

</span><span class="tlx_comments">// For |cpu$is_lui.
</span><span class="tlx_declarations">logic CPU_is_lui_a2,
      CPU_is_lui_a3;

</span><span class="tlx_comments">// For |cpu$is_or.
</span><span class="tlx_declarations">logic CPU_is_or_a2,
      CPU_is_or_a3;

</span><span class="tlx_comments">// For |cpu$is_ori.
</span><span class="tlx_declarations">logic CPU_is_ori_a2,
      CPU_is_ori_a3;

</span><span class="tlx_comments">// For |cpu$is_r_instr.
</span><span class="tlx_declarations">logic CPU_is_r_instr_a1,
      CPU_is_r_instr_a2;

</span><span class="tlx_comments">// For |cpu$is_s_instr.
</span><span class="tlx_declarations">logic CPU_is_s_instr_a1,
      CPU_is_s_instr_a2,
      CPU_is_s_instr_a3,
      CPU_is_s_instr_a4;

</span><span class="tlx_comments">// For |cpu$is_sb.
</span><span class="tlx_declarations">logic CPU_is_sb_a2;

</span><span class="tlx_comments">// For |cpu$is_sh.
</span><span class="tlx_declarations">logic CPU_is_sh_a2;

</span><span class="tlx_comments">// For |cpu$is_sll.
</span><span class="tlx_declarations">logic CPU_is_sll_a2,
      CPU_is_sll_a3;

</span><span class="tlx_comments">// For |cpu$is_slli.
</span><span class="tlx_declarations">logic CPU_is_slli_a2,
      CPU_is_slli_a3;

</span><span class="tlx_comments">// For |cpu$is_slt.
</span><span class="tlx_declarations">logic CPU_is_slt_a2,
      CPU_is_slt_a3;

</span><span class="tlx_comments">// For |cpu$is_slti.
</span><span class="tlx_declarations">logic CPU_is_slti_a2,
      CPU_is_slti_a3;

</span><span class="tlx_comments">// For |cpu$is_sltiu.
</span><span class="tlx_declarations">logic CPU_is_sltiu_a2,
      CPU_is_sltiu_a3;

</span><span class="tlx_comments">// For |cpu$is_sltu.
</span><span class="tlx_declarations">logic CPU_is_sltu_a2,
      CPU_is_sltu_a3;

</span><span class="tlx_comments">// For |cpu$is_sra.
</span><span class="tlx_declarations">logic CPU_is_sra_a2,
      CPU_is_sra_a3;

</span><span class="tlx_comments">// For |cpu$is_srai.
</span><span class="tlx_declarations">logic CPU_is_srai_a2,
      CPU_is_srai_a3;

</span><span class="tlx_comments">// For |cpu$is_srl.
</span><span class="tlx_declarations">logic CPU_is_srl_a2,
      CPU_is_srl_a3;

</span><span class="tlx_comments">// For |cpu$is_srli.
</span><span class="tlx_declarations">logic CPU_is_srli_a2,
      CPU_is_srli_a3;

</span><span class="tlx_comments">// For |cpu$is_sub.
</span><span class="tlx_declarations">logic CPU_is_sub_a2,
      CPU_is_sub_a3;

</span><span class="tlx_comments">// For |cpu$is_sw.
</span><span class="tlx_declarations">logic CPU_is_sw_a2;

</span><span class="tlx_comments">// For |cpu$is_u_instr.
</span><span class="tlx_declarations">logic CPU_is_u_instr_a1,
      CPU_is_u_instr_a2;

</span><span class="tlx_comments">// For |cpu$is_xor.
</span><span class="tlx_declarations">logic CPU_is_xor_a2,
      CPU_is_xor_a3;

</span><span class="tlx_comments">// For |cpu$is_xori.
</span><span class="tlx_declarations">logic CPU_is_xori_a2,
      CPU_is_xori_a3;

</span><span class="tlx_comments">// For |cpu$jalr_tgt_pc.
</span><span class="tlx_declarations">logic [31:0] CPU_jalr_tgt_pc_a2,
             CPU_jalr_tgt_pc_a3;

</span><span class="tlx_comments">// For |cpu$ld_data.
</span><span class="tlx_declarations">logic [31:0] CPU_ld_data_a5;

</span><span class="tlx_comments">// For |cpu$opcode.
</span><span class="tlx_declarations">logic [6:0] CPU_opcode_a1,
            CPU_opcode_a2;

</span><span class="tlx_comments">// For |cpu$pc.
</span><span class="tlx_declarations">logic [31:0] CPU_pc_a0,
             CPU_pc_a1,
             CPU_pc_a2,
             CPU_pc_a3;

</span><span class="tlx_comments">// For |cpu$rd.
</span><span class="tlx_declarations">logic [4:0] CPU_rd_a2,
            CPU_rd_a3,
            CPU_rd_a4,
            CPU_rd_a5;

</span><span class="tlx_comments">// For |cpu$rd_valid.
</span><span class="tlx_declarations">logic CPU_rd_valid_a2,
      CPU_rd_valid_a3,
      CPU_rd_valid_a4;

</span><span class="tlx_comments">// For |cpu$reset.
</span><span class="tlx_declarations">logic CPU_reset_a0,
      CPU_reset_a1,
      CPU_reset_a2,
      CPU_reset_a3,
      CPU_reset_a4;

</span><span class="tlx_comments">// For |cpu$result.
</span><span class="tlx_declarations">logic [31:0] CPU_result_a3;
logic [5:2] CPU_result_a4;

</span><span class="tlx_comments">// For |cpu$rf_rd_data1.
</span><span class="tlx_declarations">logic [31:0] CPU_rf_rd_data1_a2;

</span><span class="tlx_comments">// For |cpu$rf_rd_data2.
</span><span class="tlx_declarations">logic [31:0] CPU_rf_rd_data2_a2;

</span><span class="tlx_comments">// For |cpu$rf_rd_en1.
</span><span class="tlx_declarations">logic CPU_rf_rd_en1_a2;

</span><span class="tlx_comments">// For |cpu$rf_rd_en2.
</span><span class="tlx_declarations">logic CPU_rf_rd_en2_a2;

</span><span class="tlx_comments">// For |cpu$rf_rd_index1.
</span><span class="tlx_declarations">logic [4:0] CPU_rf_rd_index1_a2;

</span><span class="tlx_comments">// For |cpu$rf_rd_index2.
</span><span class="tlx_declarations">logic [4:0] CPU_rf_rd_index2_a2;

</span><span class="tlx_comments">// For |cpu$rf_wr_data.
</span><span class="tlx_declarations">logic [31:0] CPU_rf_wr_data_a3;

</span><span class="tlx_comments">// For |cpu$rf_wr_en.
</span><span class="tlx_declarations">logic CPU_rf_wr_en_a3;

</span><span class="tlx_comments">// For |cpu$rf_wr_index.
</span><span class="tlx_declarations">logic [4:0] CPU_rf_wr_index_a3;

</span><span class="tlx_comments">// For |cpu$rs1.
</span><span class="tlx_declarations">logic [4:0] CPU_rs1_a1,
            CPU_rs1_a2;

</span><span class="tlx_comments">// For |cpu$rs1_valid.
</span><span class="tlx_declarations">logic CPU_rs1_valid_a1,
      CPU_rs1_valid_a2;

</span><span class="tlx_comments">// For |cpu$rs2.
</span><span class="tlx_declarations">logic [4:0] CPU_rs2_a1,
            CPU_rs2_a2;

</span><span class="tlx_comments">// For |cpu$rs2_valid.
</span><span class="tlx_declarations">logic CPU_rs2_valid_a1,
      CPU_rs2_valid_a2;

</span><span class="tlx_comments">// For |cpu$sltiu_result.
</span><span class="tlx_declarations">logic CPU_sltiu_result_a3;

</span><span class="tlx_comments">// For |cpu$sltu_result.
</span><span class="tlx_declarations">logic CPU_sltu_result_a3;

</span><span class="tlx_comments">// For |cpu$src1_value.
</span><span class="tlx_declarations">logic [31:0] CPU_src1_value_a2,
             CPU_src1_value_a3;

</span><span class="tlx_comments">// For |cpu$src2_value.
</span><span class="tlx_declarations">logic [31:0] CPU_src2_value_a2,
             CPU_src2_value_a3,
             CPU_src2_value_a4;

</span><span class="tlx_comments">// For |cpu$taken_br.
</span><span class="tlx_declarations">logic CPU_taken_br_a3;

</span><span class="tlx_comments">// For |cpu$valid.
</span><span class="tlx_declarations">logic CPU_valid_a3,
      CPU_valid_a4;

</span><span class="tlx_comments">// For |cpu$valid_jump.
</span><span class="tlx_declarations">logic CPU_valid_jump_a3;

</span><span class="tlx_comments">// For |cpu$valid_ld.
</span><span class="tlx_declarations">logic CPU_valid_ld_a3,
      CPU_valid_ld_a4,
      CPU_valid_ld_a5;

</span><span class="tlx_comments">// For |cpu$valid_taken_br.
</span><span class="tlx_declarations">logic CPU_valid_taken_br_a3,
      CPU_valid_taken_br_a4,
      CPU_valid_taken_br_a5;

</span><span class="tlx_comments">// For |cpu/dmem$value.
</span><span class="tlx_declarations">logic [31:0] CPU_Dmem_value_a4 [15:0],
             CPU_Dmem_value_a5 [15:0];

</span><span class="tlx_comments">// For |cpu/imem$instr.
</span><span class="tlx_declarations">logic [31:0] CPU_Imem_instr_a1 [9:0];

</span><span class="tlx_comments">// For |cpu/xreg$value.
</span><span class="tlx_declarations">logic [31:0] CPU_Xreg_value_a3 [31:0],
             CPU_Xreg_value_a4 [31:0],
             CPU_Xreg_value_a5 [31:0];

</span><span class="tlx_comments">
//
// Scope: |cpu
//

// Clock signals.
</span><span class="tlx_gating">logic clkP_CPU_dmem_rd_en_a5 ;
logic clkP_CPU_funct3_valid_a2 ;
logic clkP_CPU_funct7_valid_a2 ;
logic clkP_CPU_rd_valid_a3 ;
logic clkP_CPU_rd_valid_a4 ;
logic clkP_CPU_rd_valid_a5 ;
logic clkP_CPU_rs1_valid_a2 ;
logic clkP_CPU_rs2_valid_a2 ;

</span><span class="tlx_structure">
generate
</span><span class="tlx_comments">

   //
   // Scope: |cpu
   //

      // For $br_tgt_pc.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_br_tgt_pc_a3[31:0] &lt;= CPU_br_tgt_pc_a2[31:0];

      </span><span class="tlx_comments">// For $dmem_rd_data.
      </span><span class="tlx_staging">always_ff @(posedge clkP_CPU_dmem_rd_en_a5) CPU_dmem_rd_data_a5[31:0] &lt;= CPU_dmem_rd_data_a4[31:0];

      </span><span class="tlx_comments">// For $funct3.
      </span><span class="tlx_staging">always_ff @(posedge clkP_CPU_funct3_valid_a2) CPU_funct3_a2[2:0] &lt;= CPU_funct3_a1[2:0];

      </span><span class="tlx_comments">// For $funct7.
      </span><span class="tlx_staging">always_ff @(posedge clkP_CPU_funct7_valid_a2) CPU_funct7_a2[5] &lt;= CPU_funct7_a1[5];

      </span><span class="tlx_comments">// For $imm.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_imm_a2[31:0] &lt;= CPU_imm_a1[31:0];
      always_ff @(posedge clk) CPU_imm_a3[31:0] &lt;= CPU_imm_a2[31:0];

      </span><span class="tlx_comments">// For $inc_pc.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_inc_pc_a2[31:0] &lt;= CPU_inc_pc_a1[31:0];
      always_ff @(posedge clk) CPU_inc_pc_a3[31:0] &lt;= CPU_inc_pc_a2[31:0];

      </span><span class="tlx_comments">// For $instr.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_instr_a2[11:7] &lt;= CPU_instr_a1[11:7];

      </span><span class="tlx_comments">// For $is_add.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_add_a3 &lt;= CPU_is_add_a2;

      </span><span class="tlx_comments">// For $is_addi.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_addi_a3 &lt;= CPU_is_addi_a2;

      </span><span class="tlx_comments">// For $is_and.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_and_a3 &lt;= CPU_is_and_a2;

      </span><span class="tlx_comments">// For $is_andi.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_andi_a3 &lt;= CPU_is_andi_a2;

      </span><span class="tlx_comments">// For $is_auipc.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_auipc_a3 &lt;= CPU_is_auipc_a2;

      </span><span class="tlx_comments">// For $is_beq.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_beq_a3 &lt;= CPU_is_beq_a2;

      </span><span class="tlx_comments">// For $is_bge.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_bge_a3 &lt;= CPU_is_bge_a2;

      </span><span class="tlx_comments">// For $is_bgeu.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_bgeu_a3 &lt;= CPU_is_bgeu_a2;

      </span><span class="tlx_comments">// For $is_blt.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_blt_a3 &lt;= CPU_is_blt_a2;

      </span><span class="tlx_comments">// For $is_bltu.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_bltu_a3 &lt;= CPU_is_bltu_a2;

      </span><span class="tlx_comments">// For $is_bne.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_bne_a3 &lt;= CPU_is_bne_a2;

      </span><span class="tlx_comments">// For $is_i_instr.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_i_instr_a2 &lt;= CPU_is_i_instr_a1;

      </span><span class="tlx_comments">// For $is_j_instr.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_j_instr_a2 &lt;= CPU_is_j_instr_a1;

      </span><span class="tlx_comments">// For $is_jal.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_jal_a3 &lt;= CPU_is_jal_a2;

      </span><span class="tlx_comments">// For $is_jalr.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_jalr_a3 &lt;= CPU_is_jalr_a2;

      </span><span class="tlx_comments">// For $is_load.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_load_a3 &lt;= CPU_is_load_a2;
      always_ff @(posedge clk) CPU_is_load_a4 &lt;= CPU_is_load_a3;

      </span><span class="tlx_comments">// For $is_lui.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_lui_a3 &lt;= CPU_is_lui_a2;

      </span><span class="tlx_comments">// For $is_or.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_or_a3 &lt;= CPU_is_or_a2;

      </span><span class="tlx_comments">// For $is_ori.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_ori_a3 &lt;= CPU_is_ori_a2;

      </span><span class="tlx_comments">// For $is_r_instr.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_r_instr_a2 &lt;= CPU_is_r_instr_a1;

      </span><span class="tlx_comments">// For $is_s_instr.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_s_instr_a2 &lt;= CPU_is_s_instr_a1;
      always_ff @(posedge clk) CPU_is_s_instr_a3 &lt;= CPU_is_s_instr_a2;
      always_ff @(posedge clk) CPU_is_s_instr_a4 &lt;= CPU_is_s_instr_a3;

      </span><span class="tlx_comments">// For $is_sll.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_sll_a3 &lt;= CPU_is_sll_a2;

      </span><span class="tlx_comments">// For $is_slli.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_slli_a3 &lt;= CPU_is_slli_a2;

      </span><span class="tlx_comments">// For $is_slt.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_slt_a3 &lt;= CPU_is_slt_a2;

      </span><span class="tlx_comments">// For $is_slti.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_slti_a3 &lt;= CPU_is_slti_a2;

      </span><span class="tlx_comments">// For $is_sltiu.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_sltiu_a3 &lt;= CPU_is_sltiu_a2;

      </span><span class="tlx_comments">// For $is_sltu.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_sltu_a3 &lt;= CPU_is_sltu_a2;

      </span><span class="tlx_comments">// For $is_sra.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_sra_a3 &lt;= CPU_is_sra_a2;

      </span><span class="tlx_comments">// For $is_srai.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_srai_a3 &lt;= CPU_is_srai_a2;

      </span><span class="tlx_comments">// For $is_srl.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_srl_a3 &lt;= CPU_is_srl_a2;

      </span><span class="tlx_comments">// For $is_srli.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_srli_a3 &lt;= CPU_is_srli_a2;

      </span><span class="tlx_comments">// For $is_sub.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_sub_a3 &lt;= CPU_is_sub_a2;

      </span><span class="tlx_comments">// For $is_u_instr.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_u_instr_a2 &lt;= CPU_is_u_instr_a1;

      </span><span class="tlx_comments">// For $is_xor.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_xor_a3 &lt;= CPU_is_xor_a2;

      </span><span class="tlx_comments">// For $is_xori.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_is_xori_a3 &lt;= CPU_is_xori_a2;

      </span><span class="tlx_comments">// For $jalr_tgt_pc.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_jalr_tgt_pc_a3[31:0] &lt;= CPU_jalr_tgt_pc_a2[31:0];

      </span><span class="tlx_comments">// For $opcode.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_opcode_a2[6:0] &lt;= CPU_opcode_a1[6:0];

      </span><span class="tlx_comments">// For $pc.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_pc_a1[31:0] &lt;= CPU_pc_a0[31:0];
      always_ff @(posedge clk) CPU_pc_a2[31:0] &lt;= CPU_pc_a1[31:0];
      always_ff @(posedge clk) CPU_pc_a3[31:0] &lt;= CPU_pc_a2[31:0];

      </span><span class="tlx_comments">// For $rd.
      </span><span class="tlx_staging">always_ff @(posedge clkP_CPU_rd_valid_a3) CPU_rd_a3[4:0] &lt;= CPU_rd_a2[4:0];
      always_ff @(posedge clkP_CPU_rd_valid_a4) CPU_rd_a4[4:0] &lt;= CPU_rd_a3[4:0];
      always_ff @(posedge clkP_CPU_rd_valid_a5) CPU_rd_a5[4:0] &lt;= CPU_rd_a4[4:0];

      </span><span class="tlx_comments">// For $rd_valid.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_rd_valid_a3 &lt;= CPU_rd_valid_a2;
      always_ff @(posedge clk) CPU_rd_valid_a4 &lt;= CPU_rd_valid_a3;

      </span><span class="tlx_comments">// For $reset.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_reset_a1 &lt;= CPU_reset_a0;
      always_ff @(posedge clk) CPU_reset_a2 &lt;= CPU_reset_a1;
      always_ff @(posedge clk) CPU_reset_a3 &lt;= CPU_reset_a2;
      always_ff @(posedge clk) CPU_reset_a4 &lt;= CPU_reset_a3;

      </span><span class="tlx_comments">// For $result.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_result_a4[5:2] &lt;= CPU_result_a3[5:2];

      </span><span class="tlx_comments">// For $rs1.
      </span><span class="tlx_staging">always_ff @(posedge clkP_CPU_rs1_valid_a2) CPU_rs1_a2[4:0] &lt;= CPU_rs1_a1[4:0];

      </span><span class="tlx_comments">// For $rs1_valid.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_rs1_valid_a2 &lt;= CPU_rs1_valid_a1;

      </span><span class="tlx_comments">// For $rs2.
      </span><span class="tlx_staging">always_ff @(posedge clkP_CPU_rs2_valid_a2) CPU_rs2_a2[4:0] &lt;= CPU_rs2_a1[4:0];

      </span><span class="tlx_comments">// For $rs2_valid.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_rs2_valid_a2 &lt;= CPU_rs2_valid_a1;

      </span><span class="tlx_comments">// For $src1_value.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_src1_value_a3[31:0] &lt;= CPU_src1_value_a2[31:0];

      </span><span class="tlx_comments">// For $src2_value.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_src2_value_a3[31:0] &lt;= CPU_src2_value_a2[31:0];
      always_ff @(posedge clk) CPU_src2_value_a4[31:0] &lt;= CPU_src2_value_a3[31:0];

      </span><span class="tlx_comments">// For $valid.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_valid_a4 &lt;= CPU_valid_a3;

      </span><span class="tlx_comments">// For $valid_ld.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_valid_ld_a4 &lt;= CPU_valid_ld_a3;
      always_ff @(posedge clk) CPU_valid_ld_a5 &lt;= CPU_valid_ld_a4;

      </span><span class="tlx_comments">// For $valid_taken_br.
      </span><span class="tlx_staging">always_ff @(posedge clk) CPU_valid_taken_br_a4 &lt;= CPU_valid_taken_br_a3;
      always_ff @(posedge clk) CPU_valid_taken_br_a5 &lt;= CPU_valid_taken_br_a4;


      </span><span class="tlx_comments">//
      // Scope: /dmem[15:0]
      //
      </span><span class="tlx_structure">for (dmem = 0; dmem &lt;= 15; dmem++) begin : L1gen_CPU_Dmem
</span><span class="tlx_comments">         // For $value.
         </span><span class="tlx_staging">always_ff @(posedge clk) CPU_Dmem_value_a5[dmem][31:0] &lt;= CPU_Dmem_value_a4[dmem][31:0];

      </span><span class="tlx_structure">end

      </span><span class="tlx_comments">//
      // Scope: /xreg[31:0]
      //
      </span><span class="tlx_structure">for (xreg = 0; xreg &lt;= 31; xreg++) begin : L1gen_CPU_Xreg
</span><span class="tlx_comments">         // For $value.
         </span><span class="tlx_staging">always_ff @(posedge clk) CPU_Xreg_value_a4[xreg][31:0] &lt;= CPU_Xreg_value_a3[xreg][31:0];
         always_ff @(posedge clk) CPU_Xreg_value_a5[xreg][31:0] &lt;= CPU_Xreg_value_a4[xreg][31:0];

      </span><span class="tlx_structure">end



endgenerate



</span><span class="tlx_comments">//
// Gated clocks.
//

</span><span class="tlx_structure">generate

</span><span class="tlx_comments">

   //
   // Scope: |cpu
   //

</span><span class="tlx_gating">      clk_gate gen_clkP_CPU_dmem_rd_en_a5(clkP_CPU_dmem_rd_en_a5, clk, 1'b1, CPU_dmem_rd_en_a4, 1'b0);
      clk_gate gen_clkP_CPU_funct3_valid_a2(clkP_CPU_funct3_valid_a2, clk, 1'b1, CPU_funct3_valid_a1, 1'b0);
      clk_gate gen_clkP_CPU_funct7_valid_a2(clkP_CPU_funct7_valid_a2, clk, 1'b1, CPU_funct7_valid_a1, 1'b0);
      clk_gate gen_clkP_CPU_rd_valid_a3(clkP_CPU_rd_valid_a3, clk, 1'b1, CPU_rd_valid_a2, 1'b0);
      clk_gate gen_clkP_CPU_rd_valid_a4(clkP_CPU_rd_valid_a4, clk, 1'b1, CPU_rd_valid_a3, 1'b0);
      clk_gate gen_clkP_CPU_rd_valid_a5(clkP_CPU_rd_valid_a5, clk, 1'b1, CPU_rd_valid_a4, 1'b0);
      clk_gate gen_clkP_CPU_rs1_valid_a2(clkP_CPU_rs1_valid_a2, clk, 1'b1, CPU_rs1_valid_a1, 1'b0);
      clk_gate gen_clkP_CPU_rs2_valid_a2(clkP_CPU_rs2_valid_a2, clk, 1'b1, CPU_rs2_valid_a1, 1'b0);



</span><span class="tlx_structure">endgenerate



</span><span class="tlx_comments">//
// Debug Signals
//

</span><span class="tlx_instrumentation">generate

   if (1) begin : DEBUG_SIGS
</span><span class="tlx_comments">

      //
      // Scope: |cpu
      //
      </span><span class="tlx_instrumentation">if (1) begin : \|cpu 
         logic [31:0] \@2$br_tgt_pc ;
         assign \@2$br_tgt_pc = CPU_br_tgt_pc_a2;
         logic [10:0] \@2$dec_bits ;
         assign \@2$dec_bits = CPU_dec_bits_a2;
         logic [3:0] \@4$dmem_addr ;
         assign \@4$dmem_addr = CPU_dmem_addr_a4;
         logic [31:0] \@4$dmem_rd_data ;
         assign \@4$dmem_rd_data = CPU_dmem_rd_data_a4;
         logic  \@4$dmem_rd_en ;
         assign \@4$dmem_rd_en = CPU_dmem_rd_en_a4;
         logic [31:0] \@4$dmem_wr_data ;
         assign \@4$dmem_wr_data = CPU_dmem_wr_data_a4;
         logic  \@4$dmem_wr_en ;
         assign \@4$dmem_wr_en = CPU_dmem_wr_en_a4;
         logic [2:0] \@1$funct3 ;
         assign \@1$funct3 = CPU_funct3_a1;
         logic  \@1$funct3_valid ;
         assign \@1$funct3_valid = CPU_funct3_valid_a1;
         logic [6:0] \@1$funct7 ;
         assign \@1$funct7 = CPU_funct7_a1;
         logic  \@1$funct7_valid ;
         assign \@1$funct7_valid = CPU_funct7_valid_a1;
         logic [4-1:0] \@1$imem_rd_addr ;
         assign \@1$imem_rd_addr = CPU_imem_rd_addr_a1;
         logic [31:0] \@1$imem_rd_data ;
         assign \@1$imem_rd_data = CPU_imem_rd_data_a1;
         logic  \@1$imem_rd_en ;
         assign \@1$imem_rd_en = CPU_imem_rd_en_a1;
         logic [31:0] \@1$imm ;
         assign \@1$imm = CPU_imm_a1;
         logic [31:0] \@1$inc_pc ;
         assign \@1$inc_pc = CPU_inc_pc_a1;
         logic [31:0] \@1$instr ;
         assign \@1$instr = CPU_instr_a1;
         logic  \@2$is_add ;
         assign \@2$is_add = CPU_is_add_a2;
         logic  \@2$is_addi ;
         assign \@2$is_addi = CPU_is_addi_a2;
         logic  \@2$is_and ;
         assign \@2$is_and = CPU_is_and_a2;
         logic  \@2$is_andi ;
         assign \@2$is_andi = CPU_is_andi_a2;
         logic  \@2$is_auipc ;
         assign \@2$is_auipc = CPU_is_auipc_a2;
         logic  \@1$is_b_instr ;
         assign \@1$is_b_instr = CPU_is_b_instr_a1;
         logic  \@2$is_beq ;
         assign \@2$is_beq = CPU_is_beq_a2;
         logic  \@2$is_bge ;
         assign \@2$is_bge = CPU_is_bge_a2;
         logic  \@2$is_bgeu ;
         assign \@2$is_bgeu = CPU_is_bgeu_a2;
         logic  \@2$is_blt ;
         assign \@2$is_blt = CPU_is_blt_a2;
         logic  \@2$is_bltu ;
         assign \@2$is_bltu = CPU_is_bltu_a2;
         logic  \@2$is_bne ;
         assign \@2$is_bne = CPU_is_bne_a2;
         logic  \@1$is_i_instr ;
         assign \@1$is_i_instr = CPU_is_i_instr_a1;
         logic  \@1$is_j_instr ;
         assign \@1$is_j_instr = CPU_is_j_instr_a1;
         logic  \@2$is_jal ;
         assign \@2$is_jal = CPU_is_jal_a2;
         logic  \@2$is_jalr ;
         assign \@2$is_jalr = CPU_is_jalr_a2;
         logic  \@3$is_jump ;
         assign \@3$is_jump = CPU_is_jump_a3;
         logic  \@2$is_load ;
         assign \@2$is_load = CPU_is_load_a2;
         logic  \@2$is_lui ;
         assign \@2$is_lui = CPU_is_lui_a2;
         logic  \@2$is_or ;
         assign \@2$is_or = CPU_is_or_a2;
         logic  \@2$is_ori ;
         assign \@2$is_ori = CPU_is_ori_a2;
         logic  \@1$is_r_instr ;
         assign \@1$is_r_instr = CPU_is_r_instr_a1;
         logic  \@1$is_s_instr ;
         assign \@1$is_s_instr = CPU_is_s_instr_a1;
         logic  \@2$is_sb ;
         assign \@2$is_sb = CPU_is_sb_a2;
         logic  \@2$is_sh ;
         assign \@2$is_sh = CPU_is_sh_a2;
         logic  \@2$is_sll ;
         assign \@2$is_sll = CPU_is_sll_a2;
         logic  \@2$is_slli ;
         assign \@2$is_slli = CPU_is_slli_a2;
         logic  \@2$is_slt ;
         assign \@2$is_slt = CPU_is_slt_a2;
         logic  \@2$is_slti ;
         assign \@2$is_slti = CPU_is_slti_a2;
         logic  \@2$is_sltiu ;
         assign \@2$is_sltiu = CPU_is_sltiu_a2;
         logic  \@2$is_sltu ;
         assign \@2$is_sltu = CPU_is_sltu_a2;
         logic  \@2$is_sra ;
         assign \@2$is_sra = CPU_is_sra_a2;
         logic  \@2$is_srai ;
         assign \@2$is_srai = CPU_is_srai_a2;
         logic  \@2$is_srl ;
         assign \@2$is_srl = CPU_is_srl_a2;
         logic  \@2$is_srli ;
         assign \@2$is_srli = CPU_is_srli_a2;
         logic  \@2$is_sub ;
         assign \@2$is_sub = CPU_is_sub_a2;
         logic  \@2$is_sw ;
         assign \@2$is_sw = CPU_is_sw_a2;
         logic  \@1$is_u_instr ;
         assign \@1$is_u_instr = CPU_is_u_instr_a1;
         logic  \@2$is_xor ;
         assign \@2$is_xor = CPU_is_xor_a2;
         logic  \@2$is_xori ;
         assign \@2$is_xori = CPU_is_xori_a2;
         logic [31:0] \@2$jalr_tgt_pc ;
         assign \@2$jalr_tgt_pc = CPU_jalr_tgt_pc_a2;
         logic [31:0] \@5$ld_data ;
         assign \@5$ld_data = CPU_ld_data_a5;
         logic [6:0] \@1$opcode ;
         assign \@1$opcode = CPU_opcode_a1;
         logic [31:0] \@0$pc ;
         assign \@0$pc = CPU_pc_a0;
         logic [4:0] \@2$rd ;
         assign \@2$rd = CPU_rd_a2;
         logic  \@2$rd_valid ;
         assign \@2$rd_valid = CPU_rd_valid_a2;
         logic  \@0$reset ;
         assign \@0$reset = CPU_reset_a0;
         logic [31:0] \@3$result ;
         assign \@3$result = CPU_result_a3;
         logic [31:0] \@2$rf_rd_data1 ;
         assign \@2$rf_rd_data1 = CPU_rf_rd_data1_a2;
         logic [31:0] \@2$rf_rd_data2 ;
         assign \@2$rf_rd_data2 = CPU_rf_rd_data2_a2;
         logic  \@2$rf_rd_en1 ;
         assign \@2$rf_rd_en1 = CPU_rf_rd_en1_a2;
         logic  \@2$rf_rd_en2 ;
         assign \@2$rf_rd_en2 = CPU_rf_rd_en2_a2;
         logic [4:0] \@2$rf_rd_index1 ;
         assign \@2$rf_rd_index1 = CPU_rf_rd_index1_a2;
         logic [4:0] \@2$rf_rd_index2 ;
         assign \@2$rf_rd_index2 = CPU_rf_rd_index2_a2;
         logic [31:0] \@3$rf_wr_data ;
         assign \@3$rf_wr_data = CPU_rf_wr_data_a3;
         logic  \@3$rf_wr_en ;
         assign \@3$rf_wr_en = CPU_rf_wr_en_a3;
         logic [4:0] \@3$rf_wr_index ;
         assign \@3$rf_wr_index = CPU_rf_wr_index_a3;
         logic [4:0] \@1$rs1 ;
         assign \@1$rs1 = CPU_rs1_a1;
         logic  \@1$rs1_valid ;
         assign \@1$rs1_valid = CPU_rs1_valid_a1;
         logic [4:0] \@1$rs2 ;
         assign \@1$rs2 = CPU_rs2_a1;
         logic  \@1$rs2_valid ;
         assign \@1$rs2_valid = CPU_rs2_valid_a1;
         logic  \@3$sltiu_result ;
         assign \@3$sltiu_result = CPU_sltiu_result_a3;
         logic  \@3$sltu_result ;
         assign \@3$sltu_result = CPU_sltu_result_a3;
         logic [31:0] \@2$src1_value ;
         assign \@2$src1_value = CPU_src1_value_a2;
         logic [31:0] \@2$src2_value ;
         assign \@2$src2_value = CPU_src2_value_a2;
         logic  \@3$taken_br ;
         assign \@3$taken_br = CPU_taken_br_a3;
         logic  \@3$valid ;
         assign \@3$valid = CPU_valid_a3;
         logic  \@3$valid_jump ;
         assign \@3$valid_jump = CPU_valid_jump_a3;
         logic  \@3$valid_ld ;
         assign \@3$valid_ld = CPU_valid_ld_a3;
         logic  \@3$valid_taken_br ;
         assign \@3$valid_taken_br = CPU_valid_taken_br_a3;

         </span><span class="tlx_comments">//
         // Scope: /dmem[15:0]
         //
         </span><span class="tlx_instrumentation">for (dmem = 0; dmem &lt;= 15; dmem++) begin : \/dmem 
            logic [31:0] \@4$value ;
            assign \@4$value = CPU_Dmem_value_a4[dmem];
            logic  \@4$wr ;
            assign \@4$wr = L1_CPU_Dmem[dmem].L1_wr_a4;
         end

         </span><span class="tlx_comments">//
         // Scope: /imem[9:0]
         //
         </span><span class="tlx_instrumentation">for (imem = 0; imem &lt;= 9; imem++) begin : \/imem 
            logic [31:0] \@1$instr ;
            assign \@1$instr = CPU_Imem_instr_a1[imem];
         end

         </span><span class="tlx_comments">//
         // Scope: /xreg[31:0]
         //
         </span><span class="tlx_instrumentation">for (xreg = 0; xreg &lt;= 31; xreg++) begin : \/xreg 
            logic [31:0] \@3$value ;
            assign \@3$value = CPU_Xreg_value_a3[xreg];
            logic  \@3$wr ;
            assign \@3$wr = L1_CPU_Xreg[xreg].L1_wr_a3;
         end
      end


   end

endgenerate




</span><span class="tlx_structure">generate   </span><span class="tlx_comments">// This is awkward, but we need to go into 'generate' context in the line that `includes the declarations file.
</span>
</pre>
        </div>
        <div id="tlx_div" class="cell code left bottom">
<h2>top.m4</h2>

<pre>
<span class="tlx_structure">\TLV_version 1d: tl-x.org
\SV
 
   </span><span class="tlx_comments">// Included URL: &quot;https://raw.githubusercontent.com/stevehoover/RISC-V_MYTH_Workshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlv_lib/risc-v_shell_lib.tlv&quot;// Included URL: &quot;https://raw.githubusercontent.com/stevehoover/warp-v_includes/2d6d36baa4d2bc62321f982f78c8fe1456641a43/risc-v_defs.tlv&quot;

</span><span class="tlx_structure">\SV
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)
</span><span class="tlx_structure">\TLV

   </span><span class="tlx_comments">// /====================\
   // | Sum 1 to 9 Program |
   // \====================/
   //
   // Program for MYTH Workshop to test RV32I
   // Add 1,2,3,...,9 (in that order).
   //
   // Regs:
   //  r10 (a0): In: 0, Out: final sum
   //  r12 (a2): 10
   //  r13 (a3): 1..10
   //  r14 (a4): Sum
   // 
   // External to function:
   // Inst #0: ADD,r10,r0,r0             // Initialize r10 (a0) to 0.
   // Function:
   // Inst #1: ADD,r14,r10,r0            // Initialize sum register a4 with 0x0
   // Inst #2: ADDI,r12,r10,1010         // Store count of 10 in register a2.
   // Inst #3: ADD,r13,r10,r0            // Initialize intermediate sum register a3 with 0
   // Loop:
   // Inst #4: ADD,r14,r13,r14           // Incremental addition
   // Inst #5: ADDI,r13,r13,1            // Increment intermediate register by 1
   // Inst #6: BLT,r13,r12,1111111111000 // If a3 is less than a2, branch to label named &lt;loop&gt;
   // Inst #7: ADD,r10,r14,r0            // Store final result to register a0 so that it can be read by main program
   // Inst #8: SW,r0,r10,100
   // Inst #9: LW,r15,r0,100
   // Optional:
   // m4_asm(JAL, r7, 00000000000000000000) // Done. Jump to itself (infinite loop). (Up to 20-bit signed immediate plus implicit 0 bit (unlike JALR) provides byte address; last immediate bit should also be 0)
   
   </span><span class="tlx_structure">|cpu
      </span><span class="tlx_staging">@0
         </span><span class="tlx_logic">$reset = *reset;
         </span><span class="tlx_comments">//$pc[31:0] = &gt;&gt;1$reset ? 32'd0 : &gt;&gt;1$taken_br ? &gt;&gt;1$br_tgt_pc  : &gt;&gt;1$inc_pc;
         </span><span class="tlx_logic">$pc[31:0] = &gt;&gt;1$reset ? 32'd0 :
                     &gt;&gt;3$valid_taken_br ? &gt;&gt;3$br_tgt_pc  :
                     &gt;&gt;3$valid_ld ? &gt;&gt;3$inc_pc :
                     &gt;&gt;3$valid_jump &amp;&amp; &gt;&gt;3$is_jal ? &gt;&gt;3$br_tgt_pc:
                     &gt;&gt;3$valid_jump &amp;&amp; &gt;&gt;3$is_jalr ? &gt;&gt;3$jalr_tgt_pc : 
                     &gt;&gt;1$inc_pc;
         </span><span class="tlx_comments">//Start and Valid signals
         //$start = &gt;&gt;1$reset &amp;&amp; !($reset);
         //$valid = $reset ? 0 : ( $start ? 1 : &gt;&gt;3$valid );         
      </span><span class="tlx_staging">@1
         </span><span class="tlx_logic">$inc_pc[31:0] = $pc[31:0] + 32'd4;
         </span><span class="tlx_comments">//`BOGUS_USE($is_beq $is_bne $is_blt $is_bge $is_bltu $is_bgeu $is_addi $is_add)
         </span><span class="tlx_logic">$imem_rd_addr[4-1:0] = $pc[4+1:2];
         $imem_rd_en = !$reset;
         $instr[31:0] = $imem_rd_data[31:0];
         </span><span class="tlx_comments">//Intruction Type Decode Logic for Immediate Instruction types
         </span><span class="tlx_logic">$is_i_instr = $instr[6:2] ==? 5'b0000x || $instr[6:2] ==? 5'b001x0 || $instr[6:2] ==? 5'b11001 || $instr[6:2] ==? 5'b11100; 
         $is_u_instr = $instr[6:2] ==? 5'b0x101;
         $is_s_instr = $instr[6:2] ==? 5'b0100x;
         $is_r_instr = $instr[6:2] ==? 5'b01011 || $instr[6:2] ==? 5'b011x0 || $instr[6:2] ==? 5'b10100;
         $is_b_instr = $instr[6:2] ==? 5'b11000;
         $is_j_instr = $instr[6:2] ==? 5'b11011;
         </span><span class="tlx_comments">//Extraction of immediate instruction field
         </span><span class="tlx_logic">$imm[31:0] = $is_i_instr ? { {21{$instr[31]}}, $instr[30:20] } :
                      $is_s_instr ? { {21{$instr[31]}}, $instr[30:25], $instr[11:7] } :
                      $is_b_instr ? { {20{$instr[31]}}, $instr[7], $instr[30:25], $instr[11:8], 1'b0 } :
                      $is_u_instr ? { $instr[31:12], 12'b0 } :
                      $is_j_instr ? { {12{$instr[31]}}, $instr[19:12], $instr[20], $instr[30:21], 1'b0 } :
                      32'b0;
         </span><span class="tlx_comments">//Extraction of other instruction field
         </span><span class="tlx_logic">$rs2_valid = $is_r_instr || $is_s_instr || $is_b_instr;
         </span><span class="tlx_validity">?$rs2_valid
            </span><span class="tlx_logic">$rs2[4:0] = $instr[24:20];
         
         $rs1_valid = $is_i_instr || $is_r_instr || $is_s_instr || $is_b_instr;
         </span><span class="tlx_validity">?$rs1_valid
            </span><span class="tlx_logic">$rs1[4:0] = $instr[19:15];
         
         $funct3_valid = $is_i_instr || $is_r_instr || $is_s_instr || $is_b_instr;
         </span><span class="tlx_validity">?$funct3_valid
            </span><span class="tlx_logic">$funct3[2:0] = $instr[14:12];
         
         $funct7_valid = $is_r_instr;
         </span><span class="tlx_validity">?$funct7_valid
            </span><span class="tlx_logic">$funct7[6:0] = $instr[31:25];
         
         </span><span class="tlx_comments">//Instruction Decode
         </span><span class="tlx_logic">$opcode[6:0] = $instr[6:0];
      </span><span class="tlx_staging">@2
         </span><span class="tlx_logic">$dec_bits[10:0] = { $funct7[5] , $funct3 , $opcode };
         $is_beq = $dec_bits ==? 11'bx_000_1100011;
         $is_bne = $dec_bits ==? 11'bx_001_1100011;
         $is_blt = $dec_bits ==? 11'bx_100_1100011;
         $is_bge = $dec_bits ==? 11'bx_101_1100011;
         
         $is_bltu = $dec_bits ==? 11'bx_110_1100011;
         $is_bgeu = $dec_bits ==? 11'bx_111_1100011;
         $is_addi = $dec_bits ==? 11'bx_000_0010011;
         
         $is_add = $dec_bits ==? 11'b0_000_0110011;
         
         </span><span class="tlx_comments">//Remaining instructions
         </span><span class="tlx_logic">$is_sub = $dec_bits ==? 11'b1_000_0110011;
         $is_sll = $dec_bits ==? 11'b0_001_0110011;
         $is_slt = $dec_bits ==? 11'b0_010_0110011;
         $is_sltu = $dec_bits ==? 11'b0_011_0110011;
         
         $is_xor = $dec_bits ==? 11'b0_100_0110011;
         $is_srl = $dec_bits ==? 11'b0_101_0110011;
         $is_sra = $dec_bits ==? 11'b1_101_0110011;
         
         $is_or = $dec_bits ==? 11'b0_110_0110011;
         $is_and = $dec_bits ==? 11'b0_111_0110011;
         
         $is_load = $opcode ==  7'b0000011;
         $is_lui = $opcode ==  7'b0110111;
         $is_auipc = $opcode ==  7'b0010111;
         
         $is_jal = $opcode ==  7'b1101111;
         $is_jalr = $dec_bits ==? 11'bx_000_1100111;
         
         $is_sb = $dec_bits ==? 11'bx_000_0100011;
         $is_sh = $dec_bits ==? 11'bx_001_0100011;
         $is_sw = $dec_bits ==? 11'bx_010_0100011;
         
         $is_slti = $dec_bits ==? 11'bx_010_0010011;
         $is_sltiu = $dec_bits ==? 11'bx_011_0010011;
         
         $is_xori = $dec_bits ==? 11'bx_100_0010011;
         $is_ori = $dec_bits ==? 11'bx_110_0010011;
         $is_andi = $dec_bits ==? 11'bx_111_0010011;
         
         $is_slli = $dec_bits ==? 11'b0_001_0010011;
         $is_srli = $dec_bits ==? 11'b0_101_0010011;
         $is_srai = $dec_bits ==? 11'b1_101_0010011;
               
         </span><span class="tlx_comments">//Assigning source register values to Regiter file Read (Rf_rd)
         </span><span class="tlx_logic">$rd_valid = $is_i_instr || $is_r_instr || $is_u_instr || $is_j_instr;
         </span><span class="tlx_validity">?$rd_valid
            </span><span class="tlx_logic">$rd[4:0] = $instr[11:7];
            
         $rf_rd_en1 = $rs1_valid;
         </span><span class="tlx_validity">?$rf_rd_en1
            </span><span class="tlx_logic">$rf_rd_index1[4:0] = $rs1;
            
         $rf_rd_en2 = $rs2_valid;
         </span><span class="tlx_validity">?$rf_rd_en2
            </span><span class="tlx_logic">$rf_rd_index2[4:0] = $rs2;
         </span><span class="tlx_comments">//[UPDATE: RF BYPASSED]Assigning inputs of ALU with Rf_rd Outputs &lt;&lt;Note:rd means read&gt;&gt;
         </span><span class="tlx_logic">$src1_value[31:0] = ((&gt;&gt;1$rf_wr_index == $rf_rd_index1) &amp;&amp; &gt;&gt;1$rf_wr_en) ? &gt;&gt;1$result : $rf_rd_data1;
         $src2_value[31:0] = ((&gt;&gt;1$rf_wr_index == $rf_rd_index2) &amp;&amp; &gt;&gt;1$rf_wr_en) ? &gt;&gt;1$result : $rf_rd_data2;
         
         </span><span class="tlx_comments">//Compute $br_tgt_pc (PC + imm)
         </span><span class="tlx_logic">$br_tgt_pc[31:0] = $pc + $imm ;
         </span><span class="tlx_comments">// added $jalr_target_pc
         </span><span class="tlx_logic">$jalr_tgt_pc[31:0] = $src1_value + $imm;
      </span><span class="tlx_staging">@3   
         </span><span class="tlx_comments">//Intermediate signals
         </span><span class="tlx_logic">$sltu_result = $src1_value + $src2_value;
         $sltiu_result = $src1_value &lt; $imm;
         </span><span class="tlx_comments">//Assign the ALU $results
         </span><span class="tlx_logic">$result[31:0] = $is_addi ? $src1_value + $imm :
                         $is_add ? $src1_value + $src2_value :
                         $is_load ? $src1_value + $imm :
                         $is_s_instr ? $src1_value + $imm :
                         $is_andi ? $src1_value &amp;&amp; $imm :
                         $is_ori ? $src1_value || $imm :
                         $is_xori ? $src1_value ^ $imm :
                         $is_slli ? $src1_value &lt;&lt; $imm[5:0] :
                         $is_srli ? $src1_value &gt;&gt; $imm[5:0] :
                         $is_and ? $src1_value &amp;&amp; $src2_value :
                         $is_or ? $src1_value || $src2_value :
                         $is_xor ? $src1_value ^ $src2_value :
                         $is_sub ? $src1_value - $src2_value :
                         $is_sll ? $src1_value &lt;&lt; $src2_value[4:0] :
                         $is_srl ? $src1_value &gt;&gt; $src2_value[4:0] :
                         $is_sltu ? $src1_value &lt; $src2_value :
                         $is_sltiu ? $src1_value &lt; $imm :
                         $is_lui ? { $imm[31:12],12'b0 } :
                         $is_auipc ? $pc + $imm :
                         $is_jal ? $pc + $imm :
                         $is_jalr ? $pc + $imm :
                         $is_slt ? (($src1_value[31] == $src2_value[31]) ? $sltu_result : { 31'b0 , $src1_value[31] } ) :
                         $is_slti ? (($src1_value[31] == $imm[31]) ? $sltiu_result : { 31'b0 , $src1_value[31] } ) :
                         $is_sra ? { {32{$src1_value[31]}}, $src1_value } &gt;&gt; $src2_value[4:0] :
                         $is_srai ? { {32{$src1_value[31]}}, $src1_value } &gt;&gt; $imm[4:0] : 
                         32'bx;
         
         </span><span class="tlx_comments">//Register File Write (Rf_wr) //Modification wrt load
         </span><span class="tlx_validity">?$valid
            </span><span class="tlx_logic">$rf_wr_data[31:0] = !$valid ? &gt;&gt;2$ld_data : $result ;
            </span><span class="tlx_comments">//$rf_wr_data[31:0] = $valid ? $result : &gt;&gt;2$ld_data ;
            //$rf_wr_data[31:0] = $result;
            //$rf_wr_data[31:0] = &gt;&gt;2$valid_ld ? &gt;&gt;2$ld_data : $result;
         
         </span><span class="tlx_logic">$rf_wr_en = ( ($rd != 5'b0) &amp;&amp; $rd_valid &amp;&amp; $valid ) || &gt;&gt;2$valid_ld ;
         </span><span class="tlx_validity">?$rf_wr_en
            </span><span class="tlx_logic">$rf_wr_index[4:0] = &gt;&gt;2$valid_ld ? &gt;&gt;2$rd: $rd ;
         
         </span><span class="tlx_comments">//Taken Branch determined
         </span><span class="tlx_logic">$taken_br = $is_beq ? $src1_value == $src2_value :
                     $is_bne ? $src1_value != $src2_value :
                     $is_blt ? ($src1_value &lt; $src2_value) ^ ($src1_value[31] != $src2_value[31]) :
                     $is_bge ? ($src1_value &gt;= $src2_value) ^ ($src1_value[31] != $src2_value[31]) :
                     $is_bltu ? $src1_value &lt; $src2_value :
                     $is_bgeu ? $src1_value &gt;= $src2_value :
                     1'b0;         
         </span><span class="tlx_comments">//New valid.
         //$valid = $reset ? 0 : ( $start ? 1 : !(&gt;&gt;1$valid_taken_br || &gt;&gt;2$valid_taken_br || &gt;&gt;1$valid_ld || &gt;&gt;2$valid_ld));
         </span><span class="tlx_logic">$valid = $reset ? 0 : !(&gt;&gt;1$valid_taken_br || &gt;&gt;2$valid_taken_br || &gt;&gt;1$valid_ld || &gt;&gt;2$valid_ld);
         </span><span class="tlx_comments">//$valid = !(&gt;&gt;1$valid_taken_br || &gt;&gt;2$valid_taken_br || &gt;&gt;1$valid_ld || &gt;&gt;2$valid_ld);
         </span><span class="tlx_logic">$valid_ld = $valid &amp;&amp; $is_load ;
         </span><span class="tlx_comments">//Introducing $valid_taken_br
         </span><span class="tlx_logic">$valid_taken_br = $valid &amp;&amp; $taken_br;
         
         </span><span class="tlx_comments">//Adding Jump branching instructions
         </span><span class="tlx_logic">$is_jump = $is_jal || $is_jalr ;
         $valid_jump = $valid &amp;&amp; $is_jump ; 
         
      </span><span class="tlx_staging">@4 
         </span><span class="tlx_logic">$dmem_wr_en = $is_s_instr &amp;&amp; $valid;
         $dmem_rd_en = $is_load;
         $dmem_addr[3:0] = $result[5:2];
         $dmem_wr_data[31:0] = $src2_value;
      </span><span class="tlx_comments">// Note: Because of the magic we are using for visualisation, if visualisation is enabled below,
      //       be sure to avoid having unassigned signals (which you might be using for random inputs)
      //       other than those specifically expected in the labs. You'll get strange errors for these.
      </span><span class="tlx_staging">@5
         </span><span class="tlx_logic">$ld_data[31:0] = $dmem_rd_data;
   </span><span class="tlx_comments">// Assert these to end simulation (before Makerchip cycle limit).
   //*passed = *cyc_cnt &gt; 107;
   </span><span class="tlx_logic">*passed = </span><span class="tlx_structure">|cpu/xreg[</span><span class="tlx_logic">15</span><span class="tlx_structure">]</span><span class="tlx_logic">&gt;&gt;5$value == (1+2+3+4+5+6+7+8+9);
   *failed = 1'b0;
   
   </span><span class="tlx_comments">// Macro instantiations for:
   //  o instruction memory
   //  o register file
   //  o data memory
   //  o CPU visualization
   </span><span class="tlx_structure">|cpu
      \source /raw.githubusercontent.com/stevehoover/RISCVMYTHWorkshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlvlib/riscvshelllib.tlv 16   </span><span class="tlx_comments">// Instantiated from top.tlv, 243 as: m4+imem(@1)    // Args: (read stage)
         // Instruction Memory containing program defined by m4_asm(...) instantiations.
         </span><span class="tlx_staging">@1
            </span><span class="tlx_structure">\SV_plus
               </span><span class="tlx_comments">// The program in an instruction memory.
               </span><span class="tlx_logic">logic [31:0] instrs [0:10-1];
               assign instrs = '{
                  {7'b0000000, 5'd0, 5'd0, 3'b000, 5'd10, 7'b0110011}, {7'b0000000, 5'd0, 5'd10, 3'b000, 5'd14, 7'b0110011}, {12'b1010, 5'd10, 3'b000, 5'd12, 7'b0010011}, {7'b0000000, 5'd0, 5'd10, 3'b000, 5'd13, 7'b0110011}, {7'b0000000, 5'd14, 5'd13, 3'b000, 5'd14, 7'b0110011}, {12'b1, 5'd13, 3'b000, 5'd13, 7'b0010011}, {1'b1, 6'b111111, 5'd12, 5'd13, 3'b100, 4'b1100, 1'b1, 7'b1100011}, {7'b0000000, 5'd0, 5'd14, 3'b000, 5'd10, 7'b0110011}, {7'b0000000, 5'd10, 5'd0, 3'b010, 5'b00100, 7'b0100011}, {12'b100, 5'd0, 3'b010, 5'd15, 7'b0000011}
               };
            </span><span class="tlx_structure">/imem[</span><span class="tlx_logic">9</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
               </span><span class="tlx_logic">$instr[31:0] = *instrs\[#imem\];
            </span><span class="tlx_validity">?$imem_rd_en
               </span><span class="tlx_logic">$imem_rd_data[31:0] = </span><span class="tlx_structure">/imem[</span><span class="tlx_logic">$imem_rd_addr</span><span class="tlx_structure">]</span><span class="tlx_logic">$instr;
          
      </span><span class="tlx_structure">\end_source    </span><span class="tlx_comments">// Args: (read stage)
      </span><span class="tlx_structure">\source /raw.githubusercontent.com/stevehoover/RISCVMYTHWorkshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlvlib/riscvshelllib.tlv 33   </span><span class="tlx_comments">// Instantiated from top.tlv, 244 as: m4+rf(@2, @3)  // Args: (read stage, write stage) - if equal, no register bypass is required
         // Reg File
         </span><span class="tlx_staging">@3
            </span><span class="tlx_structure">/xreg[</span><span class="tlx_logic">31</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
               </span><span class="tlx_logic">$wr = </span><span class="tlx_structure">|cpu</span><span class="tlx_logic">$rf_wr_en &amp;&amp; (</span><span class="tlx_structure">|cpu</span><span class="tlx_logic">$rf_wr_index != 5'b0) &amp;&amp; (</span><span class="tlx_structure">|cpu</span><span class="tlx_logic">$rf_wr_index == #xreg);
               $value[31:0] = </span><span class="tlx_structure">|cpu</span><span class="tlx_logic">$reset ?   #xreg           :
                              $wr        ?   </span><span class="tlx_structure">|cpu</span><span class="tlx_logic">$rf_wr_data :
                                             $RETAIN;
         </span><span class="tlx_staging">@2
            </span><span class="tlx_validity">?$rf_rd_en1
               </span><span class="tlx_logic">$rf_rd_data1[31:0] = </span><span class="tlx_structure">/xreg[</span><span class="tlx_logic">$rf_rd_index1</span><span class="tlx_structure">]</span><span class="tlx_logic">&gt;&gt;2$value;
            </span><span class="tlx_validity">?$rf_rd_en2
               </span><span class="tlx_logic">$rf_rd_data2[31:0] = </span><span class="tlx_structure">/xreg[</span><span class="tlx_logic">$rf_rd_index2</span><span class="tlx_structure">]</span><span class="tlx_logic">&gt;&gt;2$value;
            `BOGUS_USE($rf_rd_data1 $rf_rd_data2) 
      </span><span class="tlx_structure">\end_source  </span><span class="tlx_comments">// Args: (read stage, write stage) - if equal, no register bypass is required
      </span><span class="tlx_structure">\source /raw.githubusercontent.com/stevehoover/RISCVMYTHWorkshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlvlib/riscvshelllib.tlv 50   </span><span class="tlx_comments">// Instantiated from top.tlv, 245 as: m4+dmem(@4)    // Args: (read/write stage)
         // Data Memory
         </span><span class="tlx_staging">@4
            </span><span class="tlx_structure">/dmem[</span><span class="tlx_logic">15</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
               </span><span class="tlx_logic">$wr = </span><span class="tlx_structure">|cpu</span><span class="tlx_logic">$dmem_wr_en &amp;&amp; (</span><span class="tlx_structure">|cpu</span><span class="tlx_logic">$dmem_addr == #dmem);
               $value[31:0] = </span><span class="tlx_structure">|cpu</span><span class="tlx_logic">$reset ?   #dmem :
                              $wr        ?   </span><span class="tlx_structure">|cpu</span><span class="tlx_logic">$dmem_wr_data :
                                             $RETAIN;
                                        
            </span><span class="tlx_validity">?$dmem_rd_en
               </span><span class="tlx_logic">$dmem_rd_data[31:0] = </span><span class="tlx_structure">/dmem[</span><span class="tlx_logic">$dmem_addr</span><span class="tlx_structure">]</span><span class="tlx_logic">&gt;&gt;1$value;
            `BOGUS_USE($dmem_rd_data)
      </span><span class="tlx_structure">\end_source    </span><span class="tlx_comments">// Args: (read/write stage)

   //m4+cpu_viz(@4)    // For visualisation, argument should be at least equal to the last stage of CPU logic
                       // @4 would work for all labs
</span><span class="tlx_structure">\SV
   </span><span class="tlx_untouched">endmodule
</span>
</pre>
        </div>
        <div id="trans_div" class="cell code right bottom">
<h2>top.sv</h2>

<pre>
<span class="tlx_structure">`line 2 &quot;top.tlv&quot; 0 </span><span class="tlx_comments">//_\TLV_version 1d: tl-x.org, generated by SandPiper(TM) 1.9-2018/02/11-beta
</span><span class="tlx_structure">`include &quot;sp_default.vh&quot; </span><span class="tlx_comments">//_\SV
 
   // Included URL: &quot;https://raw.githubusercontent.com/stevehoover/RISC-V_MYTH_Workshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlv_lib/risc-v_shell_lib.tlv&quot;// Included URL: &quot;https://raw.githubusercontent.com/stevehoover/warp-v_includes/2d6d36baa4d2bc62321f982f78c8fe1456641a43/risc-v_defs.tlv&quot;

//_\SV
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)
</span><span class="tlx_structure">`include &quot;top_gen.sv&quot; </span><span class="tlx_comments">//_\TLV

   // /====================\
   // | Sum 1 to 9 Program |
   // \====================/
   //
   // Program for MYTH Workshop to test RV32I
   // Add 1,2,3,...,9 (in that order).
   //
   // Regs:
   //  r10 (a0): In: 0, Out: final sum
   //  r12 (a2): 10
   //  r13 (a3): 1..10
   //  r14 (a4): Sum
   // 
   // External to function:
   // Inst #0: ADD,r10,r0,r0             // Initialize r10 (a0) to 0.
   // Function:
   // Inst #1: ADD,r14,r10,r0            // Initialize sum register a4 with 0x0
   // Inst #2: ADDI,r12,r10,1010         // Store count of 10 in register a2.
   // Inst #3: ADD,r13,r10,r0            // Initialize intermediate sum register a3 with 0
   // Loop:
   // Inst #4: ADD,r14,r13,r14           // Incremental addition
   // Inst #5: ADDI,r13,r13,1            // Increment intermediate register by 1
   // Inst #6: BLT,r13,r12,1111111111000 // If a3 is less than a2, branch to label named &lt;loop&gt;
   // Inst #7: ADD,r10,r14,r0            // Store final result to register a0 so that it can be read by main program
   // Inst #8: SW,r0,r10,100
   // Inst #9: LW,r15,r0,100
   // Optional:
   // m4_asm(JAL, r7, 00000000000000000000) // Done. Jump to itself (infinite loop). (Up to 20-bit signed immediate plus implicit 0 bit (unlike JALR) provides byte address; last immediate bit should also be 0)
   
   //_|cpu
      //_@0
         </span><span class="tlx_logic">assign CPU_reset_a0 = reset;
         </span><span class="tlx_comments">//$pc[31:0] = &gt;&gt;1$reset ? 32'd0 : &gt;&gt;1$taken_br ? &gt;&gt;1$br_tgt_pc  : &gt;&gt;1$inc_pc;
         </span><span class="tlx_logic">assign CPU_pc_a0[31:0] = CPU_reset_a1 ? 32'd0 :
                     CPU_valid_taken_br_a3 ? CPU_br_tgt_pc_a3  :
                     CPU_valid_ld_a3 ? CPU_inc_pc_a3 :
                     CPU_valid_jump_a3 &amp;&amp; CPU_is_jal_a3 ? CPU_br_tgt_pc_a3:
                     CPU_valid_jump_a3 &amp;&amp; CPU_is_jalr_a3 ? CPU_jalr_tgt_pc_a3 : 
                     CPU_inc_pc_a1;
         </span><span class="tlx_comments">//Start and Valid signals
         //$start = &gt;&gt;1$reset &amp;&amp; !($reset);
         //$valid = $reset ? 0 : ( $start ? 1 : &gt;&gt;3$valid );         
      //_@1
         </span><span class="tlx_logic">assign CPU_inc_pc_a1[31:0] = CPU_pc_a1[31:0] + 32'd4;
         </span><span class="tlx_comments">//`BOGUS_USE($is_beq $is_bne $is_blt $is_bge $is_bltu $is_bgeu $is_addi $is_add)
         </span><span class="tlx_logic">assign CPU_imem_rd_addr_a1[4-1:0] = CPU_pc_a1[4+1:2];
         assign CPU_imem_rd_en_a1 = !CPU_reset_a1;
         assign CPU_instr_a1[31:0] = CPU_imem_rd_data_a1[31:0];
         </span><span class="tlx_comments">//Intruction Type Decode Logic for Immediate Instruction types
         </span><span class="tlx_logic">assign CPU_is_i_instr_a1 = CPU_instr_a1[6:2] ==? 5'b0000x || CPU_instr_a1[6:2] ==? 5'b001x0 || CPU_instr_a1[6:2] ==? 5'b11001 || CPU_instr_a1[6:2] ==? 5'b11100; 
         assign CPU_is_u_instr_a1 = CPU_instr_a1[6:2] ==? 5'b0x101;
         assign CPU_is_s_instr_a1 = CPU_instr_a1[6:2] ==? 5'b0100x;
         assign CPU_is_r_instr_a1 = CPU_instr_a1[6:2] ==? 5'b01011 || CPU_instr_a1[6:2] ==? 5'b011x0 || CPU_instr_a1[6:2] ==? 5'b10100;
         assign CPU_is_b_instr_a1 = CPU_instr_a1[6:2] ==? 5'b11000;
         assign CPU_is_j_instr_a1 = CPU_instr_a1[6:2] ==? 5'b11011;
         </span><span class="tlx_comments">//Extraction of immediate instruction field
         </span><span class="tlx_logic">assign CPU_imm_a1[31:0] = CPU_is_i_instr_a1 ? { {21{CPU_instr_a1[31]}}, CPU_instr_a1[30:20] } :
                      CPU_is_s_instr_a1 ? { {21{CPU_instr_a1[31]}}, CPU_instr_a1[30:25], CPU_instr_a1[11:7] } :
                      CPU_is_b_instr_a1 ? { {20{CPU_instr_a1[31]}}, CPU_instr_a1[7], CPU_instr_a1[30:25], CPU_instr_a1[11:8], 1'b0 } :
                      CPU_is_u_instr_a1 ? { CPU_instr_a1[31:12], 12'b0 } :
                      CPU_is_j_instr_a1 ? { {12{CPU_instr_a1[31]}}, CPU_instr_a1[19:12], CPU_instr_a1[20], CPU_instr_a1[30:21], 1'b0 } :
                      32'b0;
         </span><span class="tlx_comments">//Extraction of other instruction field
         </span><span class="tlx_logic">assign CPU_rs2_valid_a1 = CPU_is_r_instr_a1 || CPU_is_s_instr_a1 || CPU_is_b_instr_a1;
         </span><span class="tlx_comments">//_?$rs2_valid
            </span><span class="tlx_logic">assign CPU_rs2_a1[4:0] = CPU_instr_a1[24:20];
         
         assign CPU_rs1_valid_a1 = CPU_is_i_instr_a1 || CPU_is_r_instr_a1 || CPU_is_s_instr_a1 || CPU_is_b_instr_a1;
         </span><span class="tlx_comments">//_?$rs1_valid
            </span><span class="tlx_logic">assign CPU_rs1_a1[4:0] = CPU_instr_a1[19:15];
         
         assign CPU_funct3_valid_a1 = CPU_is_i_instr_a1 || CPU_is_r_instr_a1 || CPU_is_s_instr_a1 || CPU_is_b_instr_a1;
         </span><span class="tlx_comments">//_?$funct3_valid
            </span><span class="tlx_logic">assign CPU_funct3_a1[2:0] = CPU_instr_a1[14:12];
         
         assign CPU_funct7_valid_a1 = CPU_is_r_instr_a1;
         </span><span class="tlx_comments">//_?$funct7_valid
            </span><span class="tlx_logic">assign CPU_funct7_a1[6:0] = CPU_instr_a1[31:25];
         
         </span><span class="tlx_comments">//Instruction Decode
         </span><span class="tlx_logic">assign CPU_opcode_a1[6:0] = CPU_instr_a1[6:0];
      </span><span class="tlx_comments">//_@2
         </span><span class="tlx_logic">assign CPU_dec_bits_a2[10:0] = { CPU_funct7_a2[5] , CPU_funct3_a2 , CPU_opcode_a2 };
         assign CPU_is_beq_a2 = CPU_dec_bits_a2 ==? 11'bx_000_1100011;
         assign CPU_is_bne_a2 = CPU_dec_bits_a2 ==? 11'bx_001_1100011;
         assign CPU_is_blt_a2 = CPU_dec_bits_a2 ==? 11'bx_100_1100011;
         assign CPU_is_bge_a2 = CPU_dec_bits_a2 ==? 11'bx_101_1100011;
         
         assign CPU_is_bltu_a2 = CPU_dec_bits_a2 ==? 11'bx_110_1100011;
         assign CPU_is_bgeu_a2 = CPU_dec_bits_a2 ==? 11'bx_111_1100011;
         assign CPU_is_addi_a2 = CPU_dec_bits_a2 ==? 11'bx_000_0010011;
         
         assign CPU_is_add_a2 = CPU_dec_bits_a2 ==? 11'b0_000_0110011;
         
         </span><span class="tlx_comments">//Remaining instructions
         </span><span class="tlx_logic">assign CPU_is_sub_a2 = CPU_dec_bits_a2 ==? 11'b1_000_0110011;
         assign CPU_is_sll_a2 = CPU_dec_bits_a2 ==? 11'b0_001_0110011;
         assign CPU_is_slt_a2 = CPU_dec_bits_a2 ==? 11'b0_010_0110011;
         assign CPU_is_sltu_a2 = CPU_dec_bits_a2 ==? 11'b0_011_0110011;
         
         assign CPU_is_xor_a2 = CPU_dec_bits_a2 ==? 11'b0_100_0110011;
         assign CPU_is_srl_a2 = CPU_dec_bits_a2 ==? 11'b0_101_0110011;
         assign CPU_is_sra_a2 = CPU_dec_bits_a2 ==? 11'b1_101_0110011;
         
         assign CPU_is_or_a2 = CPU_dec_bits_a2 ==? 11'b0_110_0110011;
         assign CPU_is_and_a2 = CPU_dec_bits_a2 ==? 11'b0_111_0110011;
         
         assign CPU_is_load_a2 = CPU_opcode_a2 ==  7'b0000011;
         assign CPU_is_lui_a2 = CPU_opcode_a2 ==  7'b0110111;
         assign CPU_is_auipc_a2 = CPU_opcode_a2 ==  7'b0010111;
         
         assign CPU_is_jal_a2 = CPU_opcode_a2 ==  7'b1101111;
         assign CPU_is_jalr_a2 = CPU_dec_bits_a2 ==? 11'bx_000_1100111;
         
         assign CPU_is_sb_a2 = CPU_dec_bits_a2 ==? 11'bx_000_0100011;
         assign CPU_is_sh_a2 = CPU_dec_bits_a2 ==? 11'bx_001_0100011;
         assign CPU_is_sw_a2 = CPU_dec_bits_a2 ==? 11'bx_010_0100011;
         
         assign CPU_is_slti_a2 = CPU_dec_bits_a2 ==? 11'bx_010_0010011;
         assign CPU_is_sltiu_a2 = CPU_dec_bits_a2 ==? 11'bx_011_0010011;
         
         assign CPU_is_xori_a2 = CPU_dec_bits_a2 ==? 11'bx_100_0010011;
         assign CPU_is_ori_a2 = CPU_dec_bits_a2 ==? 11'bx_110_0010011;
         assign CPU_is_andi_a2 = CPU_dec_bits_a2 ==? 11'bx_111_0010011;
         
         assign CPU_is_slli_a2 = CPU_dec_bits_a2 ==? 11'b0_001_0010011;
         assign CPU_is_srli_a2 = CPU_dec_bits_a2 ==? 11'b0_101_0010011;
         assign CPU_is_srai_a2 = CPU_dec_bits_a2 ==? 11'b1_101_0010011;
               
         </span><span class="tlx_comments">//Assigning source register values to Regiter file Read (Rf_rd)
         </span><span class="tlx_logic">assign CPU_rd_valid_a2 = CPU_is_i_instr_a2 || CPU_is_r_instr_a2 || CPU_is_u_instr_a2 || CPU_is_j_instr_a2;
         </span><span class="tlx_comments">//_?$rd_valid
            </span><span class="tlx_logic">assign CPU_rd_a2[4:0] = CPU_instr_a2[11:7];
            
         assign CPU_rf_rd_en1_a2 = CPU_rs1_valid_a2;
         </span><span class="tlx_comments">//_?$rf_rd_en1
            </span><span class="tlx_logic">assign CPU_rf_rd_index1_a2[4:0] = CPU_rs1_a2;
            
         assign CPU_rf_rd_en2_a2 = CPU_rs2_valid_a2;
         </span><span class="tlx_comments">//_?$rf_rd_en2
            </span><span class="tlx_logic">assign CPU_rf_rd_index2_a2[4:0] = CPU_rs2_a2;
         </span><span class="tlx_comments">//[UPDATE: RF BYPASSED]Assigning inputs of ALU with Rf_rd Outputs &lt;&lt;Note:rd means read&gt;&gt;
         </span><span class="tlx_logic">assign CPU_src1_value_a2[31:0] = ((CPU_rf_wr_index_a3 == CPU_rf_rd_index1_a2) &amp;&amp; CPU_rf_wr_en_a3) ? CPU_result_a3 : CPU_rf_rd_data1_a2;
         assign CPU_src2_value_a2[31:0] = ((CPU_rf_wr_index_a3 == CPU_rf_rd_index2_a2) &amp;&amp; CPU_rf_wr_en_a3) ? CPU_result_a3 : CPU_rf_rd_data2_a2;
         
         </span><span class="tlx_comments">//Compute $br_tgt_pc (PC + imm)
         </span><span class="tlx_logic">assign CPU_br_tgt_pc_a2[31:0] = CPU_pc_a2 + CPU_imm_a2 ;
         </span><span class="tlx_comments">// added $jalr_target_pc
         </span><span class="tlx_logic">assign CPU_jalr_tgt_pc_a2[31:0] = CPU_src1_value_a2 + CPU_imm_a2;
      </span><span class="tlx_comments">//_@3   
         //Intermediate signals
         </span><span class="tlx_logic">assign CPU_sltu_result_a3 = CPU_src1_value_a3 + CPU_src2_value_a3;
         assign CPU_sltiu_result_a3 = CPU_src1_value_a3 &lt; CPU_imm_a3;
         </span><span class="tlx_comments">//Assign the ALU $results
         </span><span class="tlx_logic">assign CPU_result_a3[31:0] = CPU_is_addi_a3 ? CPU_src1_value_a3 + CPU_imm_a3 :
                         CPU_is_add_a3 ? CPU_src1_value_a3 + CPU_src2_value_a3 :
                         CPU_is_load_a3 ? CPU_src1_value_a3 + CPU_imm_a3 :
                         CPU_is_s_instr_a3 ? CPU_src1_value_a3 + CPU_imm_a3 :
                         CPU_is_andi_a3 ? CPU_src1_value_a3 &amp;&amp; CPU_imm_a3 :
                         CPU_is_ori_a3 ? CPU_src1_value_a3 || CPU_imm_a3 :
                         CPU_is_xori_a3 ? CPU_src1_value_a3 ^ CPU_imm_a3 :
                         CPU_is_slli_a3 ? CPU_src1_value_a3 &lt;&lt; CPU_imm_a3[5:0] :
                         CPU_is_srli_a3 ? CPU_src1_value_a3 &gt;&gt; CPU_imm_a3[5:0] :
                         CPU_is_and_a3 ? CPU_src1_value_a3 &amp;&amp; CPU_src2_value_a3 :
                         CPU_is_or_a3 ? CPU_src1_value_a3 || CPU_src2_value_a3 :
                         CPU_is_xor_a3 ? CPU_src1_value_a3 ^ CPU_src2_value_a3 :
                         CPU_is_sub_a3 ? CPU_src1_value_a3 - CPU_src2_value_a3 :
                         CPU_is_sll_a3 ? CPU_src1_value_a3 &lt;&lt; CPU_src2_value_a3[4:0] :
                         CPU_is_srl_a3 ? CPU_src1_value_a3 &gt;&gt; CPU_src2_value_a3[4:0] :
                         CPU_is_sltu_a3 ? CPU_src1_value_a3 &lt; CPU_src2_value_a3 :
                         CPU_is_sltiu_a3 ? CPU_src1_value_a3 &lt; CPU_imm_a3 :
                         CPU_is_lui_a3 ? { CPU_imm_a3[31:12],12'b0 } :
                         CPU_is_auipc_a3 ? CPU_pc_a3 + CPU_imm_a3 :
                         CPU_is_jal_a3 ? CPU_pc_a3 + CPU_imm_a3 :
                         CPU_is_jalr_a3 ? CPU_pc_a3 + CPU_imm_a3 :
                         CPU_is_slt_a3 ? ((CPU_src1_value_a3[31] == CPU_src2_value_a3[31]) ? CPU_sltu_result_a3 : { 31'b0 , CPU_src1_value_a3[31] } ) :
                         CPU_is_slti_a3 ? ((CPU_src1_value_a3[31] == CPU_imm_a3[31]) ? CPU_sltiu_result_a3 : { 31'b0 , CPU_src1_value_a3[31] } ) :
                         CPU_is_sra_a3 ? { {32{CPU_src1_value_a3[31]}}, CPU_src1_value_a3 } &gt;&gt; CPU_src2_value_a3[4:0] :
                         CPU_is_srai_a3 ? { {32{CPU_src1_value_a3[31]}}, CPU_src1_value_a3 } &gt;&gt; CPU_imm_a3[4:0] : 
                         32'bx;
         
         </span><span class="tlx_comments">//Register File Write (Rf_wr) //Modification wrt load
         //_?$valid
            </span><span class="tlx_logic">assign CPU_rf_wr_data_a3[31:0] = !CPU_valid_a3 ? CPU_ld_data_a5 : CPU_result_a3 ;
            </span><span class="tlx_comments">//$rf_wr_data[31:0] = $valid ? $result : &gt;&gt;2$ld_data ;
            //$rf_wr_data[31:0] = $result;
            //$rf_wr_data[31:0] = &gt;&gt;2$valid_ld ? &gt;&gt;2$ld_data : $result;
         
         </span><span class="tlx_logic">assign CPU_rf_wr_en_a3 = ( (CPU_rd_a3 != 5'b0) &amp;&amp; CPU_rd_valid_a3 &amp;&amp; CPU_valid_a3 ) || CPU_valid_ld_a5 ;
         </span><span class="tlx_comments">//_?$rf_wr_en
            </span><span class="tlx_logic">assign CPU_rf_wr_index_a3[4:0] = CPU_valid_ld_a5 ? CPU_rd_a5: CPU_rd_a3 ;
         
         </span><span class="tlx_comments">//Taken Branch determined
         </span><span class="tlx_logic">assign CPU_taken_br_a3 = CPU_is_beq_a3 ? CPU_src1_value_a3 == CPU_src2_value_a3 :
                     CPU_is_bne_a3 ? CPU_src1_value_a3 != CPU_src2_value_a3 :
                     CPU_is_blt_a3 ? (CPU_src1_value_a3 &lt; CPU_src2_value_a3) ^ (CPU_src1_value_a3[31] != CPU_src2_value_a3[31]) :
                     CPU_is_bge_a3 ? (CPU_src1_value_a3 &gt;= CPU_src2_value_a3) ^ (CPU_src1_value_a3[31] != CPU_src2_value_a3[31]) :
                     CPU_is_bltu_a3 ? CPU_src1_value_a3 &lt; CPU_src2_value_a3 :
                     CPU_is_bgeu_a3 ? CPU_src1_value_a3 &gt;= CPU_src2_value_a3 :
                     1'b0;         
         </span><span class="tlx_comments">//New valid.
         //$valid = $reset ? 0 : ( $start ? 1 : !(&gt;&gt;1$valid_taken_br || &gt;&gt;2$valid_taken_br || &gt;&gt;1$valid_ld || &gt;&gt;2$valid_ld));
         </span><span class="tlx_logic">assign CPU_valid_a3 = CPU_reset_a3 ? 0 : !(CPU_valid_taken_br_a4 || CPU_valid_taken_br_a5 || CPU_valid_ld_a4 || CPU_valid_ld_a5);
         </span><span class="tlx_comments">//$valid = !(&gt;&gt;1$valid_taken_br || &gt;&gt;2$valid_taken_br || &gt;&gt;1$valid_ld || &gt;&gt;2$valid_ld);
         </span><span class="tlx_logic">assign CPU_valid_ld_a3 = CPU_valid_a3 &amp;&amp; CPU_is_load_a3 ;
         </span><span class="tlx_comments">//Introducing $valid_taken_br
         </span><span class="tlx_logic">assign CPU_valid_taken_br_a3 = CPU_valid_a3 &amp;&amp; CPU_taken_br_a3;
         
         </span><span class="tlx_comments">//Adding Jump branching instructions
         </span><span class="tlx_logic">assign CPU_is_jump_a3 = CPU_is_jal_a3 || CPU_is_jalr_a3 ;
         assign CPU_valid_jump_a3 = CPU_valid_a3 &amp;&amp; CPU_is_jump_a3 ; 
         
      </span><span class="tlx_comments">//_@4 
         </span><span class="tlx_logic">assign CPU_dmem_wr_en_a4 = CPU_is_s_instr_a4 &amp;&amp; CPU_valid_a4;
         assign CPU_dmem_rd_en_a4 = CPU_is_load_a4;
         assign CPU_dmem_addr_a4[3:0] = CPU_result_a4[5:2];
         assign CPU_dmem_wr_data_a4[31:0] = CPU_src2_value_a4;
      </span><span class="tlx_comments">// Note: Because of the magic we are using for visualisation, if visualisation is enabled below,
      //       be sure to avoid having unassigned signals (which you might be using for random inputs)
      //       other than those specifically expected in the labs. You'll get strange errors for these.
      //_@5
         </span><span class="tlx_logic">assign CPU_ld_data_a5[31:0] = CPU_dmem_rd_data_a5;
   </span><span class="tlx_comments">// Assert these to end simulation (before Makerchip cycle limit).
   //*passed = *cyc_cnt &gt; 107;
   </span><span class="tlx_logic">assign passed = CPU_Xreg_value_a5[15] == (1+2+3+4+5+6+7+8+9);
   assign failed = 1'b0;
   
   </span><span class="tlx_comments">// Macro instantiations for:
   //  o instruction memory
   //  o register file
   //  o data memory
   //  o CPU visualization
   //_|cpu
      </span><span class="tlx_structure">`line 17 &quot;/raw.githubusercontent.com/stevehoover/RISCVMYTHWorkshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlvlib/riscvshelllib.tlv&quot; 1   </span><span class="tlx_comments">// Instantiated from top.tlv, 243 as: m4+imem(@1)    // Args: (read stage)
         // Instruction Memory containing program defined by m4_asm(...) instantiations.
         //_@1
            /*SV_plus*/
               // The program in an instruction memory.
               </span><span class="tlx_logic">logic [31:0] instrs [0:10-1];
               assign instrs = '{
                  {7'b0000000, 5'd0, 5'd0, 3'b000, 5'd10, 7'b0110011}, {7'b0000000, 5'd0, 5'd10, 3'b000, 5'd14, 7'b0110011}, {12'b1010, 5'd10, 3'b000, 5'd12, 7'b0010011}, {7'b0000000, 5'd0, 5'd10, 3'b000, 5'd13, 7'b0110011}, {7'b0000000, 5'd14, 5'd13, 3'b000, 5'd14, 7'b0110011}, {12'b1, 5'd13, 3'b000, 5'd13, 7'b0010011}, {1'b1, 6'b111111, 5'd12, 5'd13, 3'b100, 4'b1100, 1'b1, 7'b1100011}, {7'b0000000, 5'd0, 5'd14, 3'b000, 5'd10, 7'b0110011}, {7'b0000000, 5'd10, 5'd0, 3'b010, 5'b00100, 7'b0100011}, {12'b100, 5'd0, 3'b010, 5'd15, 7'b0000011}
               };
            </span><span class="tlx_structure">for (imem = 0; imem &lt;= 9; imem++) begin : L1_CPU_Imem </span><span class="tlx_comments">//_/imem
               </span><span class="tlx_logic">assign CPU_Imem_instr_a1[imem][31:0] = instrs[imem]; </span><span class="tlx_structure">end
            </span><span class="tlx_comments">//_?$imem_rd_en
               </span><span class="tlx_logic">assign CPU_imem_rd_data_a1[31:0] = CPU_Imem_instr_a1[CPU_imem_rd_addr_a1];
          
      </span><span class="tlx_comments">//_\end_source    // Args: (read stage)
      </span><span class="tlx_structure">`line 244 &quot;top.tlv&quot; 2
      `line 34 &quot;/raw.githubusercontent.com/stevehoover/RISCVMYTHWorkshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlvlib/riscvshelllib.tlv&quot; 1   </span><span class="tlx_comments">// Instantiated from top.tlv, 244 as: m4+rf(@2, @3)  // Args: (read stage, write stage) - if equal, no register bypass is required
         // Reg File
         //_@3
            </span><span class="tlx_structure">for (xreg = 0; xreg &lt;= 31; xreg++) begin : L1_CPU_Xreg </span><span class="tlx_declarations">logic L1_wr_a3; </span><span class="tlx_comments">//_/xreg
               </span><span class="tlx_logic">assign L1_wr_a3 = CPU_rf_wr_en_a3 &amp;&amp; (CPU_rf_wr_index_a3 != 5'b0) &amp;&amp; (CPU_rf_wr_index_a3 == xreg);
               assign CPU_Xreg_value_a3[xreg][31:0] = CPU_reset_a3 ?   xreg           :
                              L1_wr_a3        ?   CPU_rf_wr_data_a3 :
                                             CPU_Xreg_value_a4[xreg][31:0]; </span><span class="tlx_structure">end
         </span><span class="tlx_comments">//_@2
            //_?$rf_rd_en1
               </span><span class="tlx_logic">assign CPU_rf_rd_data1_a2[31:0] = CPU_Xreg_value_a4[CPU_rf_rd_index1_a2];
            </span><span class="tlx_comments">//_?$rf_rd_en2
               </span><span class="tlx_logic">assign CPU_rf_rd_data2_a2[31:0] = CPU_Xreg_value_a4[CPU_rf_rd_index2_a2];
            `BOGUS_USE(CPU_rf_rd_data1_a2 CPU_rf_rd_data2_a2) 
      </span><span class="tlx_comments">//_\end_source  // Args: (read stage, write stage) - if equal, no register bypass is required
      </span><span class="tlx_structure">`line 245 &quot;top.tlv&quot; 2
      `line 51 &quot;/raw.githubusercontent.com/stevehoover/RISCVMYTHWorkshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlvlib/riscvshelllib.tlv&quot; 1   </span><span class="tlx_comments">// Instantiated from top.tlv, 245 as: m4+dmem(@4)    // Args: (read/write stage)
         // Data Memory
         //_@4
            </span><span class="tlx_structure">for (dmem = 0; dmem &lt;= 15; dmem++) begin : L1_CPU_Dmem </span><span class="tlx_declarations">logic L1_wr_a4; </span><span class="tlx_comments">//_/dmem
               </span><span class="tlx_logic">assign L1_wr_a4 = CPU_dmem_wr_en_a4 &amp;&amp; (CPU_dmem_addr_a4 == dmem);
               assign CPU_Dmem_value_a4[dmem][31:0] = CPU_reset_a4 ?   dmem :
                              L1_wr_a4        ?   CPU_dmem_wr_data_a4 :
                                             CPU_Dmem_value_a5[dmem][31:0]; </span><span class="tlx_structure">end
                                        
            </span><span class="tlx_comments">//_?$dmem_rd_en
               </span><span class="tlx_logic">assign CPU_dmem_rd_data_a4[31:0] = CPU_Dmem_value_a5[CPU_dmem_addr_a4];
            `BOGUS_USE(CPU_dmem_rd_data_a4)
      </span><span class="tlx_structure">endgenerate </span><span class="tlx_comments">//_\end_source    // Args: (read/write stage)
      </span><span class="tlx_structure">`line 246 &quot;top.tlv&quot; 2

   </span><span class="tlx_comments">//m4+cpu_viz(@4)    // For visualisation, argument should be at least equal to the last stage of CPU logic
                       // @4 would work for all labs
//_\SV
   </span><span class="tlx_untouched">endmodule
</span>
</pre>
        </div>
    </div>
    <canvas id="overlay" width="280" height="200">
    </canvas>
    <svg id="sp_svg" x="429" y="430" width="112" height="40">
      <rect id="sp_rect" x="2" y="2" width="108" height="36" rx="10" ry="10" />
      <text id="sp_text" x="7" y="25" textLength="98">SandPiper</text>
    </svg>

</body>
</html>
