<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p106" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_106{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_106{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_106{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_106{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_106{left:69px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t6_106{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_106{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_106{left:69px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_106{left:69px;bottom:996px;letter-spacing:-0.2px;}
#ta_106{left:69px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tb_106{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_106{left:69px;bottom:896px;letter-spacing:0.12px;}
#td_106{left:151px;bottom:896px;letter-spacing:0.15px;word-spacing:0.01px;}
#te_106{left:69px;bottom:872px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tf_106{left:69px;bottom:855px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tg_106{left:616px;bottom:862px;}
#th_106{left:630px;bottom:855px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#ti_106{left:69px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tj_106{left:69px;bottom:822px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tk_106{left:69px;bottom:772px;letter-spacing:-0.09px;}
#tl_106{left:154px;bottom:772px;letter-spacing:-0.09px;word-spacing:0.02px;}
#tm_106{left:69px;bottom:748px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#tn_106{left:69px;bottom:731px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#to_106{left:69px;bottom:714px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tp_106{left:69px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_106{left:69px;bottom:673px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tr_106{left:69px;bottom:656px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_106{left:69px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_106{left:69px;bottom:615px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tu_106{left:503px;bottom:615px;}
#tv_106{left:517px;bottom:615px;letter-spacing:-0.19px;}
#tw_106{left:539px;bottom:615px;}
#tx_106{left:552px;bottom:615px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#ty_106{left:69px;bottom:598px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_106{left:69px;bottom:581px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t10_106{left:69px;bottom:555px;}
#t11_106{left:95px;bottom:558px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t12_106{left:69px;bottom:532px;}
#t13_106{left:95px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_106{left:69px;bottom:509px;}
#t15_106{left:95px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t16_106{left:69px;bottom:486px;}
#t17_106{left:95px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t18_106{left:69px;bottom:440px;letter-spacing:-0.09px;}
#t19_106{left:154px;bottom:440px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t1a_106{left:69px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_106{left:69px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1c_106{left:69px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_106{left:69px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_106{left:69px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_106{left:69px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_106{left:69px;bottom:307px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#t1h_106{left:69px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1i_106{left:69px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_106{left:69px;bottom:257px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_106{left:69px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1l_106{left:69px;bottom:215px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1m_106{left:69px;bottom:189px;}
#t1n_106{left:95px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1o_106{left:69px;bottom:166px;}
#t1p_106{left:95px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1q_106{left:69px;bottom:143px;}
#t1r_106{left:95px;bottom:147px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1s_106{left:69px;bottom:120px;}
#t1t_106{left:95px;bottom:124px;letter-spacing:-0.15px;word-spacing:-0.43px;}

.s1_106{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_106{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_106{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_106{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_106{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_106{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_106{font-size:14px;font-family:Symbol_144;color:#000;}
.s8_106{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts106" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Symbol_144;
	src: url("fonts/Symbol_144.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg106Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg106" style="-webkit-user-select: none;"><object width="935" height="1210" data="106/106.svg" type="image/svg+xml" id="pdf106" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_106" class="t s1_106">4-20 </span><span id="t2_106" class="t s1_106">Vol. 1 </span>
<span id="t3_106" class="t s2_106">DATA TYPES </span>
<span id="t4_106" class="t s3_106">companion bits in the MXCSR register control exception reporting and masking for SIMD floating-point computa- </span>
<span id="t5_106" class="t s3_106">tions performed with the Intel SSE/SSE2/SSE3/SSE4.1/AVX instructions. </span>
<span id="t6_106" class="t s3_106">Note that when exceptions are masked, the processor may detect multiple exceptions in a single instruction, </span>
<span id="t7_106" class="t s3_106">because it continues executing the instruction after performing its masked response. For example, the processor </span>
<span id="t8_106" class="t s3_106">can detect a denormalized operand, perform its masked response to this exception, and then detect numeric </span>
<span id="t9_106" class="t s3_106">underflow. </span>
<span id="ta_106" class="t s3_106">See Section 4.9.2, “Floating-Point Exception Priority,” for a description of the rules for exception precedence when </span>
<span id="tb_106" class="t s3_106">more than one floating-point exception condition is detected for an instruction. </span>
<span id="tc_106" class="t s4_106">4.9.1 </span><span id="td_106" class="t s4_106">Floating-Point Exception Conditions </span>
<span id="te_106" class="t s3_106">The following sections describe the various conditions that cause a floating-point exception to be generated and the </span>
<span id="tf_106" class="t s3_106">masked response of the processor when these conditions are detected. The Intel </span>
<span id="tg_106" class="t s5_106">® </span>
<span id="th_106" class="t s3_106">64 and IA-32 Architectures Soft- </span>
<span id="ti_106" class="t s3_106">ware Developer’s Manual, Volumes 3A, 3B, 3C, &amp; 3D, lists the floating-point exceptions that can be signaled for </span>
<span id="tj_106" class="t s3_106">each floating-point instruction. </span>
<span id="tk_106" class="t s6_106">4.9.1.1 </span><span id="tl_106" class="t s6_106">Invalid Operation Exception (#I) </span>
<span id="tm_106" class="t s3_106">The processor reports an invalid operation exception in response to one or more invalid arithmetic operands. If the </span>
<span id="tn_106" class="t s3_106">invalid operation exception is masked, the processor sets the IE flag and returns an indefinite value or a QNaN. This </span>
<span id="to_106" class="t s3_106">value overwrites the destination register specified by the instruction. If the invalid operation exception is not </span>
<span id="tp_106" class="t s3_106">masked, the IE flag is set, a software exception handler is invoked, and the operands remain unaltered. </span>
<span id="tq_106" class="t s3_106">See Section 4.8.3.6, “Using SNaNs and QNaNs in Applications,” for information about the result returned when an </span>
<span id="tr_106" class="t s3_106">exception is caused by an SNaN. </span>
<span id="ts_106" class="t s3_106">The processor can detect a variety of invalid arithmetic operations that can be coded in a program. These opera- </span>
<span id="tt_106" class="t s3_106">tions generally indicate a programming error, such as dividing </span><span id="tu_106" class="t s7_106">∞ </span><span id="tv_106" class="t s3_106">by </span><span id="tw_106" class="t s7_106">∞ </span><span id="tx_106" class="t s3_106">. See the following sections for information </span>
<span id="ty_106" class="t s3_106">regarding the invalid-operation exception when detected while executing x87 FPU or Intel </span>
<span id="tz_106" class="t s3_106">SSE/SSE2/SSE3/SSE4.1/AVX instructions: </span>
<span id="t10_106" class="t s8_106">• </span><span id="t11_106" class="t s3_106">x87 FPU; Section 8.5.1, “Invalid Operation Exception.” </span>
<span id="t12_106" class="t s8_106">• </span><span id="t13_106" class="t s3_106">SIMD floating-point exceptions; Section 11.5.2.1, “Invalid Operation Exception (#I).” </span>
<span id="t14_106" class="t s8_106">• </span><span id="t15_106" class="t s3_106">Section 12.8.4, “IEEE 754 Compliance of Intel® SSE4.1 Floating-Point Instructions.” </span>
<span id="t16_106" class="t s8_106">• </span><span id="t17_106" class="t s3_106">Section 14.10, “SIMD Floating-Point Exceptions.” </span>
<span id="t18_106" class="t s6_106">4.9.1.2 </span><span id="t19_106" class="t s6_106">Denormal Operand Exception (#D) </span>
<span id="t1a_106" class="t s3_106">The processor reports the denormal-operand exception if an arithmetic instruction attempts to operate on a </span>
<span id="t1b_106" class="t s3_106">denormal operand (see Section 4.8.3.2, “Normalized and Denormalized Finite Numbers”). When the exception is </span>
<span id="t1c_106" class="t s3_106">masked, the processor sets the DE flag and proceeds with the instruction. Operating on denormal numbers will </span>
<span id="t1d_106" class="t s3_106">produce results at least as good as, and often better than, what can be obtained when denormal numbers are </span>
<span id="t1e_106" class="t s3_106">flushed to zero. Programmers can mask this exception so that a computation may proceed, then analyze any loss </span>
<span id="t1f_106" class="t s3_106">of accuracy when the final result is delivered. </span>
<span id="t1g_106" class="t s3_106">When a denormal-operand exception is not masked, the DE flag is set, a software exception handler is invoked, and </span>
<span id="t1h_106" class="t s3_106">the operands remain unaltered. When denormal operands have reduced significance due to loss of low-order bits, </span>
<span id="t1i_106" class="t s3_106">it may be advisable to not operate on them. Precluding denormal operands from computations can be accom- </span>
<span id="t1j_106" class="t s3_106">plished by an exception handler that responds to unmasked denormal-operand exceptions. </span>
<span id="t1k_106" class="t s3_106">See the following sections for information regarding the denormal-operand exception when detected while </span>
<span id="t1l_106" class="t s3_106">executing x87 FPU or Intel SSE/SSE2/SSE3/SSE4.1/AVX instructions: </span>
<span id="t1m_106" class="t s8_106">• </span><span id="t1n_106" class="t s3_106">x87 FPU; Section 8.5.2, “Denormal Operand Exception (#D).” </span>
<span id="t1o_106" class="t s8_106">• </span><span id="t1p_106" class="t s3_106">SIMD floating-point exceptions; Section 11.5.2.2, “Denormal-Operand Exception (#D).” </span>
<span id="t1q_106" class="t s8_106">• </span><span id="t1r_106" class="t s3_106">Section 12.8.4, “IEEE 754 Compliance of Intel® SSE4.1 Floating-Point Instructions.” </span>
<span id="t1s_106" class="t s8_106">• </span><span id="t1t_106" class="t s3_106">Section 14.10, “SIMD Floating-Point Exceptions.” </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
