INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'T_10ms_Tick' is not allowed [C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Clock_Divider.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Controller_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller_FSM
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'CountEN' is not allowed [C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Controller_FSM.v:24]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'Load' is not allowed [C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Controller_FSM.v:25]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'Clr' is not allowed [C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Controller_FSM.v:26]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'Dir' is not allowed [C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Controller_FSM.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'Time_Is_Max' is not allowed [C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Datapath.v:30]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'Time_Is_Min' is not allowed [C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Datapath.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debouncer
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'Button_PULSE' is not allowed [C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Debouncer.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Display_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Driver
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'segment' is not allowed [C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Display_Driver.v:18]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'anode' is not allowed [C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Display_Driver.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Stopwatch_Timer_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stopwatch_Timer_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sim_1/new/Stopwatch_Timer_Top_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stopwatch_Timer_Top_TB
