	component cpu is
		port (
			classification_pio_export : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			clk_clk                   : in  std_logic                     := 'X';             -- clk
			distance_pio_export       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			done_read_pio_export      : out std_logic_vector(7 downto 0);                     -- export
			read_diff_pio_export      : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			reset_reset_n             : in  std_logic                     := 'X';             -- reset_n
			sdram_clk_clk             : out std_logic                                         -- clk
		);
	end component cpu;

