//Verilog generated by VPR  from post-place-and-route implementation
module fabric_GJC46 (
    input \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 ,
    input \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 ,
    input \bitslip_ctrl_n_buf ,
    input \data_i_serdes[0] ,
    input \data_i_serdes[1] ,
    input \data_i_serdes[2] ,
    input \data_i_serdes[3] ,
    input \data_i_serdes[4] ,
    input \data_i_serdes[5] ,
    input \data_i_serdes[6] ,
    input \data_i_serdes[7] ,
    input \data_i_serdes[8] ,
    input \data_i_serdes[9] ,
    input \data_i_valid ,
    input \enable_buf_n ,
    input \reset_buf ,
    input \serdes_dpa_lock ,
    output \bitslip_ctrl ,
    output \data_i_serdes_reg[0] ,
    output \data_i_serdes_reg[1] ,
    output \data_i_serdes_reg[2] ,
    output \data_i_serdes_reg[3] ,
    output \data_i_serdes_reg[4] ,
    output \data_i_serdes_reg[5] ,
    output \data_i_serdes_reg[6] ,
    output \data_i_serdes_reg[7] ,
    output \data_i_serdes_reg[8] ,
    output \data_i_serdes_reg[9] ,
    output \enable_buf ,
    output \ready_buf ,
    output \reset_buf_n ,
    output \$auto$rs_design_edit.cc:841:execute$1763 ,
    output \$auto$rs_design_edit.cc:841:execute$1764 ,
    output \$auto$rs_design_edit.cc:841:execute$1765 ,
    output \$auto$rs_design_edit.cc:841:execute$1766 ,
    output \$auto$rs_design_edit.cc:841:execute$1767 ,
    output \$auto$rs_design_edit.cc:841:execute$1768 ,
    output \$auto$rs_design_edit.cc:841:execute$1769 ,
    output \$auto$rs_design_edit.cc:841:execute$1770 ,
    output \$auto$rs_design_edit.cc:841:execute$1771 ,
    output \$auto$rs_design_edit.cc:841:execute$1772 ,
    output \$auto$rs_design_edit.cc:841:execute$1773 ,
    output \$auto$rs_design_edit.cc:841:execute$1774 ,
    output \$auto$rs_design_edit.cc:841:execute$1775 
);

    //Wires
    wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776_output_0_0 ;
    wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777_output_0_0 ;
    wire \bitslip_ctrl_n_buf_output_0_0 ;
    wire \data_i_serdes[0]_output_0_0 ;
    wire \data_i_serdes[1]_output_0_0 ;
    wire \data_i_serdes[2]_output_0_0 ;
    wire \data_i_serdes[3]_output_0_0 ;
    wire \data_i_serdes[4]_output_0_0 ;
    wire \data_i_serdes[5]_output_0_0 ;
    wire \data_i_serdes[6]_output_0_0 ;
    wire \data_i_serdes[7]_output_0_0 ;
    wire \data_i_serdes[8]_output_0_0 ;
    wire \data_i_serdes[9]_output_0_0 ;
    wire \data_i_valid_output_0_0 ;
    wire \enable_buf_n_output_0_0 ;
    wire \reset_buf_output_0_0 ;
    wire \serdes_dpa_lock_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1763_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1764_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1765_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1766_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1767_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1768_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1769_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1770_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1771_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1772_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1773_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1774_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1775_output_0_0 ;
    wire \lut_bitslip_ctrl_output_0_0 ;
    wire \dffre_data_i_serdes_reg[0]_output_0_0 ;
    wire \dffre_data_i_serdes_reg[1]_output_0_0 ;
    wire \dffre_data_i_serdes_reg[2]_output_0_0 ;
    wire \dffre_data_i_serdes_reg[3]_output_0_0 ;
    wire \dffre_data_i_serdes_reg[4]_output_0_0 ;
    wire \dffre_data_i_serdes_reg[5]_output_0_0 ;
    wire \dffre_data_i_serdes_reg[6]_output_0_0 ;
    wire \dffre_data_i_serdes_reg[7]_output_0_0 ;
    wire \dffre_data_i_serdes_reg[8]_output_0_0 ;
    wire \dffre_data_i_serdes_reg[9]_output_0_0 ;
    wire \lut_enable_buf_output_0_0 ;
    wire \lut_ready_buf_output_0_0 ;
    wire \lut_reset_buf_n_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffre_wait_pll[5]_output_0_0 ;
    wire \dffre_wait_pll[4]_output_0_0 ;
    wire \dffre_wait_pll[3]_output_0_0 ;
    wire \dffre_wait_pll[1]_output_0_0 ;
    wire \dffre_wait_pll[0]_output_0_0 ;
    wire \dffre_wait_pll[2]_output_0_0 ;
    wire \lut_$abc$1729$new_new_n29___output_0_0 ;
    wire \dffre_wait_pll[7]_output_0_0 ;
    wire \dffre_wait_pll[6]_output_0_0 ;
    wire \lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0 ;
    wire \lut_$abc$1161$abc$702$li2_li2_output_0_0 ;
    wire \lut_$abc$1161$abc$702$li1_li1_output_0_0 ;
    wire \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 ;
    wire \lut_$abc$1161$abc$702$li4_li4_output_0_0 ;
    wire \lut_$abc$1161$abc$702$li7_li7_output_0_0 ;
    wire \lut_$abc$1161$abc$702$li5_li5_output_0_0 ;
    wire \lut_$abc$1161$abc$702$li6_li6_output_0_0 ;
    wire \lut_$abc$1161$abc$702$li3_li3_output_0_0 ;
    wire \lut_$abc$1161$abc$702$li0_li0_output_0_0 ;
    wire \lut_fabric_clk_div_output_0_0 ;
    wire \lut_clkGHz_clkbuf_output_0_0 ;
    wire \lut_fabric_clk_div_input_0_0 ;
    wire \lut_clkGHz_clkbuf_input_0_2 ;
    wire \lut_bitslip_ctrl_input_0_1 ;
    wire \dffre_data_i_serdes_reg[0]_input_0_0 ;
    wire \dffre_data_i_serdes_reg[1]_input_0_0 ;
    wire \dffre_data_i_serdes_reg[2]_input_0_0 ;
    wire \dffre_data_i_serdes_reg[3]_input_0_0 ;
    wire \dffre_data_i_serdes_reg[4]_input_0_0 ;
    wire \dffre_data_i_serdes_reg[5]_input_0_0 ;
    wire \dffre_data_i_serdes_reg[6]_input_0_0 ;
    wire \dffre_data_i_serdes_reg[7]_input_0_0 ;
    wire \dffre_data_i_serdes_reg[8]_input_0_0 ;
    wire \dffre_data_i_serdes_reg[9]_input_0_0 ;
    wire \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_3 ;
    wire \lut_enable_buf_input_0_0 ;
    wire \lut_reset_buf_n_input_0_1 ;
    wire \lut_ready_buf_input_0_3 ;
    wire \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_4 ;
    wire \$auto$rs_design_edit.cc:841:execute$1763_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1764_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1765_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1766_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1767_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1768_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1769_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1770_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1771_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1772_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1773_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1774_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$1775_input_0_0 ;
    wire \bitslip_ctrl_input_0_0 ;
    wire \data_i_serdes_reg[0]_input_0_0 ;
    wire \data_i_serdes_reg[1]_input_0_0 ;
    wire \data_i_serdes_reg[2]_input_0_0 ;
    wire \data_i_serdes_reg[3]_input_0_0 ;
    wire \data_i_serdes_reg[4]_input_0_0 ;
    wire \data_i_serdes_reg[5]_input_0_0 ;
    wire \data_i_serdes_reg[6]_input_0_0 ;
    wire \data_i_serdes_reg[7]_input_0_0 ;
    wire \data_i_serdes_reg[8]_input_0_0 ;
    wire \data_i_serdes_reg[9]_input_0_0 ;
    wire \enable_buf_input_0_0 ;
    wire \ready_buf_input_0_0 ;
    wire \dffre_wait_pll[2]_input_1_0 ;
    wire \dffre_wait_pll[1]_input_1_0 ;
    wire \dffre_wait_pll[4]_input_1_0 ;
    wire \dffre_wait_pll[3]_input_1_0 ;
    wire \dffre_wait_pll[5]_input_1_0 ;
    wire \dffre_wait_pll[0]_input_1_0 ;
    wire \dffre_wait_pll[6]_input_1_0 ;
    wire \dffre_wait_pll[7]_input_1_0 ;
    wire \dffre_data_i_serdes_reg[6]_input_1_0 ;
    wire \dffre_data_i_serdes_reg[5]_input_1_0 ;
    wire \dffre_data_i_serdes_reg[0]_input_1_0 ;
    wire \dffre_data_i_serdes_reg[9]_input_1_0 ;
    wire \dffre_data_i_serdes_reg[4]_input_1_0 ;
    wire \dffre_data_i_serdes_reg[3]_input_1_0 ;
    wire \dffre_data_i_serdes_reg[8]_input_1_0 ;
    wire \dffre_data_i_serdes_reg[7]_input_1_0 ;
    wire \dffre_data_i_serdes_reg[2]_input_1_0 ;
    wire \dffre_data_i_serdes_reg[1]_input_1_0 ;
    wire \reset_buf_n_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1771_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1767_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1765_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1773_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1772_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1766_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1769_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1770_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1775_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1774_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1768_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1764_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$1763_input_0_3 ;
    wire \lut_$abc$1729$new_new_n29___input_0_3 ;
    wire \lut_$abc$1161$abc$702$li5_li5_input_0_3 ;
    wire \lut_$abc$1161$abc$702$li4_li4_input_0_2 ;
    wire \lut_$abc$1729$new_new_n29___input_0_2 ;
    wire \lut_$abc$1161$abc$702$li5_li5_input_0_2 ;
    wire \lut_$abc$1161$abc$702$li4_li4_input_0_1 ;
    wire \lut_$abc$1161$abc$702$li3_li3_input_0_1 ;
    wire \lut_$abc$1729$new_new_n29___input_0_1 ;
    wire \lut_$abc$1161$abc$702$li5_li5_input_0_1 ;
    wire \lut_$abc$1161$abc$702$li2_li2_input_0_3 ;
    wire \lut_$abc$1161$abc$702$li1_li1_input_0_3 ;
    wire \lut_$abc$1161$abc$702$li4_li4_input_0_3 ;
    wire \lut_$abc$1161$abc$702$li3_li3_input_0_3 ;
    wire \lut_$abc$1729$new_new_n29___input_0_5 ;
    wire \lut_$abc$1161$abc$702$li5_li5_input_0_5 ;
    wire \lut_$abc$1161$abc$702$li2_li2_input_0_4 ;
    wire \lut_$abc$1161$abc$702$li1_li1_input_0_4 ;
    wire \lut_$abc$1161$abc$702$li4_li4_input_0_4 ;
    wire \lut_$abc$1161$abc$702$li3_li3_input_0_4 ;
    wire \lut_$abc$1729$new_new_n29___input_0_4 ;
    wire \lut_$abc$1161$abc$702$li5_li5_input_0_4 ;
    wire \lut_$abc$1161$abc$702$li0_li0_input_0_4 ;
    wire \lut_$abc$1161$abc$702$li2_li2_input_0_0 ;
    wire \lut_$abc$1161$abc$702$li4_li4_input_0_0 ;
    wire \lut_$abc$1161$abc$702$li3_li3_input_0_0 ;
    wire \lut_$abc$1729$new_new_n29___input_0_0 ;
    wire \lut_$abc$1161$abc$702$li5_li5_input_0_0 ;
    wire \lut_ready_buf_input_0_2 ;
    wire \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_2 ;
    wire \lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_2 ;
    wire \lut_$abc$1161$abc$702$li6_li6_input_0_2 ;
    wire \lut_$abc$1161$abc$702$li7_li7_input_0_2 ;
    wire \lut_ready_buf_input_0_4 ;
    wire \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_1 ;
    wire \lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_3 ;
    wire \lut_$abc$1161$abc$702$li7_li7_input_0_3 ;
    wire \lut_ready_buf_input_0_0 ;
    wire \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_0 ;
    wire \lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_0 ;
    wire \lut_$abc$1161$abc$702$li6_li6_input_0_0 ;
    wire \lut_$abc$1161$abc$702$li7_li7_input_0_0 ;
    wire \dffre_wait_pll[2]_input_2_0 ;
    wire \dffre_wait_pll[1]_input_2_0 ;
    wire \dffre_wait_pll[4]_input_2_0 ;
    wire \dffre_wait_pll[3]_input_2_0 ;
    wire \dffre_wait_pll[5]_input_2_0 ;
    wire \dffre_wait_pll[0]_input_2_0 ;
    wire \dffre_wait_pll[6]_input_2_0 ;
    wire \dffre_wait_pll[7]_input_2_0 ;
    wire \dffre_wait_pll[2]_input_0_0 ;
    wire \dffre_wait_pll[1]_input_0_0 ;
    wire \dffre_data_i_serdes_reg[6]_input_2_0 ;
    wire \dffre_data_i_serdes_reg[5]_input_2_0 ;
    wire \dffre_data_i_serdes_reg[0]_input_2_0 ;
    wire \dffre_data_i_serdes_reg[9]_input_2_0 ;
    wire \dffre_data_i_serdes_reg[4]_input_2_0 ;
    wire \dffre_data_i_serdes_reg[3]_input_2_0 ;
    wire \dffre_data_i_serdes_reg[8]_input_2_0 ;
    wire \dffre_data_i_serdes_reg[7]_input_2_0 ;
    wire \dffre_data_i_serdes_reg[2]_input_2_0 ;
    wire \dffre_data_i_serdes_reg[1]_input_2_0 ;
    wire \dffre_wait_pll[4]_input_0_0 ;
    wire \dffre_wait_pll[7]_input_0_0 ;
    wire \dffre_wait_pll[5]_input_0_0 ;
    wire \dffre_wait_pll[6]_input_0_0 ;
    wire \dffre_wait_pll[3]_input_0_0 ;
    wire \dffre_wait_pll[0]_input_0_0 ;
    wire \dffre_data_i_serdes_reg[6]_clock_0_0 ;
    wire \dffre_data_i_serdes_reg[5]_clock_0_0 ;
    wire \dffre_data_i_serdes_reg[0]_clock_0_0 ;
    wire \dffre_data_i_serdes_reg[9]_clock_0_0 ;
    wire \dffre_data_i_serdes_reg[4]_clock_0_0 ;
    wire \dffre_data_i_serdes_reg[3]_clock_0_0 ;
    wire \dffre_data_i_serdes_reg[8]_clock_0_0 ;
    wire \dffre_data_i_serdes_reg[7]_clock_0_0 ;
    wire \dffre_data_i_serdes_reg[2]_clock_0_0 ;
    wire \dffre_data_i_serdes_reg[1]_clock_0_0 ;
    wire \dffre_wait_pll[2]_clock_0_0 ;
    wire \dffre_wait_pll[1]_clock_0_0 ;
    wire \dffre_wait_pll[4]_clock_0_0 ;
    wire \dffre_wait_pll[3]_clock_0_0 ;
    wire \dffre_wait_pll[5]_clock_0_0 ;
    wire \dffre_wait_pll[0]_clock_0_0 ;
    wire \dffre_wait_pll[6]_clock_0_0 ;
    wire \dffre_wait_pll[7]_clock_0_0 ;

    //IO assignments
    assign \bitslip_ctrl  = \bitslip_ctrl_input_0_0 ;
    assign \data_i_serdes_reg[0]  = \data_i_serdes_reg[0]_input_0_0 ;
    assign \data_i_serdes_reg[1]  = \data_i_serdes_reg[1]_input_0_0 ;
    assign \data_i_serdes_reg[2]  = \data_i_serdes_reg[2]_input_0_0 ;
    assign \data_i_serdes_reg[3]  = \data_i_serdes_reg[3]_input_0_0 ;
    assign \data_i_serdes_reg[4]  = \data_i_serdes_reg[4]_input_0_0 ;
    assign \data_i_serdes_reg[5]  = \data_i_serdes_reg[5]_input_0_0 ;
    assign \data_i_serdes_reg[6]  = \data_i_serdes_reg[6]_input_0_0 ;
    assign \data_i_serdes_reg[7]  = \data_i_serdes_reg[7]_input_0_0 ;
    assign \data_i_serdes_reg[8]  = \data_i_serdes_reg[8]_input_0_0 ;
    assign \data_i_serdes_reg[9]  = \data_i_serdes_reg[9]_input_0_0 ;
    assign \enable_buf  = \enable_buf_input_0_0 ;
    assign \ready_buf  = \ready_buf_input_0_0 ;
    assign \reset_buf_n  = \reset_buf_n_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1763  = \$auto$rs_design_edit.cc:841:execute$1763_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1764  = \$auto$rs_design_edit.cc:841:execute$1764_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1765  = \$auto$rs_design_edit.cc:841:execute$1765_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1766  = \$auto$rs_design_edit.cc:841:execute$1766_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1767  = \$auto$rs_design_edit.cc:841:execute$1767_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1768  = \$auto$rs_design_edit.cc:841:execute$1768_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1769  = \$auto$rs_design_edit.cc:841:execute$1769_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1770  = \$auto$rs_design_edit.cc:841:execute$1770_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1771  = \$auto$rs_design_edit.cc:841:execute$1771_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1772  = \$auto$rs_design_edit.cc:841:execute$1772_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1773  = \$auto$rs_design_edit.cc:841:execute$1773_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1774  = \$auto$rs_design_edit.cc:841:execute$1774_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$1775  = \$auto$rs_design_edit.cc:841:execute$1775_input_0_0 ;
    assign \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776_output_0_0  = \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 ;
    assign \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777_output_0_0  = \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 ;
    assign \bitslip_ctrl_n_buf_output_0_0  = \bitslip_ctrl_n_buf ;
    assign \data_i_serdes[0]_output_0_0  = \data_i_serdes[0] ;
    assign \data_i_serdes[1]_output_0_0  = \data_i_serdes[1] ;
    assign \data_i_serdes[2]_output_0_0  = \data_i_serdes[2] ;
    assign \data_i_serdes[3]_output_0_0  = \data_i_serdes[3] ;
    assign \data_i_serdes[4]_output_0_0  = \data_i_serdes[4] ;
    assign \data_i_serdes[5]_output_0_0  = \data_i_serdes[5] ;
    assign \data_i_serdes[6]_output_0_0  = \data_i_serdes[6] ;
    assign \data_i_serdes[7]_output_0_0  = \data_i_serdes[7] ;
    assign \data_i_serdes[8]_output_0_0  = \data_i_serdes[8] ;
    assign \data_i_serdes[9]_output_0_0  = \data_i_serdes[9] ;
    assign \data_i_valid_output_0_0  = \data_i_valid ;
    assign \enable_buf_n_output_0_0  = \enable_buf_n ;
    assign \reset_buf_output_0_0  = \reset_buf ;
    assign \serdes_dpa_lock_output_0_0  = \serdes_dpa_lock ;

    //Interconnect
    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776_output_0_0_to_lut_fabric_clk_div_input_0_0  (
        .datain(\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776_output_0_0 ),
        .dataout(\lut_fabric_clk_div_input_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777_output_0_0_to_lut_clkGHz_clkbuf_input_0_2  (
        .datain(\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777_output_0_0 ),
        .dataout(\lut_clkGHz_clkbuf_input_0_2 )
    );

    fpga_interconnect \routing_segment_bitslip_ctrl_n_buf_output_0_0_to_lut_bitslip_ctrl_input_0_1  (
        .datain(\bitslip_ctrl_n_buf_output_0_0 ),
        .dataout(\lut_bitslip_ctrl_input_0_1 )
    );

    fpga_interconnect \routing_segment_data_i_serdes[0]_output_0_0_to_dffre_data_i_serdes_reg[0]_input_0_0  (
        .datain(\data_i_serdes[0]_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_data_i_serdes[1]_output_0_0_to_dffre_data_i_serdes_reg[1]_input_0_0  (
        .datain(\data_i_serdes[1]_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_data_i_serdes[2]_output_0_0_to_dffre_data_i_serdes_reg[2]_input_0_0  (
        .datain(\data_i_serdes[2]_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_data_i_serdes[3]_output_0_0_to_dffre_data_i_serdes_reg[3]_input_0_0  (
        .datain(\data_i_serdes[3]_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_data_i_serdes[4]_output_0_0_to_dffre_data_i_serdes_reg[4]_input_0_0  (
        .datain(\data_i_serdes[4]_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_data_i_serdes[5]_output_0_0_to_dffre_data_i_serdes_reg[5]_input_0_0  (
        .datain(\data_i_serdes[5]_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_data_i_serdes[6]_output_0_0_to_dffre_data_i_serdes_reg[6]_input_0_0  (
        .datain(\data_i_serdes[6]_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_data_i_serdes[7]_output_0_0_to_dffre_data_i_serdes_reg[7]_input_0_0  (
        .datain(\data_i_serdes[7]_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_data_i_serdes[8]_output_0_0_to_dffre_data_i_serdes_reg[8]_input_0_0  (
        .datain(\data_i_serdes[8]_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_data_i_serdes[9]_output_0_0_to_dffre_data_i_serdes_reg[9]_input_0_0  (
        .datain(\data_i_serdes[9]_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_data_i_valid_output_0_0_to_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_3  (
        .datain(\data_i_valid_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_3 )
    );

    fpga_interconnect \routing_segment_enable_buf_n_output_0_0_to_lut_enable_buf_input_0_0  (
        .datain(\enable_buf_n_output_0_0 ),
        .dataout(\lut_enable_buf_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_buf_output_0_0_to_lut_reset_buf_n_input_0_1  (
        .datain(\reset_buf_output_0_0 ),
        .dataout(\lut_reset_buf_n_input_0_1 )
    );

    fpga_interconnect \routing_segment_serdes_dpa_lock_output_0_0_to_lut_ready_buf_input_0_3  (
        .datain(\serdes_dpa_lock_output_0_0 ),
        .dataout(\lut_ready_buf_input_0_3 )
    );

    fpga_interconnect \routing_segment_serdes_dpa_lock_output_0_0_to_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_4  (
        .datain(\serdes_dpa_lock_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1763_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1763_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1763_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1763_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1764_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1764_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1764_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1764_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1765_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1765_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1765_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1765_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1766_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1766_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1766_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1766_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1767_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1767_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1767_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1767_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1768_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1768_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1768_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1768_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1769_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1769_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1769_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1769_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1770_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1770_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1770_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1770_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1771_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1771_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1771_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1771_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1772_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1772_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1772_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1772_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1773_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1773_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1773_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1773_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1774_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1774_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1774_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1774_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$1775_output_0_0_to_$auto$rs_design_edit.cc:841:execute$1775_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$1775_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$1775_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_bitslip_ctrl_output_0_0_to_bitslip_ctrl_input_0_0  (
        .datain(\lut_bitslip_ctrl_output_0_0 ),
        .dataout(\bitslip_ctrl_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_i_serdes_reg[0]_output_0_0_to_data_i_serdes_reg[0]_input_0_0  (
        .datain(\dffre_data_i_serdes_reg[0]_output_0_0 ),
        .dataout(\data_i_serdes_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_i_serdes_reg[1]_output_0_0_to_data_i_serdes_reg[1]_input_0_0  (
        .datain(\dffre_data_i_serdes_reg[1]_output_0_0 ),
        .dataout(\data_i_serdes_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_i_serdes_reg[2]_output_0_0_to_data_i_serdes_reg[2]_input_0_0  (
        .datain(\dffre_data_i_serdes_reg[2]_output_0_0 ),
        .dataout(\data_i_serdes_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_i_serdes_reg[3]_output_0_0_to_data_i_serdes_reg[3]_input_0_0  (
        .datain(\dffre_data_i_serdes_reg[3]_output_0_0 ),
        .dataout(\data_i_serdes_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_i_serdes_reg[4]_output_0_0_to_data_i_serdes_reg[4]_input_0_0  (
        .datain(\dffre_data_i_serdes_reg[4]_output_0_0 ),
        .dataout(\data_i_serdes_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_i_serdes_reg[5]_output_0_0_to_data_i_serdes_reg[5]_input_0_0  (
        .datain(\dffre_data_i_serdes_reg[5]_output_0_0 ),
        .dataout(\data_i_serdes_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_i_serdes_reg[6]_output_0_0_to_data_i_serdes_reg[6]_input_0_0  (
        .datain(\dffre_data_i_serdes_reg[6]_output_0_0 ),
        .dataout(\data_i_serdes_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_i_serdes_reg[7]_output_0_0_to_data_i_serdes_reg[7]_input_0_0  (
        .datain(\dffre_data_i_serdes_reg[7]_output_0_0 ),
        .dataout(\data_i_serdes_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_i_serdes_reg[8]_output_0_0_to_data_i_serdes_reg[8]_input_0_0  (
        .datain(\dffre_data_i_serdes_reg[8]_output_0_0 ),
        .dataout(\data_i_serdes_reg[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_i_serdes_reg[9]_output_0_0_to_data_i_serdes_reg[9]_input_0_0  (
        .datain(\dffre_data_i_serdes_reg[9]_output_0_0 ),
        .dataout(\data_i_serdes_reg[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_enable_buf_output_0_0_to_enable_buf_input_0_0  (
        .datain(\lut_enable_buf_output_0_0 ),
        .dataout(\enable_buf_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_ready_buf_output_0_0_to_ready_buf_input_0_0  (
        .datain(\lut_ready_buf_output_0_0 ),
        .dataout(\ready_buf_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[2]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_wait_pll[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[1]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_wait_pll[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[4]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_wait_pll[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[3]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_wait_pll[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[5]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_wait_pll[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[0]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_wait_pll[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[6]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_wait_pll[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_wait_pll[7]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_wait_pll[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[6]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[5]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[0]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[9]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[4]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[3]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[8]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[7]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[2]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_dffre_data_i_serdes_reg[1]_input_1_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_reset_buf_n_output_0_0_to_reset_buf_n_input_0_0  (
        .datain(\lut_reset_buf_n_output_0_0 ),
        .dataout(\reset_buf_n_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1771_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1771_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1767_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1767_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1765_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1765_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1773_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1773_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1772_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1772_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1766_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1766_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1769_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1769_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1770_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1770_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1775_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1775_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1774_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1774_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1768_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1768_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1764_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1764_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$1763_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$1763_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[5]_output_0_0_to_lut_$abc$1729$new_new_n29___input_0_3  (
        .datain(\dffre_wait_pll[5]_output_0_0 ),
        .dataout(\lut_$abc$1729$new_new_n29___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[5]_output_0_0_to_lut_$abc$1161$abc$702$li5_li5_input_0_3  (
        .datain(\dffre_wait_pll[5]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li5_li5_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[4]_output_0_0_to_lut_$abc$1161$abc$702$li4_li4_input_0_2  (
        .datain(\dffre_wait_pll[4]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li4_li4_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[4]_output_0_0_to_lut_$abc$1729$new_new_n29___input_0_2  (
        .datain(\dffre_wait_pll[4]_output_0_0 ),
        .dataout(\lut_$abc$1729$new_new_n29___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[4]_output_0_0_to_lut_$abc$1161$abc$702$li5_li5_input_0_2  (
        .datain(\dffre_wait_pll[4]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li5_li5_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[3]_output_0_0_to_lut_$abc$1161$abc$702$li4_li4_input_0_1  (
        .datain(\dffre_wait_pll[3]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li4_li4_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[3]_output_0_0_to_lut_$abc$1161$abc$702$li3_li3_input_0_1  (
        .datain(\dffre_wait_pll[3]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li3_li3_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[3]_output_0_0_to_lut_$abc$1729$new_new_n29___input_0_1  (
        .datain(\dffre_wait_pll[3]_output_0_0 ),
        .dataout(\lut_$abc$1729$new_new_n29___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[3]_output_0_0_to_lut_$abc$1161$abc$702$li5_li5_input_0_1  (
        .datain(\dffre_wait_pll[3]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li5_li5_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1161$abc$702$li2_li2_input_0_3  (
        .datain(\dffre_wait_pll[1]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li2_li2_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1161$abc$702$li1_li1_input_0_3  (
        .datain(\dffre_wait_pll[1]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li1_li1_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1161$abc$702$li4_li4_input_0_3  (
        .datain(\dffre_wait_pll[1]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li4_li4_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1161$abc$702$li3_li3_input_0_3  (
        .datain(\dffre_wait_pll[1]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li3_li3_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1729$new_new_n29___input_0_5  (
        .datain(\dffre_wait_pll[1]_output_0_0 ),
        .dataout(\lut_$abc$1729$new_new_n29___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[1]_output_0_0_to_lut_$abc$1161$abc$702$li5_li5_input_0_5  (
        .datain(\dffre_wait_pll[1]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li5_li5_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1161$abc$702$li2_li2_input_0_4  (
        .datain(\dffre_wait_pll[0]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1161$abc$702$li1_li1_input_0_4  (
        .datain(\dffre_wait_pll[0]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1161$abc$702$li4_li4_input_0_4  (
        .datain(\dffre_wait_pll[0]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li4_li4_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1161$abc$702$li3_li3_input_0_4  (
        .datain(\dffre_wait_pll[0]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li3_li3_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1729$new_new_n29___input_0_4  (
        .datain(\dffre_wait_pll[0]_output_0_0 ),
        .dataout(\lut_$abc$1729$new_new_n29___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1161$abc$702$li5_li5_input_0_4  (
        .datain(\dffre_wait_pll[0]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li5_li5_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[0]_output_0_0_to_lut_$abc$1161$abc$702$li0_li0_input_0_4  (
        .datain(\dffre_wait_pll[0]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[2]_output_0_0_to_lut_$abc$1161$abc$702$li2_li2_input_0_0  (
        .datain(\dffre_wait_pll[2]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[2]_output_0_0_to_lut_$abc$1161$abc$702$li4_li4_input_0_0  (
        .datain(\dffre_wait_pll[2]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li4_li4_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[2]_output_0_0_to_lut_$abc$1161$abc$702$li3_li3_input_0_0  (
        .datain(\dffre_wait_pll[2]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li3_li3_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[2]_output_0_0_to_lut_$abc$1729$new_new_n29___input_0_0  (
        .datain(\dffre_wait_pll[2]_output_0_0 ),
        .dataout(\lut_$abc$1729$new_new_n29___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[2]_output_0_0_to_lut_$abc$1161$abc$702$li5_li5_input_0_0  (
        .datain(\dffre_wait_pll[2]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li5_li5_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$new_new_n29___output_0_0_to_lut_ready_buf_input_0_2  (
        .datain(\lut_$abc$1729$new_new_n29___output_0_0 ),
        .dataout(\lut_ready_buf_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$new_new_n29___output_0_0_to_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_2  (
        .datain(\lut_$abc$1729$new_new_n29___output_0_0 ),
        .dataout(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$new_new_n29___output_0_0_to_lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_2  (
        .datain(\lut_$abc$1729$new_new_n29___output_0_0 ),
        .dataout(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$new_new_n29___output_0_0_to_lut_$abc$1161$abc$702$li6_li6_input_0_2  (
        .datain(\lut_$abc$1729$new_new_n29___output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li6_li6_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$new_new_n29___output_0_0_to_lut_$abc$1161$abc$702$li7_li7_input_0_2  (
        .datain(\lut_$abc$1729$new_new_n29___output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li7_li7_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[7]_output_0_0_to_lut_ready_buf_input_0_4  (
        .datain(\dffre_wait_pll[7]_output_0_0 ),
        .dataout(\lut_ready_buf_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[7]_output_0_0_to_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_1  (
        .datain(\dffre_wait_pll[7]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[7]_output_0_0_to_lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_3  (
        .datain(\dffre_wait_pll[7]_output_0_0 ),
        .dataout(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[7]_output_0_0_to_lut_$abc$1161$abc$702$li7_li7_input_0_3  (
        .datain(\dffre_wait_pll[7]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li7_li7_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[6]_output_0_0_to_lut_ready_buf_input_0_0  (
        .datain(\dffre_wait_pll[6]_output_0_0 ),
        .dataout(\lut_ready_buf_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[6]_output_0_0_to_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_0  (
        .datain(\dffre_wait_pll[6]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[6]_output_0_0_to_lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_0  (
        .datain(\dffre_wait_pll[6]_output_0_0 ),
        .dataout(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[6]_output_0_0_to_lut_$abc$1161$abc$702$li6_li6_input_0_0  (
        .datain(\dffre_wait_pll[6]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li6_li6_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_wait_pll[6]_output_0_0_to_lut_$abc$1161$abc$702$li7_li7_input_0_0  (
        .datain(\dffre_wait_pll[6]_output_0_0 ),
        .dataout(\lut_$abc$1161$abc$702$li7_li7_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0_to_dffre_wait_pll[2]_input_2_0  (
        .datain(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0 ),
        .dataout(\dffre_wait_pll[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0_to_dffre_wait_pll[1]_input_2_0  (
        .datain(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0 ),
        .dataout(\dffre_wait_pll[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0_to_dffre_wait_pll[4]_input_2_0  (
        .datain(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0 ),
        .dataout(\dffre_wait_pll[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0_to_dffre_wait_pll[3]_input_2_0  (
        .datain(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0 ),
        .dataout(\dffre_wait_pll[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0_to_dffre_wait_pll[5]_input_2_0  (
        .datain(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0 ),
        .dataout(\dffre_wait_pll[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0_to_dffre_wait_pll[0]_input_2_0  (
        .datain(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0 ),
        .dataout(\dffre_wait_pll[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0_to_dffre_wait_pll[6]_input_2_0  (
        .datain(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0 ),
        .dataout(\dffre_wait_pll[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0_to_dffre_wait_pll[7]_input_2_0  (
        .datain(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0 ),
        .dataout(\dffre_wait_pll[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$702$li2_li2_output_0_0_to_dffre_wait_pll[2]_input_0_0  (
        .datain(\lut_$abc$1161$abc$702$li2_li2_output_0_0 ),
        .dataout(\dffre_wait_pll[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$702$li1_li1_output_0_0_to_dffre_wait_pll[1]_input_0_0  (
        .datain(\lut_$abc$1161$abc$702$li1_li1_output_0_0 ),
        .dataout(\dffre_wait_pll[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0_to_dffre_data_i_serdes_reg[6]_input_2_0  (
        .datain(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0_to_dffre_data_i_serdes_reg[5]_input_2_0  (
        .datain(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0_to_dffre_data_i_serdes_reg[0]_input_2_0  (
        .datain(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0_to_dffre_data_i_serdes_reg[9]_input_2_0  (
        .datain(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0_to_dffre_data_i_serdes_reg[4]_input_2_0  (
        .datain(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0_to_dffre_data_i_serdes_reg[3]_input_2_0  (
        .datain(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0_to_dffre_data_i_serdes_reg[8]_input_2_0  (
        .datain(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0_to_dffre_data_i_serdes_reg[7]_input_2_0  (
        .datain(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0_to_dffre_data_i_serdes_reg[2]_input_2_0  (
        .datain(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0_to_dffre_data_i_serdes_reg[1]_input_2_0  (
        .datain(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$702$li4_li4_output_0_0_to_dffre_wait_pll[4]_input_0_0  (
        .datain(\lut_$abc$1161$abc$702$li4_li4_output_0_0 ),
        .dataout(\dffre_wait_pll[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$702$li7_li7_output_0_0_to_dffre_wait_pll[7]_input_0_0  (
        .datain(\lut_$abc$1161$abc$702$li7_li7_output_0_0 ),
        .dataout(\dffre_wait_pll[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$702$li5_li5_output_0_0_to_dffre_wait_pll[5]_input_0_0  (
        .datain(\lut_$abc$1161$abc$702$li5_li5_output_0_0 ),
        .dataout(\dffre_wait_pll[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$702$li6_li6_output_0_0_to_dffre_wait_pll[6]_input_0_0  (
        .datain(\lut_$abc$1161$abc$702$li6_li6_output_0_0 ),
        .dataout(\dffre_wait_pll[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$702$li3_li3_output_0_0_to_dffre_wait_pll[3]_input_0_0  (
        .datain(\lut_$abc$1161$abc$702$li3_li3_output_0_0 ),
        .dataout(\dffre_wait_pll[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1161$abc$702$li0_li0_output_0_0_to_dffre_wait_pll[0]_input_0_0  (
        .datain(\lut_$abc$1161$abc$702$li0_li0_output_0_0 ),
        .dataout(\dffre_wait_pll[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[6]_clock_0_0  (
        .datain(\lut_fabric_clk_div_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[5]_clock_0_0  (
        .datain(\lut_fabric_clk_div_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[0]_clock_0_0  (
        .datain(\lut_fabric_clk_div_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[9]_clock_0_0  (
        .datain(\lut_fabric_clk_div_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[4]_clock_0_0  (
        .datain(\lut_fabric_clk_div_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[3]_clock_0_0  (
        .datain(\lut_fabric_clk_div_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[8]_clock_0_0  (
        .datain(\lut_fabric_clk_div_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[7]_clock_0_0  (
        .datain(\lut_fabric_clk_div_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[2]_clock_0_0  (
        .datain(\lut_fabric_clk_div_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_fabric_clk_div_output_0_0_to_dffre_data_i_serdes_reg[1]_clock_0_0  (
        .datain(\lut_fabric_clk_div_output_0_0 ),
        .dataout(\dffre_data_i_serdes_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[2]_clock_0_0  (
        .datain(\lut_clkGHz_clkbuf_output_0_0 ),
        .dataout(\dffre_wait_pll[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[1]_clock_0_0  (
        .datain(\lut_clkGHz_clkbuf_output_0_0 ),
        .dataout(\dffre_wait_pll[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[4]_clock_0_0  (
        .datain(\lut_clkGHz_clkbuf_output_0_0 ),
        .dataout(\dffre_wait_pll[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[3]_clock_0_0  (
        .datain(\lut_clkGHz_clkbuf_output_0_0 ),
        .dataout(\dffre_wait_pll[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[5]_clock_0_0  (
        .datain(\lut_clkGHz_clkbuf_output_0_0 ),
        .dataout(\dffre_wait_pll[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[0]_clock_0_0  (
        .datain(\lut_clkGHz_clkbuf_output_0_0 ),
        .dataout(\dffre_wait_pll[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[6]_clock_0_0  (
        .datain(\lut_clkGHz_clkbuf_output_0_0 ),
        .dataout(\dffre_wait_pll[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_lut_clkGHz_clkbuf_output_0_0_to_dffre_wait_pll[7]_clock_0_0  (
        .datain(\lut_clkGHz_clkbuf_output_0_0 ),
        .dataout(\dffre_wait_pll[7]_clock_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_reset_buf_n  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_reset_buf_n_input_0_1 ,
            1'b0
         }),
        .out(\lut_reset_buf_n_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100000000000000000000000000000)
    ) \lut_ready_buf  (
        .in({
            \lut_ready_buf_input_0_4 ,
            \lut_ready_buf_input_0_3 ,
            \lut_ready_buf_input_0_2 ,
            1'b0,
            \lut_ready_buf_input_0_0 
         }),
        .out(\lut_ready_buf_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000100000001000000010)
    ) \lut_$abc$1161$abc$702$li2_li2  (
        .in({
            \lut_$abc$1161$abc$702$li2_li2_input_0_4 ,
            \lut_$abc$1161$abc$702$li2_li2_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1161$abc$702$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$1161$abc$702$li2_li2_output_0_0 )
    );

    DFFRE #(
    ) \dffre_wait_pll[2]  (
        .C(\dffre_wait_pll[2]_clock_0_0 ),
        .D(\dffre_wait_pll[2]_input_0_0 ),
        .E(\dffre_wait_pll[2]_input_2_0 ),
        .R(\dffre_wait_pll[2]_input_1_0 ),
        .Q(\dffre_wait_pll[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000100000000)
    ) \lut_$abc$1161$abc$702$li1_li1  (
        .in({
            \lut_$abc$1161$abc$702$li1_li1_input_0_4 ,
            \lut_$abc$1161$abc$702$li1_li1_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1161$abc$702$li1_li1_output_0_0 )
    );

    DFFRE #(
    ) \dffre_wait_pll[1]  (
        .C(\dffre_wait_pll[1]_clock_0_0 ),
        .D(\dffre_wait_pll[1]_input_0_0 ),
        .E(\dffre_wait_pll[1]_input_2_0 ),
        .R(\dffre_wait_pll[1]_input_1_0 ),
        .Q(\dffre_wait_pll[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111000111100001111000011110000)
    ) \lut_$abc$1161$abc$702$li4_li4  (
        .in({
            \lut_$abc$1161$abc$702$li4_li4_input_0_4 ,
            \lut_$abc$1161$abc$702$li4_li4_input_0_3 ,
            \lut_$abc$1161$abc$702$li4_li4_input_0_2 ,
            \lut_$abc$1161$abc$702$li4_li4_input_0_1 ,
            \lut_$abc$1161$abc$702$li4_li4_input_0_0 
         }),
        .out(\lut_$abc$1161$abc$702$li4_li4_output_0_0 )
    );

    DFFRE #(
    ) \dffre_wait_pll[4]  (
        .C(\dffre_wait_pll[4]_clock_0_0 ),
        .D(\dffre_wait_pll[4]_input_0_0 ),
        .E(\dffre_wait_pll[4]_input_2_0 ),
        .R(\dffre_wait_pll[4]_input_1_0 ),
        .Q(\dffre_wait_pll[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000110000011000000110000001100)
    ) \lut_$abc$1161$abc$702$li3_li3  (
        .in({
            \lut_$abc$1161$abc$702$li3_li3_input_0_4 ,
            \lut_$abc$1161$abc$702$li3_li3_input_0_3 ,
            1'b0,
            \lut_$abc$1161$abc$702$li3_li3_input_0_1 ,
            \lut_$abc$1161$abc$702$li3_li3_input_0_0 
         }),
        .out(\lut_$abc$1161$abc$702$li3_li3_output_0_0 )
    );

    DFFRE #(
    ) \dffre_wait_pll[3]  (
        .C(\dffre_wait_pll[3]_clock_0_0 ),
        .D(\dffre_wait_pll[3]_input_0_0 ),
        .E(\dffre_wait_pll[3]_input_2_0 ),
        .R(\dffre_wait_pll[3]_input_1_0 ),
        .Q(\dffre_wait_pll[3]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$1729$new_new_n29__  (
        .in({
            \lut_$abc$1729$new_new_n29___input_0_5 ,
            \lut_$abc$1729$new_new_n29___input_0_4 ,
            \lut_$abc$1729$new_new_n29___input_0_3 ,
            \lut_$abc$1729$new_new_n29___input_0_2 ,
            \lut_$abc$1729$new_new_n29___input_0_1 ,
            \lut_$abc$1729$new_new_n29___input_0_0 
         }),
        .out(\lut_$abc$1729$new_new_n29___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111110000000111111110000000011111111000000001111111100000000)
    ) \lut_$abc$1161$abc$702$li5_li5  (
        .in({
            \lut_$abc$1161$abc$702$li5_li5_input_0_5 ,
            \lut_$abc$1161$abc$702$li5_li5_input_0_4 ,
            \lut_$abc$1161$abc$702$li5_li5_input_0_3 ,
            \lut_$abc$1161$abc$702$li5_li5_input_0_2 ,
            \lut_$abc$1161$abc$702$li5_li5_input_0_1 ,
            \lut_$abc$1161$abc$702$li5_li5_input_0_0 
         }),
        .out(\lut_$abc$1161$abc$702$li5_li5_output_0_0 )
    );

    DFFRE #(
    ) \dffre_wait_pll[5]  (
        .C(\dffre_wait_pll[5]_clock_0_0 ),
        .D(\dffre_wait_pll[5]_input_0_0 ),
        .E(\dffre_wait_pll[5]_input_2_0 ),
        .R(\dffre_wait_pll[5]_input_1_0 ),
        .Q(\dffre_wait_pll[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y  (
        .in({
            \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_4 ,
            \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_3 ,
            \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_2 ,
            \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_1 ,
            \lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_input_0_0 
         }),
        .out(\lut_$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$1161$abc$702$li0_li0  (
        .in({
            \lut_$abc$1161$abc$702$li0_li0_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1161$abc$702$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_wait_pll[0]  (
        .C(\dffre_wait_pll[0]_clock_0_0 ),
        .D(\dffre_wait_pll[0]_input_0_0 ),
        .E(\dffre_wait_pll[0]_input_2_0 ),
        .R(\dffre_wait_pll[0]_input_1_0 ),
        .Q(\dffre_wait_pll[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001001100110011)
    ) \lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y  (
        .in({
            1'b0,
            \lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_3 ,
            \lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_2 ,
            1'b0,
            \lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_input_0_0 
         }),
        .out(\lut_$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010010)
    ) \lut_$abc$1161$abc$702$li6_li6  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1161$abc$702$li6_li6_input_0_2 ,
            1'b0,
            \lut_$abc$1161$abc$702$li6_li6_input_0_0 
         }),
        .out(\lut_$abc$1161$abc$702$li6_li6_output_0_0 )
    );

    DFFRE #(
    ) \dffre_wait_pll[6]  (
        .C(\dffre_wait_pll[6]_clock_0_0 ),
        .D(\dffre_wait_pll[6]_input_0_0 ),
        .E(\dffre_wait_pll[6]_input_2_0 ),
        .R(\dffre_wait_pll[6]_input_1_0 ),
        .Q(\dffre_wait_pll[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001001100100000)
    ) \lut_$abc$1161$abc$702$li7_li7  (
        .in({
            1'b0,
            \lut_$abc$1161$abc$702$li7_li7_input_0_3 ,
            \lut_$abc$1161$abc$702$li7_li7_input_0_2 ,
            1'b0,
            \lut_$abc$1161$abc$702$li7_li7_input_0_0 
         }),
        .out(\lut_$abc$1161$abc$702$li7_li7_output_0_0 )
    );

    DFFRE #(
    ) \dffre_wait_pll[7]  (
        .C(\dffre_wait_pll[7]_clock_0_0 ),
        .D(\dffre_wait_pll[7]_input_0_0 ),
        .E(\dffre_wait_pll[7]_input_2_0 ),
        .R(\dffre_wait_pll[7]_input_1_0 ),
        .Q(\dffre_wait_pll[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1769  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$1769_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1769_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1770  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$1770_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1770_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1775  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$1775_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1775_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1774  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$1774_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1774_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_enable_buf  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_enable_buf_input_0_0 
         }),
        .out(\lut_enable_buf_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_bitslip_ctrl  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_bitslip_ctrl_input_0_1 ,
            1'b0
         }),
        .out(\lut_bitslip_ctrl_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1768  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$1768_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1768_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1764  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$1764_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1764_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1763  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$1763_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1763_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1771  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$1771_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1771_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1767  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$1767_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1767_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1765  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$1765_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1765_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1773  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$1773_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1773_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1772  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$1772_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1772_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_clkGHz_clkbuf  (
        .in({
            1'b0,
            1'b0,
            \lut_clkGHz_clkbuf_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_clkGHz_clkbuf_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$1766  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$1766_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$1766_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_i_serdes_reg[6]  (
        .C(\dffre_data_i_serdes_reg[6]_clock_0_0 ),
        .D(\dffre_data_i_serdes_reg[6]_input_0_0 ),
        .E(\dffre_data_i_serdes_reg[6]_input_2_0 ),
        .R(\dffre_data_i_serdes_reg[6]_input_1_0 ),
        .Q(\dffre_data_i_serdes_reg[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_i_serdes_reg[5]  (
        .C(\dffre_data_i_serdes_reg[5]_clock_0_0 ),
        .D(\dffre_data_i_serdes_reg[5]_input_0_0 ),
        .E(\dffre_data_i_serdes_reg[5]_input_2_0 ),
        .R(\dffre_data_i_serdes_reg[5]_input_1_0 ),
        .Q(\dffre_data_i_serdes_reg[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_i_serdes_reg[0]  (
        .C(\dffre_data_i_serdes_reg[0]_clock_0_0 ),
        .D(\dffre_data_i_serdes_reg[0]_input_0_0 ),
        .E(\dffre_data_i_serdes_reg[0]_input_2_0 ),
        .R(\dffre_data_i_serdes_reg[0]_input_1_0 ),
        .Q(\dffre_data_i_serdes_reg[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_i_serdes_reg[9]  (
        .C(\dffre_data_i_serdes_reg[9]_clock_0_0 ),
        .D(\dffre_data_i_serdes_reg[9]_input_0_0 ),
        .E(\dffre_data_i_serdes_reg[9]_input_2_0 ),
        .R(\dffre_data_i_serdes_reg[9]_input_1_0 ),
        .Q(\dffre_data_i_serdes_reg[9]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_i_serdes_reg[4]  (
        .C(\dffre_data_i_serdes_reg[4]_clock_0_0 ),
        .D(\dffre_data_i_serdes_reg[4]_input_0_0 ),
        .E(\dffre_data_i_serdes_reg[4]_input_2_0 ),
        .R(\dffre_data_i_serdes_reg[4]_input_1_0 ),
        .Q(\dffre_data_i_serdes_reg[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_i_serdes_reg[3]  (
        .C(\dffre_data_i_serdes_reg[3]_clock_0_0 ),
        .D(\dffre_data_i_serdes_reg[3]_input_0_0 ),
        .E(\dffre_data_i_serdes_reg[3]_input_2_0 ),
        .R(\dffre_data_i_serdes_reg[3]_input_1_0 ),
        .Q(\dffre_data_i_serdes_reg[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_i_serdes_reg[8]  (
        .C(\dffre_data_i_serdes_reg[8]_clock_0_0 ),
        .D(\dffre_data_i_serdes_reg[8]_input_0_0 ),
        .E(\dffre_data_i_serdes_reg[8]_input_2_0 ),
        .R(\dffre_data_i_serdes_reg[8]_input_1_0 ),
        .Q(\dffre_data_i_serdes_reg[8]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_i_serdes_reg[7]  (
        .C(\dffre_data_i_serdes_reg[7]_clock_0_0 ),
        .D(\dffre_data_i_serdes_reg[7]_input_0_0 ),
        .E(\dffre_data_i_serdes_reg[7]_input_2_0 ),
        .R(\dffre_data_i_serdes_reg[7]_input_1_0 ),
        .Q(\dffre_data_i_serdes_reg[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_i_serdes_reg[2]  (
        .C(\dffre_data_i_serdes_reg[2]_clock_0_0 ),
        .D(\dffre_data_i_serdes_reg[2]_input_0_0 ),
        .E(\dffre_data_i_serdes_reg[2]_input_2_0 ),
        .R(\dffre_data_i_serdes_reg[2]_input_1_0 ),
        .Q(\dffre_data_i_serdes_reg[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_data_i_serdes_reg[1]  (
        .C(\dffre_data_i_serdes_reg[1]_clock_0_0 ),
        .D(\dffre_data_i_serdes_reg[1]_input_0_0 ),
        .E(\dffre_data_i_serdes_reg[1]_input_2_0 ),
        .R(\dffre_data_i_serdes_reg[1]_input_1_0 ),
        .Q(\dffre_data_i_serdes_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_fabric_clk_div  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_fabric_clk_div_input_0_0 
         }),
        .out(\lut_fabric_clk_div_output_0_0 )
    );


endmodule
