vendor_name = ModelSim
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1_FullAdder/Arena_FullAdder_tb.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1_FullAdder/Arena_FullAdder.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1_FullAdder/Arena_FullAdder.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1_FullAdder/Arena_pinAssignment_FullAdder.txt
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1_FullAdder/Arena_FullAdder_vhdl2.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1_FullAdder/db/Arena_Lab1_FullAdder.cbx.xml
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1_FullAdder/arena_halfadder.bdf
design_name = Arena_FullAdder
instance = comp, \Arena_X~I , Arena_X, Arena_FullAdder, 1
instance = comp, \Arena_CarryIn~I , Arena_CarryIn, Arena_FullAdder, 1
instance = comp, \Arena_Y~I , Arena_Y, Arena_FullAdder, 1
instance = comp, \HA2|inst~0 , HA2|inst~0, Arena_FullAdder, 1
instance = comp, \Arena_CarryOut~0 , Arena_CarryOut~0, Arena_FullAdder, 1
instance = comp, \Arena_Sum~I , Arena_Sum, Arena_FullAdder, 1
instance = comp, \Arena_CarryOut~I , Arena_CarryOut, Arena_FullAdder, 1
