[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Wiredecl|Wiredecl>io_out",
    "sources":[
      "~Wiredecl|Wiredecl>io_a",
      "~Wiredecl|Wiredecl>io_b",
      "~Wiredecl|Wiredecl>io_c",
      "~Wiredecl|Wiredecl>io_d"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Wiredecl|Wiredecl>io_out_d",
    "sources":[
      "~Wiredecl|Wiredecl>io_a",
      "~Wiredecl|Wiredecl>io_b",
      "~Wiredecl|Wiredecl>io_c",
      "~Wiredecl|Wiredecl>io_d"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  }
]