{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682535213058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682535213058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 15:53:32 2023 " "Processing started: Wed Apr 26 15:53:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682535213058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535213058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula13_exercicio1 -c Aula13_exercicio1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula13_exercicio1 -c Aula13_exercicio1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535213058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682535213574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682535213574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes_circuito.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentes_circuito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_circuito " "Found design unit 1: componentes_circuito" {  } { { "componentes_circuito.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/componentes_circuito.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535223191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535223191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_inversora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_inversora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_inversora-logic " "Found design unit 1: porta_inversora-logic" {  } { { "porta_inversora.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_inversora.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535223206 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_inversora " "Found entity 1: porta_inversora" {  } { { "porta_inversora.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_inversora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535223206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535223206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_and-logic " "Found design unit 1: porta_and-logic" {  } { { "porta_and.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_and.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535223206 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_and " "Found entity 1: porta_and" {  } { { "porta_and.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535223206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535223206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand_3in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand_3in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_nand_3in-logic " "Found design unit 1: porta_nand_3in-logic" {  } { { "porta_nand_3in.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_nand_3in.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535223206 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_nand_3in " "Found entity 1: porta_nand_3in" {  } { { "porta_nand_3in.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_nand_3in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535223206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535223206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_nand-logic " "Found design unit 1: porta_nand-logic" {  } { { "porta_nand.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_nand.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535223206 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_nand " "Found entity 1: porta_nand" {  } { { "porta_nand.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/porta_nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535223206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535223206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula13_exercicio1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula13_exercicio1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula13_exercicio1-logic " "Found design unit 1: Aula13_exercicio1-logic" {  } { { "Aula13_exercicio1.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/Aula13_exercicio1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535223222 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula13_exercicio1 " "Found entity 1: Aula13_exercicio1" {  } { { "Aula13_exercicio1.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula13_exercicio1/Aula13_exercicio1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682535223222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535223222 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "porta_and_3in " "Top-level design entity \"porta_and_3in\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1682535223269 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682535223378 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 26 15:53:43 2023 " "Processing ended: Wed Apr 26 15:53:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682535223378 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682535223378 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682535223378 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682535223378 ""}
