Netlist_File: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/clk_buf_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_clk_buf_primitive_inst_post_synth.net Netlist_ID: SHA256:c328afea1715d476743f6cc608ffddf2478dcaf05cca5020d2d90e602daa88ad
Array size: 64 x 46 logic blocks

#block name	x	y	subblk	layer	block number
#----------	--	--	------	-----	------------
$auto$rs_design_edit.cc:880:execute$414	49	43	0	0	#0
out:wire_out_clk	49	44	70	0	#1
out:$auto$rs_design_edit.cc:880:execute$414	49	44	71	0	#2
wire1		51	44	23	0	#3
