module halfadder(s,ca,a,b);
output s,ca;
input a,b;
xor x1(s,a,b);
and a1(ca,a,b);
endmodule

//Testbench
module halfadder_tb(S,CA,A,B);
output reg A,B;
input wire S,CA;
initial
begin
A = 0; B = 0;
$dumpfile("halfadder.vcd");
$dumpvars;
end
always #10 A = ~A;
always #5 B = ~B;
initial
begin
#40
$finish;
end
initial
begin
$monitor("At time = %d A = %d B = %d S = %d Ca = %d",$time, A, B, S, CA);
end
endmodule

//Instantiation
module halfadder_stimulus();
halfadder ha(s,ca,a,b);
halfadder_tb hatb(s,ca,a,b);
endmodule