<h3 id=x446><a href=PreExecution_IR.html#x446>x446</a> = InputArguments()</h3>
<text><strong>SrcCtx</strong>: Spatial.scala:52:17<br></text>
<text><strong>Type</strong>: Array[Text]<br></text>
<text><strong>Aliases</strong>: 0016: x0<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x447>x447</a>, <a href=PreExecution_IR.html#x449>x449</a>, <a href=PreExecution_IR.html#x451>x451</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x446>x446</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x447><a href=PreExecution_IR.html#x447>x447</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x446>x446</a>,i=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:13:25<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0016: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x448>x448</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x447>x447</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x448><a href=PreExecution_IR.html#x448>x448</a> = TextToFix(t=<a href=PreExecution_IR.html#x447>x447</a>,f=FixFmt(s=TRUE,i=_32,f=_0))</h3>
<text><strong>Name</strong>: n_runtime<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:13:31<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x456>x456</a>, <a href=PreExecution_IR.html#x473>x473</a>, <a href=PreExecution_IR.html#x793>x793</a>, <a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x448>x448</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x449><a href=PreExecution_IR.html#x449>x449</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x446>x446</a>,i=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:14:25<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0016: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x450>x450</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x449>x449</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x450><a href=PreExecution_IR.html#x450>x450</a> = TextToFlt(t=<a href=PreExecution_IR.html#x449>x449</a>,fm=FltFmt(m=_24,e=_8))</h3>
<text><strong>Name</strong>: dynRange<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:14:31<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x4<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x477>x477</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x450>x450</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x451><a href=PreExecution_IR.html#x451>x451</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x446>x446</a>,i=2)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:15:30<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0016: x5<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x452>x452</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x451>x451</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x452><a href=PreExecution_IR.html#x452>x452</a> = TextToFlt(t=<a href=PreExecution_IR.html#x451>x451</a>,fm=FltFmt(m=_24,e=_8))</h3>
<text><strong>Name</strong>: globalLogMaxIn<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:15:36<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x6<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x475>x475</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x452>x452</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x453><a href=PreExecution_IR.html#x453>x453</a> = ArrayFromSeq(seq=[1, 1.070866107940673828125, 1.14173233509063720703125, 1.21259844303131103515625, 1.28346455097198486328125, 1.35433065891265869140625, 1.4251968860626220703125, 1.4960629940032958984375, 1.5669291019439697265625, 1.63779532909393310546875, 1.70866143703460693359375, 1.77952754497528076171875, 1.85039365291595458984375, 1.92125988006591796875, 1.992125988006591796875, 2.0629920959472656250, 2.1338582038879394531250, 2.204724311828613281250, 2.27559065818786621093750, 2.34645676612854003906250, 2.41732287406921386718750, 2.48818898200988769531250, 2.55905508995056152343750, 2.62992119789123535156250, 2.70078730583190917968750, 2.7716536521911621093750, 2.84251976013183593750, 2.9133858680725097656250, 2.984251976013183593750, 3.0551180839538574218750, 3.125984191894531250, 3.1968502998352050781250, 3.26771664619445800781250, 3.33858275413513183593750, 3.40944886207580566406250, 3.48031497001647949218750, 3.55118107795715332031250, 3.62204718589782714843750, 3.69291329383850097656250, 3.763779640197753906250, 3.8346457481384277343750, 3.90551185607910156250, 3.9763779640197753906250, 4.0472440719604492187500, 4.11811017990112304687500, 4.18897628784179687500, 4.25984239578247070312500, 4.3307085037231445312500, 4.40157461166381835937500, 4.472440719604492187500, 4.5433073043823242187500, 4.61417341232299804687500, 4.68503952026367187500, 4.75590562820434570312500, 4.8267717361450195312500, 4.89763784408569335937500, 4.968503952026367187500, 5.03937005996704101562500, 5.1102361679077148437500, 5.18110227584838867187500, 5.251968383789062500, 5.32283449172973632812500, 5.3937005996704101562500, 5.46456670761108398437500, 5.53543329238891601562500, 5.6062994003295898437500, 5.67716550827026367187500, 5.748031616210937500, 5.81889772415161132812500, 5.8897638320922851562500, 5.96062994003295898437500, 6.031496047973632812500, 6.10236215591430664062500, 6.1732282638549804687500, 6.24409437179565429687500, 6.31496047973632812500, 6.38582658767700195312500, 6.4566926956176757812500, 6.527559280395507812500, 6.59842538833618164062500, 6.6692914962768554687500, 6.74015760421752929687500, 6.81102371215820312500, 6.88188982009887695312500, 6.9527559280395507812500, 7.02362203598022460937500, 7.094488143920898437500, 7.16535425186157226562500, 7.2362203598022460937500, 7.30708646774291992187500, 7.3779525756835937500, 7.44881868362426757812500, 7.51968526840209960937500, 7.590551376342773437500, 7.66141748428344726562500, 7.7322835922241210937500, 7.80314970016479492187500, 7.8740158081054687500, 7.94488191604614257812500, 8.01574802398681640625000, 8.0866146087646484375000, 8.1574802398681640625000, 8.22834682464599609375000, 8.29921245574951171875000, 8.37007904052734375000, 8.440944671630859375000, 8.51181125640869140625000, 8.58267688751220703125000, 8.6535434722900390625000, 8.7244091033935546875000, 8.79527568817138671875000, 8.86614131927490234375000, 8.937007904052734375000, 9.00787448883056640625000, 9.07874011993408203125000, 9.1496067047119140625000, 9.2204723358154296875000, 9.29133892059326171875000, 9.36220455169677734375000, 9.433071136474609375000, 9.503936767578125000, 9.57480335235595703125000, 9.64566898345947265625000, 9.7165355682373046875000, 9.7874011993408203125000, 9.85826778411865234375000, 9.92913341522216796875000, 10.00])</h3>
<text><strong>Name</strong>: xLutTable<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:23:40<br></text>
<text><strong>Type</strong>: Array[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x7<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x463>x463</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x453>x453</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x454><a href=PreExecution_IR.html#x454>x454</a> = ArrayFromSeq(seq=[0.0, 0.0297351740300655364990234375, 0.0575642995536327362060546875, 0.08371700346469879150390625, 0.10838387906551361083984375, 0.13172471523284912109375, 0.15387485921382904052734375, 0.1749498844146728515625, 0.195049345493316650390625, 0.214259624481201171875, 0.23265601694583892822265625, 0.2503047287464141845703125, 0.2672641277313232421875, 0.2835861146450042724609375, 0.2993167936801910400390625, 0.3144975602626800537109375, 0.3291655480861663818359375, 0.343354284763336181640625, 0.3570941388607025146484375, 0.3704125583171844482421875, 0.3833346664905548095703125, 0.3958833515644073486328125, 0.408079624176025390625, 0.41994273662567138671875, 0.4314903914928436279296875, 0.442738950252532958984375, 0.4537034928798675537109375, 0.4643979966640472412109375, 0.4748354852199554443359375, 0.4850279986858367919921875, 0.4949867725372314453125, 0.504722297191619873046875, 0.514244377613067626953125, 0.523562133312225341796875, 0.53268420696258544921875, 0.541618525981903076171875, 0.5503728389739990234375, 0.55895411968231201171875, 0.56736910343170166015625, 0.575624167919158935546875, 0.583725273609161376953125, 0.591677963733673095703125, 0.59948766231536865234375, 0.6071593761444091796875, 0.614697933197021484375, 0.622107923030853271484375, 0.629393517971038818359375, 0.636558949947357177734375, 0.64360809326171875, 0.650544583797454833984375, 0.65737211704254150390625, 0.664093911647796630859375, 0.670713245868682861328125, 0.677233219146728515625, 0.683656752109527587890625, 0.689986646175384521484375, 0.696225643157958984375, 0.70237624645233154296875, 0.708440959453582763671875, 0.714422166347503662109375, 0.720322132110595703125, 0.726142942905426025390625, 0.73188686370849609375, 0.7375557422637939453125, 0.743151605129241943359375, 0.748676300048828125, 0.7541315555572509765625, 0.759519159793853759765625, 0.76484072208404541015625, 0.77009785175323486328125, 0.7752921581268310546875, 0.78042507171630859375, 0.785497963428497314453125, 0.7905123233795166015625, 0.795469462871551513671875, 0.800370633602142333984375, 0.80521714687347412109375, 0.810010135173797607421875, 0.814750850200653076171875, 0.819440305233001708984375, 0.824079692363739013671875, 0.828670024871826171875, 0.833212375640869140625, 0.837707698345184326171875, 0.84215700626373291015625, 0.846561133861541748046875, 0.850921094417572021484375, 0.855237662792205810546875, 0.859511792659759521484375, 0.863744258880615234375, 0.867935836315155029296875, 0.872087419033050537109375, 0.876199662685394287109375, 0.880273342132568359375, 0.884309113025665283203125, 0.888307750225067138671875, 0.892269909381866455078125, 0.896196305751800537109375, 0.90008747577667236328125, 0.903944075107574462890625, 0.907766759395599365234375, 0.9115560054779052734375, 0.915312588214874267578125, 0.919036865234375, 0.922729551792144775390625, 0.926391065120697021484375, 0.9300220012664794921875, 0.933622777462005615234375, 0.93719398975372314453125, 0.940735995769500732421875, 0.944249451160430908203125, 0.947734653949737548828125, 0.9511921405792236328125, 0.954622328281402587890625, 0.95802557468414306640625, 0.961402416229248046875, 0.96475315093994140625, 0.968078315258026123046875, 0.971378147602081298828125, 0.97465312480926513671875, 0.977903544902801513671875, 0.9811298847198486328125, 0.984332382678985595703125, 0.987511456012725830078125, 0.990667402744293212890625, 0.993800640106201171875, 0.996911346912384033203125, 1])</h3>
<text><strong>Name</strong>: yLutTable<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:27:40<br></text>
<text><strong>Type</strong>: Array[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x464>x464</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x454>x454</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x455><a href=PreExecution_IR.html#x455>x455</a> = ArgInNew(init=0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x171<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x763>x763</a>, <a href=PreExecution_IR.html#x719>x719</a>, <a href=PreExecution_IR.html#x484>x484</a>, <a href=PreExecution_IR.html#x456>x456</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x455>x455</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x484>x484</a>, <a href=PreExecution_IR.html#x719>x719</a>, <a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x456>x456</a>]<br></text>
<h3 id=x456><a href=PreExecution_IR.html#x456>x456</a> = SetReg(mem=<a href=PreExecution_IR.html#x455>x455</a>,data=<a href=PreExecution_IR.html#x448>x448</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x172<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x455}, writes={x455})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x456>x456</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x456>x456</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x457><a href=PreExecution_IR.html#x457>x457</a> = RegRead(mem=<a href=PreExecution_IR.html#x455>x455</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x458>x458</a>, <a href=PreExecution_IR.html#x459>x459</a>, <a href=PreExecution_IR.html#x462>x462</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x455})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x457>x457</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x458><a href=PreExecution_IR.html#x458>x458</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x457>x457</a>],zero=0.0)</h3>
<text><strong>Name</strong>: inDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:30:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x9<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x471>x471</a>, <a href=PreExecution_IR.html#x489>x489</a>, <a href=PreExecution_IR.html#x491>x491</a>, <a href=PreExecution_IR.html#x496>x496</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x458>x458</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<h3 id=x459><a href=PreExecution_IR.html#x459>x459</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x457>x457</a>],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:31:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x10<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x768>x768</a>, <a href=PreExecution_IR.html#x770>x770</a>, <a href=PreExecution_IR.html#x787>x787</a>, <a href=PreExecution_IR.html#x794>x794</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x459>x459</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<h3 id=x460><a href=PreExecution_IR.html#x460>x460</a> = DRAMHostNew(dims=[128],zero=0.0)</h3>
<text><strong>Name</strong>: xLutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:34:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x11<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x463>x463</a>, <a href=PreExecution_IR.html#x519>x519</a>, <a href=PreExecution_IR.html#x521>x521</a>, <a href=PreExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x460>x460</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x461><a href=PreExecution_IR.html#x461>x461</a> = DRAMHostNew(dims=[128],zero=0.0)</h3>
<text><strong>Name</strong>: yLutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:35:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x12<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x464>x464</a>, <a href=PreExecution_IR.html#x533>x533</a>, <a href=PreExecution_IR.html#x535>x535</a>, <a href=PreExecution_IR.html#x538>x538</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x461>x461</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x462><a href=PreExecution_IR.html#x462>x462</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x457>x457</a>],zero=0.0)</h3>
<text><strong>Name</strong>: rawLogOutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:36:36<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x13<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x724>x724</a>, <a href=PreExecution_IR.html#x726>x726</a>, <a href=PreExecution_IR.html#x743>x743</a>, <a href=PreExecution_IR.html#x802>x802</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x462>x462</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<h3 id=x463><a href=PreExecution_IR.html#x463>x463</a> = SetMem(dram=<a href=PreExecution_IR.html#x460>x460</a>,data=<a href=PreExecution_IR.html#x453>x453</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:41:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x14<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x460}, writes={x460})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x463>x463</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x464><a href=PreExecution_IR.html#x464>x464</a> = SetMem(dram=<a href=PreExecution_IR.html#x461>x461</a>,data=<a href=PreExecution_IR.html#x454>x454</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:42:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x15<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x461}, writes={x461})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x464>x464</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x465><a href=PreExecution_IR.html#x465>x465</a> = OpenCSVFile(filename=../../../../fpga_io/melfilterbank_output.csv,write=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:44:37<br></text>
<text><strong>Type</strong>: CSVFile<br></text>
<text><strong>Aliases</strong>: 0016: x16<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x466>x466</a>, <a href=PreExecution_IR.html#x467>x467</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x465>x465</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x466><a href=PreExecution_IR.html#x466>x466</a> = ReadTokens(file=<a href=PreExecution_IR.html#x465>x465</a>,delim=
)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:44:37<br></text>
<text><strong>Type</strong>: Array[Text]<br></text>
<text><strong>Aliases</strong>: 0016: x17<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x468>x468</a>, <a href=PreExecution_IR.html#x470>x470</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x465})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x466>x466</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x467><a href=PreExecution_IR.html#x467>x467</a> = CloseCSVFile(file=<a href=PreExecution_IR.html#x465>x465</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:44:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x18<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x465}, writes={x465})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x467>x467</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x470><a href=PreExecution_IR.html#x470>x470</a> = ArrayMap(array=<a href=PreExecution_IR.html#x466>x466</a>,apply=Lambda2(inputA=<a href=PreExecution_IR.html#x466>x466</a>,inputB=<a href=PreExecution_IR.html#b19>b19</a>),func=Lambda1(input=<a href=PreExecution_IR.html#x468>x468</a>))</h3>
<text><strong>Name</strong>: inputData<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:44:37<br></text>
<text><strong>Type</strong>: Array[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x22<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x471>x471</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x470>x470</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b19><a href=PreExecution_IR.html#b19>b19</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:44:37<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x20>x20</a>, <a href=PreExecution_IR.html#x468>x468</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x470>x470</a>), block=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x468><a href=PreExecution_IR.html#x468>x468</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x466>x466</a>,i=<a href=PreExecution_IR.html#b19>b19</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:44:37<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0016: x20<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x469>x469</a>, <a href=PreExecution_IR.html#x470>x470</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x468>x468</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x470>x470</a>), block=0)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 1</h2>
<h3 id=x469><a href=PreExecution_IR.html#x469>x469</a> = TextToFlt(t=<a href=PreExecution_IR.html#x468>x468</a>,fm=FltFmt(m=_24,e=_8))</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:44:37<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x21<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x470>x470</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x469>x469</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x470>x470</a>), block=1)<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x471><a href=PreExecution_IR.html#x471>x471</a> = SetMem(dram=<a href=PreExecution_IR.html#x458>x458</a>,data=<a href=PreExecution_IR.html#x470>x470</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:45:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x23<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x458}, writes={x458})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x471>x471</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<h3 id=x472><a href=PreExecution_IR.html#x472>x472</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: Accel_n<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:48:24<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x24<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x473>x473</a>, <a href=PreExecution_IR.html#x546>x546</a>, <a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x472>x472</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x546>x546</a>, <a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x473>x473</a>]<br></text>
<h3 id=x473><a href=PreExecution_IR.html#x473>x473</a> = SetReg(mem=<a href=PreExecution_IR.html#x472>x472</a>,data=<a href=PreExecution_IR.html#x448>x448</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x25<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x472}, writes={x472})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x473>x473</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x473>x473</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x474><a href=PreExecution_IR.html#x474>x474</a> = ArgInNew(init=0.0)</h3>
<text><strong>Name</strong>: Accel_globalLogMax<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:52:35<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x26<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x475>x475</a>, <a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x474>x474</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x475>x475</a>]<br></text>
<h3 id=x475><a href=PreExecution_IR.html#x475>x475</a> = SetReg(mem=<a href=PreExecution_IR.html#x474>x474</a>,data=<a href=PreExecution_IR.html#x452>x452</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:53:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x27<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x474}, writes={x474})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x475>x475</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x475>x475</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x476><a href=PreExecution_IR.html#x476>x476</a> = ArgInNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x174<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x477>x477</a>, <a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x476>x476</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x477>x477</a>]<br></text>
<h3 id=x477><a href=PreExecution_IR.html#x477>x477</a> = SetReg(mem=<a href=PreExecution_IR.html#x476>x476</a>,data=<a href=PreExecution_IR.html#x450>x450</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x175<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x476}, writes={x476})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x477>x477</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x477>x477</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x792><a href=PreExecution_IR.html#x792>x792</a> = AccelScope(block=Block(Const(())))</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:56:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x152<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, simple=true, reads={x460,x458,x476,x472,x461,x459,x474,x455,x462}, writes={x462,x459})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x505>x505</a>, <a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x779>x779</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x509>x509</a>, <a href=PreExecution_IR.html#x763>x763</a>, <a href=PreExecution_IR.html#x735>x735</a>, <a href=PreExecution_IR.html#x788>x788</a>, <a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x680>x680</a>, <a href=PreExecution_IR.html#x688>x688</a>, <a href=PreExecution_IR.html#x703>x703</a>, <a href=PreExecution_IR.html#x708>x708</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x752>x752</a>, <a href=PreExecution_IR.html#x512>x512</a>, <a href=PreExecution_IR.html#x634>x634</a>, <a href=PreExecution_IR.html#x704>x704</a>, <a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x664>x664</a>, <a href=PreExecution_IR.html#x668>x668</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x632>x632</a>, <a href=PreExecution_IR.html#x753>x753</a>, <a href=PreExecution_IR.html#x499>x499</a>, <a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x541>x541</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x748>x748</a>, <a href=PreExecution_IR.html#x719>x719</a>, <a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x484>x484</a>, <a href=PreExecution_IR.html#x550>x550</a>, <a href=PreExecution_IR.html#x637>x637</a>, <a href=PreExecution_IR.html#x700>x700</a>, <a href=PreExecution_IR.html#x591>x591</a>, <a href=PreExecution_IR.html#x689>x689</a>, <a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x546>x546</a>, <a href=PreExecution_IR.html#x649>x649</a>, <a href=PreExecution_IR.html#x775>x775</a>, <a href=PreExecution_IR.html#x569>x569</a>, <a href=PreExecution_IR.html#x744>x744</a>, <a href=PreExecution_IR.html#x690>x690</a>, <a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x628>x628</a>, <a href=PreExecution_IR.html#x731>x731</a>, <a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x738>x738</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x472>x472</a>]<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x546><a href=PreExecution_IR.html#x546>x546</a> = RegRead(mem=<a href=PreExecution_IR.html#x472>x472</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:82:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x408, 0014: x35<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x547>x547</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x472})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x546>x546</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x546>x546</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x546>x546</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x546>x546</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x546>x546</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x748><a href=PreExecution_IR.html#x748>x748</a> = RegRead(mem=<a href=PreExecution_IR.html#x472>x472</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x441, 0014: x139<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x749>x749</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x472})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x748>x748</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x748>x748</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<h3 id=x478><a href=PreExecution_IR.html#x478>x478</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: buf<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:58:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x28<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x513>x513</a>, <a href=PreExecution_IR.html#x550>x550</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x478>x478</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x513>x513</a>]<br></text>
<h3 id=x479><a href=PreExecution_IR.html#x479>x479</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: xLutSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:61:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x29<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x668>x668</a>, <a href=PreExecution_IR.html#x528>x528</a>, <a href=PreExecution_IR.html#x792>x792</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x479>x479</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x649>x649</a>, <a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x668>x668</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<h3 id=x480><a href=PreExecution_IR.html#x480>x480</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: yLutSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x30<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x542>x542</a>, <a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x480>x480</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x542>x542</a>]<br></text>
<h3 id=x516><a href=PreExecution_IR.html#x516>x516</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x225<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x455,x458,x478}, writes={x478})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x516>x516</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x505>x505</a>, <a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x509>x509</a>, <a href=PreExecution_IR.html#x512>x512</a>, <a href=PreExecution_IR.html#x499>x499</a>, <a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>LoweredTransfer</strong>: DenseLoad()<br></text>
<text><strong>LoweredTransferSize</strong>: (<a href=PreExecution_IR.html#x173>x173</a>,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ReadDRAMs</strong>: [<a href=PreExecution_IR.html#x458>x458</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x481><a href=PreExecution_IR.html#x481>x481</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x187<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x492>x492</a>, <a href=PreExecution_IR.html#x496>x496</a>, <a href=PreExecution_IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x481>x481</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x492>x492</a>]<br></text>
<h3 id=x482><a href=PreExecution_IR.html#x482>x482</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x188<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x494>x494</a>, <a href=PreExecution_IR.html#x499>x499</a>, <a href=PreExecution_IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x482>x482</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x494>x494</a>]<br></text>
<h3 id=x483><a href=PreExecution_IR.html#x483>x483</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x189<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x496>x496</a>, <a href=PreExecution_IR.html#x512>x512</a>, <a href=PreExecution_IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x483>x483</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x512>x512</a>]<br></text>
<h3 id=x495><a href=PreExecution_IR.html#x495>x495</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x200<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x455,x458,x481,x482}, writes={x481,x482})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x495>x495</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 9<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x455>x455</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x171>x171</a>]<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x481>x481</a>, <a href=PreExecution_IR.html#x482>x482</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x484><a href=PreExecution_IR.html#x484>x484</a> = RegRead(mem=<a href=PreExecution_IR.html#x455>x455</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x406, 0014: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x485>x485</a>, <a href=PreExecution_IR.html#x493>x493</a>, <a href=PreExecution_IR.html#x495>x495</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x455})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x484>x484</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<h3 id=x485><a href=PreExecution_IR.html#x485>x485</a> = FixAdd(a=<a href=PreExecution_IR.html#x484>x484</a>,b=15)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x190<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x486>x486</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x485>x485</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 11<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<h3 id=x486><a href=PreExecution_IR.html#x486>x486</a> = FixDivSRA(a=<a href=PreExecution_IR.html#x485>x485</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x191<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x487>x487</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x486>x486</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 12<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<h3 id=x487><a href=PreExecution_IR.html#x487>x487</a> = FixSLA(a=<a href=PreExecution_IR.html#x486>x486</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x192<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x488>x488</a>, <a href=PreExecution_IR.html#x493>x493</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x487>x487</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 13<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<h3 id=x488><a href=PreExecution_IR.html#x488>x488</a> = FixSLA(a=<a href=PreExecution_IR.html#x487>x487</a>,b=2)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x193<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x490>x490</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x488>x488</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<h3 id=x489><a href=PreExecution_IR.html#x489>x489</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x458>x458</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x194<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x490>x490</a>, <a href=PreExecution_IR.html#x495>x495</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x458})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x489>x489</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<h3 id=x490><a href=PreExecution_IR.html#x490>x490</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x489>x489</a>), (size,<a href=PreExecution_IR.html#x488>x488</a>), (isLoad,true)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0016: x195<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x492>x492</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x490>x490</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<h3 id=x491><a href=PreExecution_IR.html#x491>x491</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x458>x458</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x196<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x492>x492</a>, <a href=PreExecution_IR.html#x495>x495</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x458})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x491>x491</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<h3 id=x492><a href=PreExecution_IR.html#x492>x492</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x481>x481</a>,data=<a href=PreExecution_IR.html#x490>x490</a>,ens=[<a href=PreExecution_IR.html#x491>x491</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x197<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x495>x495</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x481}, writes={x481})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x492>x492</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x492>x492</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 18<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x493><a href=PreExecution_IR.html#x493>x493</a> = SimpleStruct(elems=[(size,<a href=PreExecution_IR.html#x487>x487</a>), (start,0), (end,<a href=PreExecution_IR.html#x484>x484</a>)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x198<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x494>x494</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x493>x493</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 19<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<h3 id=x494><a href=PreExecution_IR.html#x494>x494</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x482>x482</a>,data=<a href=PreExecution_IR.html#x493>x493</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x199<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x495>x495</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x482}, writes={x482})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x494>x494</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x494>x494</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x495>x495</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x496><a href=PreExecution_IR.html#x496>x496</a> = FringeDenseLoad(dram=<a href=PreExecution_IR.html#x458>x458</a>,cmdStream=<a href=PreExecution_IR.html#x481>x481</a>,dataStream=<a href=PreExecution_IR.html#x483>x483</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x201<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x458,x481,x483}, writes={x483})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x496>x496</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<h3 id=x515><a href=PreExecution_IR.html#x515>x515</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x224<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x483,x482,x478}, writes={x483,x482,x478})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x499>x499</a>, <a href=PreExecution_IR.html#x505>x505</a>, <a href=PreExecution_IR.html#x512>x512</a>, <a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x498>x498</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x497><a href=PreExecution_IR.html#x497>x497</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x203<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x501>x501</a>, <a href=PreExecution_IR.html#x509>x509</a>, <a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x497>x497</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x501>x501</a>]<br></text>
<h3 id=x498><a href=PreExecution_IR.html#x498>x498</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x204<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x503>x503</a>, <a href=PreExecution_IR.html#x505>x505</a>, <a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x498>x498</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x503>x503</a>]<br></text>
<h3 id=x504><a href=PreExecution_IR.html#x504>x504</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x212<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x482,x497,x498}, writes={x482,x497,x498})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x482>x482</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x497>x497</a>, <a href=PreExecution_IR.html#x498>x498</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x499><a href=PreExecution_IR.html#x499>x499</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x482>x482</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x205<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x500>x500</a>, <a href=PreExecution_IR.html#x502>x502</a>, <a href=PreExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x482}, writes={x482})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x499>x499</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x500><a href=PreExecution_IR.html#x500>x500</a> = FieldApply(struct=<a href=PreExecution_IR.html#x499>x499</a>,field=end)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x208<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x501>x501</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x500>x500</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=0, block=0)<br></text>
<h3 id=x501><a href=PreExecution_IR.html#x501>x501</a> = RegWrite(mem=<a href=PreExecution_IR.html#x497>x497</a>,data=<a href=PreExecution_IR.html#x500>x500</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x209<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x497}, writes={x497})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x501>x501</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x501>x501</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x502><a href=PreExecution_IR.html#x502>x502</a> = FieldApply(struct=<a href=PreExecution_IR.html#x499>x499</a>,field=size)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x210<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x503>x503</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x502>x502</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 29<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=0, block=0)<br></text>
<h3 id=x503><a href=PreExecution_IR.html#x503>x503</a> = RegWrite(mem=<a href=PreExecution_IR.html#x498>x498</a>,data=<a href=PreExecution_IR.html#x502>x502</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x211<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x498}, writes={x498})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x503>x503</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x503>x503</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x499>x499</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 30<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x504>x504</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x505><a href=PreExecution_IR.html#x505>x505</a> = RegRead(mem=<a href=PreExecution_IR.html#x498>x498</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x407, 0014: x213<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x506>x506</a>, <a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x498})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x502>x502</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x502>x502</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x505>x505</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x506><a href=PreExecution_IR.html#x506>x506</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x505>x505</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x214<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x507>x507</a>, <a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x506>x506</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x514>x514</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b215>b215</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1, block=-1)<br></text>
<h3 id=x507><a href=PreExecution_IR.html#x507>x507</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x506>x506</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x216<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x514>x514</a>, <a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x507>x507</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x514>x514</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1, block=-1)<br></text>
<h3 id=x514><a href=PreExecution_IR.html#x514>x514</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x507>x507</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b215>b215</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x223<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x497,x483,x478}, writes={x483,x478})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x514>x514</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x505>x505</a>, <a href=PreExecution_IR.html#x512>x512</a>, <a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 34<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x497>x497</a>, <a href=PreExecution_IR.html#x483>x483</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x515>x515</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x478>x478</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b215><a href=PreExecution_IR.html#b215>b215</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x217>x217</a>, <a href=PreExecution_IR.html#x510>x510</a>, <a href=PreExecution_IR.html#x222>x222</a>, <a href=PreExecution_IR.html#x508>x508</a>, <a href=PreExecution_IR.html#x219>x219</a>, <a href=PreExecution_IR.html#x513>x513</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b215>b215</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x506>x506</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x508><a href=PreExecution_IR.html#x508>x508</a> = FixLeq(a=0,b=<a href=PreExecution_IR.html#b215>b215</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x217<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x511>x511</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x508>x508</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 35<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=0, block=0)<br></text>
<h3 id=x509><a href=PreExecution_IR.html#x509>x509</a> = RegRead(mem=<a href=PreExecution_IR.html#x497>x497</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x218<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x510>x510</a>, <a href=PreExecution_IR.html#x514>x514</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x497})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x509>x509</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x510><a href=PreExecution_IR.html#x510>x510</a> = FixLst(a=<a href=PreExecution_IR.html#b215>b215</a>,b=<a href=PreExecution_IR.html#x509>x509</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x219<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x511>x511</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x510>x510</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=0, block=0)<br></text>
<h3 id=x511><a href=PreExecution_IR.html#x511>x511</a> = And(a=<a href=PreExecution_IR.html#x508>x508</a>,b=<a href=PreExecution_IR.html#x510>x510</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x220<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x513>x513</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x511>x511</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=0, block=0)<br></text>
<h3 id=x512><a href=PreExecution_IR.html#x512>x512</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x483>x483</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x221<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x513>x513</a>, <a href=PreExecution_IR.html#x514>x514</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x483}, writes={x483})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x512>x512</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b215>b215</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b215>b215</a>:[<a href=PreExecution_IR.html#b215>b215</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b215>b215</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x512>x512</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b215>b215</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x512>x512</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 39<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x513><a href=PreExecution_IR.html#x513>x513</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x478>x478</a>,data=<a href=PreExecution_IR.html#x512>x512</a>,addr=[<a href=PreExecution_IR.html#b215>b215</a>],ens=[<a href=PreExecution_IR.html#x511>x511</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:64:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x222<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x514>x514</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x478}, writes={x478})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x513>x513</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b215>b215</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b215>b215</a>:[<a href=PreExecution_IR.html#b215>b215</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b215>b215</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x513>x513</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b215>b215</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x512>x512</a>, <a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x514>x514</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x530><a href=PreExecution_IR.html#x530>x530</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x240<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x460,x479}, writes={x479})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>LoweredTransfer</strong>: DenseLoad()<br></text>
<text><strong>LoweredTransferSize</strong>: (128,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ReadDRAMs</strong>: [<a href=PreExecution_IR.html#x460>x460</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x517><a href=PreExecution_IR.html#x517>x517</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x226<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x522>x522</a>, <a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x517>x517</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x522>x522</a>]<br></text>
<h3 id=x518><a href=PreExecution_IR.html#x518>x518</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x227<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x518>x518</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<h3 id=x523><a href=PreExecution_IR.html#x523>x523</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: AlignedLoadCommand<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x232<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x460,x517}, writes={x517})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x523>x523</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x517>x517</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x519><a href=PreExecution_IR.html#x519>x519</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x460>x460</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x228<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x520>x520</a>, <a href=PreExecution_IR.html#x523>x523</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x460})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x519>x519</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 45<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), stage=0, block=0)<br></text>
<h3 id=x520><a href=PreExecution_IR.html#x520>x520</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x519>x519</a>), (size,512), (isLoad,true)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0016: x229<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x522>x522</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x520>x520</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 46<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), stage=0, block=0)<br></text>
<h3 id=x521><a href=PreExecution_IR.html#x521>x521</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x460>x460</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x230<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x522>x522</a>, <a href=PreExecution_IR.html#x523>x523</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x460})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x521>x521</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), stage=0, block=0)<br></text>
<h3 id=x522><a href=PreExecution_IR.html#x522>x522</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x517>x517</a>,data=<a href=PreExecution_IR.html#x520>x520</a>,ens=[<a href=PreExecution_IR.html#x521>x521</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x231<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x523>x523</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x517}, writes={x517})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x522>x522</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x522>x522</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x523>x523</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x524><a href=PreExecution_IR.html#x524>x524</a> = FringeDenseLoad(dram=<a href=PreExecution_IR.html#x460>x460</a>,cmdStream=<a href=PreExecution_IR.html#x517>x517</a>,dataStream=<a href=PreExecution_IR.html#x518>x518</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x233<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x460,x517,x518}, writes={x518})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=0, block=0)<br></text>
<h3 id=x525><a href=PreExecution_IR.html#x525>x525</a> = CounterNew(start=0,end=128,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x234<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x526>x526</a>, <a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x529>x529</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b235>b235</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=-1, block=-1)<br></text>
<h3 id=x526><a href=PreExecution_IR.html#x526>x526</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x525>x525</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x236<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x529>x529</a>, <a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x529>x529</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=-1, block=-1)<br></text>
<h3 id=x529><a href=PreExecution_IR.html#x529>x529</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x526>x526</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b235>b235</a>],stopWhen=None)</h3>
<text><strong>Name</strong>: AlignedLoadWrite<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x239<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x518,x479}, writes={x518,x479})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x518>x518</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x530>x530</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x479>x479</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b235><a href=PreExecution_IR.html#b235>b235</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x238>x238</a>, <a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b235>b235</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PreExecution_IR.html#b235>b235</a>:-1},c=127,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x525>x525</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x527><a href=PreExecution_IR.html#x527>x527</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x518>x518</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x237<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x528>x528</a>, <a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x518}, writes={x518})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b235>b235</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b235>b235</a>:[<a href=PreExecution_IR.html#b235>b235</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b235>b235</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x527>x527</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b235>b235</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x528><a href=PreExecution_IR.html#x528>x528</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x479>x479</a>,data=<a href=PreExecution_IR.html#x527>x527</a>,addr=[<a href=PreExecution_IR.html#b235>b235</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:67:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x238<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x479}, writes={x479})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b235>b235</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b235>b235</a>:[<a href=PreExecution_IR.html#b235>b235</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b235>b235</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x528>x528</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b235>b235</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0, 1, 2]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},2:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x544><a href=PreExecution_IR.html#x544>x544</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x255<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x461,x480}, writes={x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x541>x541</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>LoweredTransfer</strong>: DenseLoad()<br></text>
<text><strong>LoweredTransferSize</strong>: (128,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ReadDRAMs</strong>: [<a href=PreExecution_IR.html#x461>x461</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x531><a href=PreExecution_IR.html#x531>x531</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x241<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x536>x536</a>, <a href=PreExecution_IR.html#x538>x538</a>, <a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x531>x531</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x536>x536</a>]<br></text>
<h3 id=x532><a href=PreExecution_IR.html#x532>x532</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x242<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x538>x538</a>, <a href=PreExecution_IR.html#x541>x541</a>, <a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x532>x532</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x541>x541</a>]<br></text>
<h3 id=x537><a href=PreExecution_IR.html#x537>x537</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: AlignedLoadCommand<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x247<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x461,x531}, writes={x531})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x537>x537</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x531>x531</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x533><a href=PreExecution_IR.html#x533>x533</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x461>x461</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x243<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x534>x534</a>, <a href=PreExecution_IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x461})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x533>x533</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 59<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<h3 id=x534><a href=PreExecution_IR.html#x534>x534</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x533>x533</a>), (size,512), (isLoad,true)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0016: x244<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x534>x534</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<h3 id=x535><a href=PreExecution_IR.html#x535>x535</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x461>x461</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x245<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x536>x536</a>, <a href=PreExecution_IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x461})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x535>x535</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 61<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<h3 id=x536><a href=PreExecution_IR.html#x536>x536</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x531>x531</a>,data=<a href=PreExecution_IR.html#x534>x534</a>,ens=[<a href=PreExecution_IR.html#x535>x535</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x246<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x531}, writes={x531})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x536>x536</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x538><a href=PreExecution_IR.html#x538>x538</a> = FringeDenseLoad(dram=<a href=PreExecution_IR.html#x461>x461</a>,cmdStream=<a href=PreExecution_IR.html#x531>x531</a>,dataStream=<a href=PreExecution_IR.html#x532>x532</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x248<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x461,x531,x532}, writes={x532})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x538>x538</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<h3 id=x539><a href=PreExecution_IR.html#x539>x539</a> = CounterNew(start=0,end=128,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x249<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x540>x540</a>, <a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x539>x539</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x543>x543</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b250>b250</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=-1, block=-1)<br></text>
<h3 id=x540><a href=PreExecution_IR.html#x540>x540</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x539>x539</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x251<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x543>x543</a>, <a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x543>x543</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=-1, block=-1)<br></text>
<h3 id=x543><a href=PreExecution_IR.html#x543>x543</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x540>x540</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b250>b250</a>],stopWhen=None)</h3>
<text><strong>Name</strong>: AlignedLoadWrite<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x254<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x532,x480}, writes={x532,x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x543>x543</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x541>x541</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x532>x532</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x480>x480</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b250><a href=PreExecution_IR.html#b250>b250</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x253>x253</a>, <a href=PreExecution_IR.html#x542>x542</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b250>b250</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PreExecution_IR.html#b250>b250</a>:-1},c=127,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x539>x539</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x541><a href=PreExecution_IR.html#x541>x541</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x532>x532</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x252<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x542>x542</a>, <a href=PreExecution_IR.html#x543>x543</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x532}, writes={x532})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x541>x541</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b250>b250</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b250>b250</a>:[<a href=PreExecution_IR.html#b250>b250</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b250>b250</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x541>x541</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b250>b250</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x541>x541</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x542><a href=PreExecution_IR.html#x542>x542</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x480>x480</a>,data=<a href=PreExecution_IR.html#x541>x541</a>,addr=[<a href=PreExecution_IR.html#b250>b250</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:68:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x253<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x543>x543</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x480}, writes={x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x542>x542</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b250>b250</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b250>b250</a>:[<a href=PreExecution_IR.html#b250>b250</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b250>b250</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x542>x542</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b250>b250</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x541>x541</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x545><a href=PreExecution_IR.html#x545>x545</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:79:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x34<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x792>x792</a>, <a href=PreExecution_IR.html#x711>x711</a>, <a href=PreExecution_IR.html#x756>x756</a>, <a href=PreExecution_IR.html#x738>x738</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x782>x782</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x711>x711</a>, <a href=PreExecution_IR.html#x756>x756</a>]<br></text>
<h3 id=x547><a href=PreExecution_IR.html#x547>x547</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x546>x546</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:82:23<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x36<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x548>x548</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x547>x547</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x546>x546</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x713>x713</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b37>b37</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1, block=-1)<br></text>
<h3 id=x548><a href=PreExecution_IR.html#x548>x548</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x547>x547</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:82:29<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x38<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x548>x548</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x546>x546</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x713>x713</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1, block=-1)<br></text>
<h3 id=x713><a href=PreExecution_IR.html#x713>x713</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x548>x548</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b37>b37</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:82:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x125<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x479,x480,x545,x478}, writes={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x680>x680</a>, <a href=PreExecution_IR.html#x688>x688</a>, <a href=PreExecution_IR.html#x703>x703</a>, <a href=PreExecution_IR.html#x708>x708</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x634>x634</a>, <a href=PreExecution_IR.html#x704>x704</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x664>x664</a>, <a href=PreExecution_IR.html#x668>x668</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x632>x632</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x550>x550</a>, <a href=PreExecution_IR.html#x637>x637</a>, <a href=PreExecution_IR.html#x700>x700</a>, <a href=PreExecution_IR.html#x591>x591</a>, <a href=PreExecution_IR.html#x689>x689</a>, <a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x546>x546</a>, <a href=PreExecution_IR.html#x649>x649</a>, <a href=PreExecution_IR.html#x569>x569</a>, <a href=PreExecution_IR.html#x690>x690</a>, <a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x628>x628</a>, <a href=PreExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x643>x643</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 72<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x678>x678</a>, <a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x24>x24</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b37><a href=PreExecution_IR.html#b37>b37</a></h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:82:29<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x39>x39</a>, <a href=PreExecution_IR.html#x124>x124</a>, <a href=PreExecution_IR.html#x550>x550</a>, <a href=PreExecution_IR.html#x711>x711</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x547>x547</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x549><a href=PreExecution_IR.html#x549>x549</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x333<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x555>x555</a>, <a href=PreExecution_IR.html#x569>x569</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x569>x569</a>, <a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<h3 id=x556><a href=PreExecution_IR.html#x556>x556</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: PipeInserter.scala:189:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x336<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x478,x549}, writes={x549})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 74<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x478>x478</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x550><a href=PreExecution_IR.html#x550>x550</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x478>x478</a>,addr=[<a href=PreExecution_IR.html#b37>b37</a>],ens=[])</h3>
<text><strong>Name</strong>: v0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:83:21<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x39<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x551>x551</a>, <a href=PreExecution_IR.html#x552>x552</a>, <a href=PreExecution_IR.html#x553>x553</a>, <a href=PreExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x478})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b37>b37</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b37>b37</a>:[<a href=PreExecution_IR.html#b37>b37</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b37>b37</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x550>x550</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x551><a href=PreExecution_IR.html#x551>x551</a> = FltLst(a=<a href=PreExecution_IR.html#x550>x550</a>,b=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:84:28<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x551>x551</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=0, block=0)<br></text>
<h3 id=x552><a href=PreExecution_IR.html#x552>x552</a> = FltNeg(a=<a href=PreExecution_IR.html#x550>x550</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:84:36<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x41<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x552>x552</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=0, block=0)<br></text>
<h3 id=x553><a href=PreExecution_IR.html#x553>x553</a> = Mux(s=<a href=PreExecution_IR.html#x551>x551</a>,a=<a href=PreExecution_IR.html#x552>x552</a>,b=<a href=PreExecution_IR.html#x550>x550</a>)</h3>
<text><strong>Name</strong>: v_abs<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:84:24<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x554>x554</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x553>x553</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=0, block=0)<br></text>
<h3 id=x554><a href=PreExecution_IR.html#x554>x554</a> = FltMax(a=<a href=PreExecution_IR.html#x553>x553</a>,b=100.0000013351431960018089739605784E-12)</h3>
<text><strong>Name</strong>: v_safe<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x554>x554</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 79<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=0, block=0)<br></text>
<h3 id=x555><a href=PreExecution_IR.html#x555>x555</a> = RegWrite(mem=<a href=PreExecution_IR.html#x549>x549</a>,data=<a href=PreExecution_IR.html#x554>x554</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x335<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x549}, writes={x549})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x555>x555</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 80<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x556>x556</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x557><a href=PreExecution_IR.html#x557>x557</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: decade_calc_reg<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:88:41<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x590>x590</a>, <a href=PreExecution_IR.html#x591>x591</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x557>x557</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x591>x591</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<h3 id=x558><a href=PreExecution_IR.html#x558>x558</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:39<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x339<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x592>x592</a>, <a href=PreExecution_IR.html#x634>x634</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x558>x558</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x634>x634</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x592>x592</a>]<br></text>
<h3 id=x559><a href=PreExecution_IR.html#x559>x559</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x340<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x593>x593</a>, <a href=PreExecution_IR.html#x632>x632</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x559>x559</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x632>x632</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x593>x593</a>]<br></text>
<h3 id=x560><a href=PreExecution_IR.html#x560>x560</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x341<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x594>x594</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x560>x560</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x594>x594</a>]<br></text>
<h3 id=x561><a href=PreExecution_IR.html#x561>x561</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x342<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x595>x595</a>, <a href=PreExecution_IR.html#x628>x628</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x561>x561</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x595>x595</a>]<br></text>
<h3 id=x562><a href=PreExecution_IR.html#x562>x562</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x343<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x596>x596</a>, <a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x596>x596</a>]<br></text>
<h3 id=x563><a href=PreExecution_IR.html#x563>x563</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:94:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x344<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x597>x597</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x563>x563</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<h3 id=x564><a href=PreExecution_IR.html#x564>x564</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:95:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x345<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x598>x598</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x564>x564</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<h3 id=x565><a href=PreExecution_IR.html#x565>x565</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x346<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x599>x599</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x565>x565</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x599>x599</a>]<br></text>
<h3 id=x566><a href=PreExecution_IR.html#x566>x566</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x347<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x600>x600</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x566>x566</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 90<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x618>x618</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x600>x600</a>]<br></text>
<h3 id=x567><a href=PreExecution_IR.html#x567>x567</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:98:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x348<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x601>x601</a>, <a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x567>x567</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<h3 id=x568><a href=PreExecution_IR.html#x568>x568</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x349<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x602>x602</a>, <a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x568>x568</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 8<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x709>x709</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x602>x602</a>]<br></text>
<h3 id=x603><a href=PreExecution_IR.html#x603>x603</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: PipeInserter.scala:189:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x361<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x558,x566,x561,x562,x549,x565,x568,x557,x567,x564,x563,x559,x560}, writes={x558,x566,x561,x562,x565,x568,x557,x567,x564,x563,x559,x560})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>, <a href=PreExecution_IR.html#x591>x591</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x549>x549</a>, <a href=PreExecution_IR.html#x557>x557</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x333>x333</a>]<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x564>x564</a>, <a href=PreExecution_IR.html#x558>x558</a>, <a href=PreExecution_IR.html#x568>x568</a>, <a href=PreExecution_IR.html#x565>x565</a>, <a href=PreExecution_IR.html#x562>x562</a>, <a href=PreExecution_IR.html#x557>x557</a>, <a href=PreExecution_IR.html#x567>x567</a>, <a href=PreExecution_IR.html#x561>x561</a>, <a href=PreExecution_IR.html#x559>x559</a>, <a href=PreExecution_IR.html#x566>x566</a>, <a href=PreExecution_IR.html#x560>x560</a>, <a href=PreExecution_IR.html#x563>x563</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x569><a href=PreExecution_IR.html#x569>x569</a> = RegRead(mem=<a href=PreExecution_IR.html#x549>x549</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x409, 0014: x338<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x575>x575</a>, <a href=PreExecution_IR.html#x577>x577</a>, <a href=PreExecution_IR.html#x603>x603</a>, <a href=PreExecution_IR.html#x573>x573</a>, <a href=PreExecution_IR.html#x576>x576</a>, <a href=PreExecution_IR.html#x574>x574</a>, <a href=PreExecution_IR.html#x572>x572</a>, <a href=PreExecution_IR.html#x578>x578</a>, <a href=PreExecution_IR.html#x579>x579</a>, <a href=PreExecution_IR.html#x571>x571</a>, <a href=PreExecution_IR.html#x570>x570</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x549})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x569>x569</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x570><a href=PreExecution_IR.html#x570>x570</a> = FltLeq(a=1,b=<a href=PreExecution_IR.html#x569>x569</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:39<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x45<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x589>x589</a>, <a href=PreExecution_IR.html#x592>x592</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x570>x570</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x571><a href=PreExecution_IR.html#x571>x571</a> = FltLeq(a=0.100000001490116119384765625,b=<a href=PreExecution_IR.html#x569>x569</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x46<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x588>x588</a>, <a href=PreExecution_IR.html#x593>x593</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x571>x571</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x572><a href=PreExecution_IR.html#x572>x572</a> = FltLeq(a=0.00999999977648258209228515625,b=<a href=PreExecution_IR.html#x569>x569</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x47<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x587>x587</a>, <a href=PreExecution_IR.html#x594>x594</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x572>x572</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x573><a href=PreExecution_IR.html#x573>x573</a> = FltLeq(a=0.001000000047497451305389404296875,b=<a href=PreExecution_IR.html#x569>x569</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x48<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x586>x586</a>, <a href=PreExecution_IR.html#x595>x595</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x573>x573</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 98<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x574><a href=PreExecution_IR.html#x574>x574</a> = FltLeq(a=0.0000999999974737875163555145263671875,b=<a href=PreExecution_IR.html#x569>x569</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x49<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x585>x585</a>, <a href=PreExecution_IR.html#x596>x596</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x574>x574</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x575><a href=PreExecution_IR.html#x575>x575</a> = FltLeq(a=0.00000999999974737875163555145263671875,b=<a href=PreExecution_IR.html#x569>x569</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:94:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x50<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x584>x584</a>, <a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 100<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x576><a href=PreExecution_IR.html#x576>x576</a> = FltLeq(a=0.0000009999999974752427078783512115478516,b=<a href=PreExecution_IR.html#x569>x569</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:95:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x51<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x583>x583</a>, <a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x576>x576</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 101<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x577><a href=PreExecution_IR.html#x577>x577</a> = FltLeq(a=0.0000001000000011686097423080354928970337,b=<a href=PreExecution_IR.html#x569>x569</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x582>x582</a>, <a href=PreExecution_IR.html#x599>x599</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x577>x577</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x578><a href=PreExecution_IR.html#x578>x578</a> = FltLeq(a=9.999999939225290290778502821922302E-9,b=<a href=PreExecution_IR.html#x569>x569</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x53<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x581>x581</a>, <a href=PreExecution_IR.html#x600>x600</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x578>x578</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 103<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x579><a href=PreExecution_IR.html#x579>x579</a> = FltLeq(a=999.9999717180685365747194737195969E-12,b=<a href=PreExecution_IR.html#x569>x569</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:98:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x54<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x580>x580</a>, <a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x579>x579</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x580><a href=PreExecution_IR.html#x580>x580</a> = Mux(s=<a href=PreExecution_IR.html#x579>x579</a>,a=-9.000,b=-10.00)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:98:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x55<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x581>x581</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x580>x580</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 105<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x581><a href=PreExecution_IR.html#x581>x581</a> = Mux(s=<a href=PreExecution_IR.html#x578>x578</a>,a=-8,b=<a href=PreExecution_IR.html#x580>x580</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x56<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x582>x582</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x581>x581</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 106<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x582><a href=PreExecution_IR.html#x582>x582</a> = Mux(s=<a href=PreExecution_IR.html#x577>x577</a>,a=-7.00,b=<a href=PreExecution_IR.html#x581>x581</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x57<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x582>x582</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 107<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x583><a href=PreExecution_IR.html#x583>x583</a> = Mux(s=<a href=PreExecution_IR.html#x576>x576</a>,a=-6.0,b=<a href=PreExecution_IR.html#x582>x582</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:95:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x58<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x584>x584</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 108<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x584><a href=PreExecution_IR.html#x584>x584</a> = Mux(s=<a href=PreExecution_IR.html#x575>x575</a>,a=-5.00,b=<a href=PreExecution_IR.html#x583>x583</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:94:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x59<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x585>x585</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x584>x584</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x585><a href=PreExecution_IR.html#x585>x585</a> = Mux(s=<a href=PreExecution_IR.html#x574>x574</a>,a=-4,b=<a href=PreExecution_IR.html#x584>x584</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x60<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x586>x586</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x585>x585</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x586><a href=PreExecution_IR.html#x586>x586</a> = Mux(s=<a href=PreExecution_IR.html#x573>x573</a>,a=-3.0,b=<a href=PreExecution_IR.html#x585>x585</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x61<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x587>x587</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x586>x586</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 111<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x587><a href=PreExecution_IR.html#x587>x587</a> = Mux(s=<a href=PreExecution_IR.html#x572>x572</a>,a=-2,b=<a href=PreExecution_IR.html#x586>x586</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x588>x588</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x587>x587</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 112<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x588><a href=PreExecution_IR.html#x588>x588</a> = Mux(s=<a href=PreExecution_IR.html#x571>x571</a>,a=-1,b=<a href=PreExecution_IR.html#x587>x587</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x63<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x589>x589</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x588>x588</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 113<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x589><a href=PreExecution_IR.html#x589>x589</a> = Mux(s=<a href=PreExecution_IR.html#x570>x570</a>,a=0.0,b=<a href=PreExecution_IR.html#x588>x588</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:31<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x64<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x589>x589</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 114<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<h3 id=x590><a href=PreExecution_IR.html#x590>x590</a> = RegWrite(mem=<a href=PreExecution_IR.html#x557>x557</a>,data=<a href=PreExecution_IR.html#x589>x589</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x65<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x590>x590</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x591><a href=PreExecution_IR.html#x591>x591</a> = RegRead(mem=<a href=PreExecution_IR.html#x557>x557</a>)</h3>
<text><strong>Name</strong>: decade_val<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x87<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x602>x602</a>, <a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x591>x591</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x591>x591</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x591>x591</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x592><a href=PreExecution_IR.html#x592>x592</a> = RegWrite(mem=<a href=PreExecution_IR.html#x558>x558</a>,data=<a href=PreExecution_IR.html#x570>x570</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:39<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x350<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x558}, writes={x558})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x592>x592</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x592>x592</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x593><a href=PreExecution_IR.html#x593>x593</a> = RegWrite(mem=<a href=PreExecution_IR.html#x559>x559</a>,data=<a href=PreExecution_IR.html#x571>x571</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x351<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x559}, writes={x559})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x593>x593</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x593>x593</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x594><a href=PreExecution_IR.html#x594>x594</a> = RegWrite(mem=<a href=PreExecution_IR.html#x560>x560</a>,data=<a href=PreExecution_IR.html#x572>x572</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x352<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x560}, writes={x560})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x594>x594</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x594>x594</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x595><a href=PreExecution_IR.html#x595>x595</a> = RegWrite(mem=<a href=PreExecution_IR.html#x561>x561</a>,data=<a href=PreExecution_IR.html#x573>x573</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x353<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x561}, writes={x561})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x595>x595</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x595>x595</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x596><a href=PreExecution_IR.html#x596>x596</a> = RegWrite(mem=<a href=PreExecution_IR.html#x562>x562</a>,data=<a href=PreExecution_IR.html#x574>x574</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x354<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x562}, writes={x562})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x596>x596</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x596>x596</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x597><a href=PreExecution_IR.html#x597>x597</a> = RegWrite(mem=<a href=PreExecution_IR.html#x563>x563</a>,data=<a href=PreExecution_IR.html#x575>x575</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:94:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x355<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x563}, writes={x563})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x597>x597</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x598><a href=PreExecution_IR.html#x598>x598</a> = RegWrite(mem=<a href=PreExecution_IR.html#x564>x564</a>,data=<a href=PreExecution_IR.html#x576>x576</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:95:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x356<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x564}, writes={x564})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x598>x598</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x599><a href=PreExecution_IR.html#x599>x599</a> = RegWrite(mem=<a href=PreExecution_IR.html#x565>x565</a>,data=<a href=PreExecution_IR.html#x577>x577</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x357<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x565}, writes={x565})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x599>x599</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x599>x599</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 124<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x600><a href=PreExecution_IR.html#x600>x600</a> = RegWrite(mem=<a href=PreExecution_IR.html#x566>x566</a>,data=<a href=PreExecution_IR.html#x578>x578</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x358<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x566}, writes={x566})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x600>x600</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x600>x600</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 125<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x601><a href=PreExecution_IR.html#x601>x601</a> = RegWrite(mem=<a href=PreExecution_IR.html#x567>x567</a>,data=<a href=PreExecution_IR.html#x579>x579</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:98:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x359<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x567}, writes={x567})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x601>x601</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x602><a href=PreExecution_IR.html#x602>x602</a> = RegWrite(mem=<a href=PreExecution_IR.html#x568>x568</a>,data=<a href=PreExecution_IR.html#x591>x591</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x360<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x568}, writes={x568})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x602>x602</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x602>x602</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x591>x591</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x603>x603</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x604><a href=PreExecution_IR.html#x604>x604</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: norm_val_calc_reg<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:101:43<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x66<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x636>x636</a>, <a href=PreExecution_IR.html#x637>x637</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x604>x604</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x636>x636</a>]<br></text>
<h3 id=x605><a href=PreExecution_IR.html#x605>x605</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x373<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x638>x638</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x605>x605</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 6<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x691>x691</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x638>x638</a>]<br></text>
<h3 id=x639><a href=PreExecution_IR.html#x639>x639</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: PipeInserter.scala:189:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x375<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x558,x566,x561,x562,x549,x565,x604,x605,x567,x564,x563,x559,x560}, writes={x604,x605})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x634>x634</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x632>x632</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x637>x637</a>, <a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 130<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x564>x564</a>, <a href=PreExecution_IR.html#x558>x558</a>, <a href=PreExecution_IR.html#x565>x565</a>, <a href=PreExecution_IR.html#x562>x562</a>, <a href=PreExecution_IR.html#x567>x567</a>, <a href=PreExecution_IR.html#x561>x561</a>, <a href=PreExecution_IR.html#x604>x604</a>, <a href=PreExecution_IR.html#x549>x549</a>, <a href=PreExecution_IR.html#x559>x559</a>, <a href=PreExecution_IR.html#x566>x566</a>, <a href=PreExecution_IR.html#x560>x560</a>, <a href=PreExecution_IR.html#x563>x563</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x347>x347</a>, <a href=PreExecution_IR.html#x341>x341</a>, <a href=PreExecution_IR.html#x339>x339</a>, <a href=PreExecution_IR.html#x345>x345</a>, <a href=PreExecution_IR.html#x346>x346</a>, <a href=PreExecution_IR.html#x340>x340</a>, <a href=PreExecution_IR.html#x333>x333</a>, <a href=PreExecution_IR.html#x348>x348</a>, <a href=PreExecution_IR.html#x342>x342</a>, <a href=PreExecution_IR.html#x343>x343</a>, <a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x604>x604</a>, <a href=PreExecution_IR.html#x605>x605</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x606><a href=PreExecution_IR.html#x606>x606</a> = RegRead(mem=<a href=PreExecution_IR.html#x549>x549</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x410, 0014: x338<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x613>x613</a>, <a href=PreExecution_IR.html#x614>x614</a>, <a href=PreExecution_IR.html#x612>x612</a>, <a href=PreExecution_IR.html#x609>x609</a>, <a href=PreExecution_IR.html#x615>x615</a>, <a href=PreExecution_IR.html#x611>x611</a>, <a href=PreExecution_IR.html#x635>x635</a>, <a href=PreExecution_IR.html#x608>x608</a>, <a href=PreExecution_IR.html#x639>x639</a>, <a href=PreExecution_IR.html#x607>x607</a>, <a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x549})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x606>x606</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x607><a href=PreExecution_IR.html#x607>x607</a> = FltMul(a=<a href=PreExecution_IR.html#x606>x606</a>,b=10.00)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:103:52<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x67<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x633>x633</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 132<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x608><a href=PreExecution_IR.html#x608>x608</a> = FltMul(a=<a href=PreExecution_IR.html#x606>x606</a>,b=100.0000)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:104:53<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x68<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x631>x631</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x608>x608</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x609><a href=PreExecution_IR.html#x609>x609</a> = FltMul(a=<a href=PreExecution_IR.html#x606>x606</a>,b=1000.000000)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:105:54<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x69<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x629>x629</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 134<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x610><a href=PreExecution_IR.html#x610>x610</a> = FltMul(a=<a href=PreExecution_IR.html#x606>x606</a>,b=10000.000000000)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:106:55<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x70<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x627>x627</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 135<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x611><a href=PreExecution_IR.html#x611>x611</a> = FltMul(a=<a href=PreExecution_IR.html#x606>x606</a>,b=100000.00000000000)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:107:56<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x71<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x625>x625</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 136<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x612><a href=PreExecution_IR.html#x612>x612</a> = FltMul(a=<a href=PreExecution_IR.html#x606>x606</a>,b=1000000.0000000000000)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:108:57<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x72<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x623>x623</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 137<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x613><a href=PreExecution_IR.html#x613>x613</a> = FltMul(a=<a href=PreExecution_IR.html#x606>x606</a>,b=10000000.0000000000000000)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:109:58<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x73<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x621>x621</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x613>x613</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 138<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x614><a href=PreExecution_IR.html#x614>x614</a> = FltMul(a=<a href=PreExecution_IR.html#x606>x606</a>,b=100000000.000000000000000000)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:59<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x74<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x619>x619</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x614>x614</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 139<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x615><a href=PreExecution_IR.html#x615>x615</a> = FltMul(a=<a href=PreExecution_IR.html#x606>x606</a>,b=1000000000.00000000000000000000)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:111:60<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x75<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x617>x617</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x615>x615</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 140<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x616><a href=PreExecution_IR.html#x616>x616</a> = RegRead(mem=<a href=PreExecution_IR.html#x567>x567</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:98:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x411, 0014: x371<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x617>x617</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x567})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x616>x616</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 141<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x617><a href=PreExecution_IR.html#x617>x617</a> = Mux(s=<a href=PreExecution_IR.html#x616>x616</a>,a=<a href=PreExecution_IR.html#x615>x615</a>,b=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:111:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x76<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x619>x619</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x617>x617</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x618><a href=PreExecution_IR.html#x618>x618</a> = RegRead(mem=<a href=PreExecution_IR.html#x566>x566</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x412, 0014: x370<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x619>x619</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x566})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x618>x618</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x618>x618</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x618>x618</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 143<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x619><a href=PreExecution_IR.html#x619>x619</a> = Mux(s=<a href=PreExecution_IR.html#x618>x618</a>,a=<a href=PreExecution_IR.html#x614>x614</a>,b=<a href=PreExecution_IR.html#x617>x617</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x77<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x621>x621</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x619>x619</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x620><a href=PreExecution_IR.html#x620>x620</a> = RegRead(mem=<a href=PreExecution_IR.html#x565>x565</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x413, 0014: x369<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x621>x621</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x565})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x620>x620</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 145<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x621><a href=PreExecution_IR.html#x621>x621</a> = Mux(s=<a href=PreExecution_IR.html#x620>x620</a>,a=<a href=PreExecution_IR.html#x613>x613</a>,b=<a href=PreExecution_IR.html#x619>x619</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:109:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x78<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x623>x623</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x621>x621</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 146<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x622><a href=PreExecution_IR.html#x622>x622</a> = RegRead(mem=<a href=PreExecution_IR.html#x564>x564</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:95:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x414, 0014: x368<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x623>x623</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x564})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x622>x622</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 147<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x623><a href=PreExecution_IR.html#x623>x623</a> = Mux(s=<a href=PreExecution_IR.html#x622>x622</a>,a=<a href=PreExecution_IR.html#x612>x612</a>,b=<a href=PreExecution_IR.html#x621>x621</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:108:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x79<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x625>x625</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x623>x623</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 148<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x624><a href=PreExecution_IR.html#x624>x624</a> = RegRead(mem=<a href=PreExecution_IR.html#x563>x563</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:94:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x415, 0014: x367<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x625>x625</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x563})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x624>x624</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x625><a href=PreExecution_IR.html#x625>x625</a> = Mux(s=<a href=PreExecution_IR.html#x624>x624</a>,a=<a href=PreExecution_IR.html#x611>x611</a>,b=<a href=PreExecution_IR.html#x623>x623</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:107:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x80<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x627>x627</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x625>x625</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 150<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x626><a href=PreExecution_IR.html#x626>x626</a> = RegRead(mem=<a href=PreExecution_IR.html#x562>x562</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x416, 0014: x366<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x627>x627</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x562})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x626>x626</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x627><a href=PreExecution_IR.html#x627>x627</a> = Mux(s=<a href=PreExecution_IR.html#x626>x626</a>,a=<a href=PreExecution_IR.html#x610>x610</a>,b=<a href=PreExecution_IR.html#x625>x625</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:106:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x81<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x629>x629</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x627>x627</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 152<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x628><a href=PreExecution_IR.html#x628>x628</a> = RegRead(mem=<a href=PreExecution_IR.html#x561>x561</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x417, 0014: x365<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x629>x629</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x561})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x628>x628</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 153<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x629><a href=PreExecution_IR.html#x629>x629</a> = Mux(s=<a href=PreExecution_IR.html#x628>x628</a>,a=<a href=PreExecution_IR.html#x609>x609</a>,b=<a href=PreExecution_IR.html#x627>x627</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:105:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x82<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x631>x631</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x629>x629</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 154<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x630><a href=PreExecution_IR.html#x630>x630</a> = RegRead(mem=<a href=PreExecution_IR.html#x560>x560</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x418, 0014: x364<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x631>x631</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x560})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x630>x630</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 155<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x631><a href=PreExecution_IR.html#x631>x631</a> = Mux(s=<a href=PreExecution_IR.html#x630>x630</a>,a=<a href=PreExecution_IR.html#x608>x608</a>,b=<a href=PreExecution_IR.html#x629>x629</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:104:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x83<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x633>x633</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x631>x631</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 156<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x632><a href=PreExecution_IR.html#x632>x632</a> = RegRead(mem=<a href=PreExecution_IR.html#x559>x559</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x419, 0014: x363<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x633>x633</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x559})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x632>x632</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x632>x632</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x632>x632</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 157<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x633><a href=PreExecution_IR.html#x633>x633</a> = Mux(s=<a href=PreExecution_IR.html#x632>x632</a>,a=<a href=PreExecution_IR.html#x607>x607</a>,b=<a href=PreExecution_IR.html#x631>x631</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:103:28<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x84<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x635>x635</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x633>x633</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x632>x632</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x634><a href=PreExecution_IR.html#x634>x634</a> = RegRead(mem=<a href=PreExecution_IR.html#x558>x558</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:39<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x420, 0014: x362<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x635>x635</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x558})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x634>x634</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x634>x634</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x634>x634</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 159<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x635><a href=PreExecution_IR.html#x635>x635</a> = Mux(s=<a href=PreExecution_IR.html#x634>x634</a>,a=<a href=PreExecution_IR.html#x606>x606</a>,b=<a href=PreExecution_IR.html#x633>x633</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:102:33<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x85<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x636>x636</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x635>x635</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x634>x634</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x632>x632</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 160<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<h3 id=x636><a href=PreExecution_IR.html#x636>x636</a> = RegWrite(mem=<a href=PreExecution_IR.html#x604>x604</a>,data=<a href=PreExecution_IR.html#x635>x635</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:102:27<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x86<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x604}, writes={x604})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x636>x636</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x636>x636</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x634>x634</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x632>x632</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x616>x616</a>, <a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 161<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x637><a href=PreExecution_IR.html#x637>x637</a> = RegRead(mem=<a href=PreExecution_IR.html#x604>x604</a>)</h3>
<text><strong>Name</strong>: norm_val<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x88<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x638>x638</a>, <a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x604})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x637>x637</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 162<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x638><a href=PreExecution_IR.html#x638>x638</a> = RegWrite(mem=<a href=PreExecution_IR.html#x605>x605</a>,data=<a href=PreExecution_IR.html#x637>x637</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x374<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x605}, writes={x605})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x638>x638</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x638>x638</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 163<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x640><a href=PreExecution_IR.html#x640>x640</a> = RegNew(init=126)</h3>
<text><strong>Name</strong>: found_idx<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:123:33<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x89<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x654>x654</a>, <a href=PreExecution_IR.html#x664>x664</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x640>x640</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 164<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x654>x654</a>]<br></text>
<h3 id=x641><a href=PreExecution_IR.html#x641>x641</a> = RegNew(init=false)</h3>
<text><strong>Name</strong>: found_flag<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:124:34<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x90<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x642>x642</a>, <a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x655>x655</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x641>x641</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 165<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x646>x646</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x642>x642</a>, <a href=PreExecution_IR.html#x655>x655</a>]<br></text>
<h3 id=x643><a href=PreExecution_IR.html#x643>x643</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: PipeInserter.scala:189:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x377<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x641}, writes={x641})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x643>x643</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 166<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x641>x641</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x642><a href=PreExecution_IR.html#x642>x642</a> = RegWrite(mem=<a href=PreExecution_IR.html#x641>x641</a>,data=false,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:125:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x643>x643</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x641}, writes={x641})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x642>x642</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x642>x642</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x643>x643</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x643>x643</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 167<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x643>x643</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x644><a href=PreExecution_IR.html#x644>x644</a> = CounterNew(start=0,end=127,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:127:33<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x645>x645</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x644>x644</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x659>x659</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b93>b93</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 168<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1, block=-1)<br></text>
<h3 id=x645><a href=PreExecution_IR.html#x645>x645</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x644>x644</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:127:39<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x94<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x659>x659</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x659>x659</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 169<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1, block=-1)<br></text>
<h3 id=x659><a href=PreExecution_IR.html#x659>x659</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x645>x645</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b93>b93</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:127:39<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x104<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x641,x479,x605,x640}, writes={x640,x641})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x659>x659</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x658>x658</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 170<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x641>x641</a>, <a href=PreExecution_IR.html#x479>x479</a>, <a href=PreExecution_IR.html#x605>x605</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x373>x373</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b93><a href=PreExecution_IR.html#b93>b93</a></h3>
<text><strong>Name</strong>: j_scan<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:127:39<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x97>x97</a>, <a href=PreExecution_IR.html#x101>x101</a>, <a href=PreExecution_IR.html#x648>x648</a>, <a href=PreExecution_IR.html#x654>x654</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b93>b93</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PreExecution_IR.html#b93>b93</a>:-1},c=126,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x644>x644</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x646><a href=PreExecution_IR.html#x646>x646</a> = RegRead(mem=<a href=PreExecution_IR.html#x641>x641</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:29<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x95<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x647>x647</a>, <a href=PreExecution_IR.html#x659>x659</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x641})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x646>x646</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x646>x646</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 171<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x647><a href=PreExecution_IR.html#x647>x647</a> = Not(a=<a href=PreExecution_IR.html#x646>x646</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:17<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x96<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x652>x652</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x647>x647</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 172<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<h3 id=x648><a href=PreExecution_IR.html#x648>x648</a> = FixAdd(a=<a href=PreExecution_IR.html#b93>b93</a>,b=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:65<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x648>x648</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 173<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<h3 id=x649><a href=PreExecution_IR.html#x649>x649</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x479>x479</a>,addr=[<a href=PreExecution_IR.html#x648>x648</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:57<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x651>x651</a>, <a href=PreExecution_IR.html#x659>x659</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x479})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b93>b93</a>)],ofs=Sum(ps=[],b=1),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[<a href=PreExecution_IR.html#b93>b93</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b93>b93</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x649>x649</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b93>b93</a>:1},c=1,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 174<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x650><a href=PreExecution_IR.html#x650>x650</a> = RegRead(mem=<a href=PreExecution_IR.html#x605>x605</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x421, 0014: x376<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x651>x651</a>, <a href=PreExecution_IR.html#x659>x659</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x605})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x650>x650</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x650>x650</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x650>x650</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 175<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x651><a href=PreExecution_IR.html#x651>x651</a> = FltLst(a=<a href=PreExecution_IR.html#x650>x650</a>,b=<a href=PreExecution_IR.html#x649>x649</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:47<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x99<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x652>x652</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 176<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<h3 id=x652><a href=PreExecution_IR.html#x652>x652</a> = And(a=<a href=PreExecution_IR.html#x647>x647</a>,b=<a href=PreExecution_IR.html#x651>x651</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:35<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x100<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x653>x653</a>, <a href=PreExecution_IR.html#x654>x654</a>, <a href=PreExecution_IR.html#x655>x655</a>, <a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x652>x652</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 177<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<h3 id=x653><a href=PreExecution_IR.html#x653>x653</a> = Not(a=<a href=PreExecution_IR.html#x652>x652</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:13<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x177<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x653>x653</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 178<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<h3 id=x658><a href=PreExecution_IR.html#x658>x658</a> = Switch(selects=[<a href=PreExecution_IR.html#x652>x652</a>, <a href=PreExecution_IR.html#x653>x653</a>],body=Block(x657))</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:13<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x328<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x659>x659</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x640,x641}, writes={x640,x641})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x657>x657</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 179<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x659>x659</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x656><a href=PreExecution_IR.html#x656>x656</a> = SwitchCase(body=Block(Const(())))</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:13<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x178<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x640,x641}, writes={x640,x641})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x656>x656</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x658>x658</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x658>x658</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 180<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x658>x658</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x640>x640</a>, <a href=PreExecution_IR.html#x641>x641</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x654><a href=PreExecution_IR.html#x654>x654</a> = RegWrite(mem=<a href=PreExecution_IR.html#x640>x640</a>,data=<a href=PreExecution_IR.html#b93>b93</a>,ens=[<a href=PreExecution_IR.html#x652>x652</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:129:27<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x101<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x656>x656</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x640}, writes={x640})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x654>x654</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b93>b93</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[<a href=PreExecution_IR.html#b93>b93</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b93>b93</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x654>x654</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b93>b93</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 181<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x655><a href=PreExecution_IR.html#x655>x655</a> = RegWrite(mem=<a href=PreExecution_IR.html#x641>x641</a>,data=true,ens=[<a href=PreExecution_IR.html#x652>x652</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:130:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x656>x656</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x641}, writes={x641})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x655>x655</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b93>b93</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[<a href=PreExecution_IR.html#b93>b93</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b93>b93</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x655>x655</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b93>b93</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x646>x646</a>, <a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 182<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x656>x656</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x657><a href=PreExecution_IR.html#x657>x657</a> = SwitchCase(body=Block(Const(())))</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:128:13<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x179<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x657>x657</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x658>x658</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x658>x658</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 183<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x658>x658</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x660><a href=PreExecution_IR.html#x660>x660</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x378<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x670>x670</a>, <a href=PreExecution_IR.html#x680>x680</a>, <a href=PreExecution_IR.html#x690>x690</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x660>x660</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 184<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x680>x680</a>, <a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<h3 id=x661><a href=PreExecution_IR.html#x661>x661</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x379<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x671>x671</a>, <a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x704>x704</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x661>x661</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 185<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x704>x704</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<h3 id=x662><a href=PreExecution_IR.html#x662>x662</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x380<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x672>x672</a>, <a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x662>x662</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 186<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x672>x672</a>]<br></text>
<h3 id=x663><a href=PreExecution_IR.html#x663>x663</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x381<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x673>x673</a>, <a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x663>x663</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 187<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x693>x693</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x673>x673</a>]<br></text>
<h3 id=x674><a href=PreExecution_IR.html#x674>x674</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: PipeInserter.scala:189:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x386<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x661,x640,x479,x662,x660,x663,x480}, writes={x660,x661,x662,x663})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x664>x664</a>, <a href=PreExecution_IR.html#x668>x668</a>, <a href=PreExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 188<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x640>x640</a>, <a href=PreExecution_IR.html#x479>x479</a>, <a href=PreExecution_IR.html#x480>x480</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x89>x89</a>]<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x660>x660</a>, <a href=PreExecution_IR.html#x661>x661</a>, <a href=PreExecution_IR.html#x662>x662</a>, <a href=PreExecution_IR.html#x663>x663</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x664><a href=PreExecution_IR.html#x664>x664</a> = RegRead(mem=<a href=PreExecution_IR.html#x640>x640</a>)</h3>
<text><strong>Name</strong>: j_idx<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:140:31<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x422, 0014: x105<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x667>x667</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x640})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x664>x664</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 189<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x665><a href=PreExecution_IR.html#x665>x665</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x479>x479</a>,addr=[<a href=PreExecution_IR.html#x664>x664</a>],ens=[])</h3>
<text><strong>Name</strong>: x_low<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x106<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x670>x670</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x479})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b93>b93</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x665>x665</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b815>b815</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b815>b815</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 190<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x666><a href=PreExecution_IR.html#x666>x666</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x480>x480</a>,addr=[<a href=PreExecution_IR.html#x664>x664</a>],ens=[])</h3>
<text><strong>Name</strong>: y_low<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x107<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x671>x671</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b93>b93</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x666>x666</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b815>b815</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b815>b815</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 191<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x667><a href=PreExecution_IR.html#x667>x667</a> = FixAdd(a=<a href=PreExecution_IR.html#x664>x664</a>,b=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:37<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x108<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x668>x668</a>, <a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x667>x667</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 192<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<h3 id=x668><a href=PreExecution_IR.html#x668>x668</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x479>x479</a>,addr=[<a href=PreExecution_IR.html#x667>x667</a>],ens=[])</h3>
<text><strong>Name</strong>: x_high<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x109<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x672>x672</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x479})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x668>x668</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b93>b93</a>],m=1)],b=1),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x668>x668</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b815>b815</a>:1},c=1,allIters={<a href=PreExecution_IR.html#b815>b815</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x668>x668</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 193<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[2]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {2:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x669><a href=PreExecution_IR.html#x669>x669</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x480>x480</a>,addr=[<a href=PreExecution_IR.html#x667>x667</a>],ens=[])</h3>
<text><strong>Name</strong>: y_high<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x110<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x673>x673</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b93>b93</a>],m=1)],b=1),allIters={<a href=PreExecution_IR.html#b93>b93</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x669>x669</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b815>b815</a>:1},c=1,allIters={<a href=PreExecution_IR.html#b815>b815</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 194<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x670><a href=PreExecution_IR.html#x670>x670</a> = RegWrite(mem=<a href=PreExecution_IR.html#x660>x660</a>,data=<a href=PreExecution_IR.html#x665>x665</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x382<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x660}, writes={x660})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x670>x670</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x665>x665</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 195<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x671><a href=PreExecution_IR.html#x671>x671</a> = RegWrite(mem=<a href=PreExecution_IR.html#x661>x661</a>,data=<a href=PreExecution_IR.html#x666>x666</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x383<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x661}, writes={x661})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x671>x671</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 196<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x672><a href=PreExecution_IR.html#x672>x672</a> = RegWrite(mem=<a href=PreExecution_IR.html#x662>x662</a>,data=<a href=PreExecution_IR.html#x668>x668</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x384<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x662}, writes={x662})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x672>x672</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x672>x672</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x668>x668</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 197<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x673><a href=PreExecution_IR.html#x673>x673</a> = RegWrite(mem=<a href=PreExecution_IR.html#x663>x663</a>,data=<a href=PreExecution_IR.html#x669>x669</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x385<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x663}, writes={x663})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x673>x673</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x673>x673</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 198<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x674>x674</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x675><a href=PreExecution_IR.html#x675>x675</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: log10_of_norm_val<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:147:36<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x701>x701</a>, <a href=PreExecution_IR.html#x705>x705</a>, <a href=PreExecution_IR.html#x708>x708</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 199<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x701>x701</a>, <a href=PreExecution_IR.html#x705>x705</a>]<br></text>
<h3 id=x676><a href=PreExecution_IR.html#x676>x676</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:25<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x391<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x684>x684</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x676>x676</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 200<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x697>x697</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x684>x684</a>]<br></text>
<h3 id=x677><a href=PreExecution_IR.html#x677>x677</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x392<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x685>x685</a>, <a href=PreExecution_IR.html#x689>x689</a>, <a href=PreExecution_IR.html#x700>x700</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 201<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x689>x689</a>, <a href=PreExecution_IR.html#x700>x700</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x685>x685</a>]<br></text>
<h3 id=x678><a href=PreExecution_IR.html#x678>x678</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x393<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x686>x686</a>, <a href=PreExecution_IR.html#x688>x688</a>, <a href=PreExecution_IR.html#x703>x703</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 202<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x688>x688</a>, <a href=PreExecution_IR.html#x703>x703</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x686>x686</a>]<br></text>
<h3 id=x687><a href=PreExecution_IR.html#x687>x687</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: PipeInserter.scala:189:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x397<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x678,x662,x676,x660,x677}, writes={x676,x677,x678})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 203<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x662>x662</a>, <a href=PreExecution_IR.html#x660>x660</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x378>x378</a>, <a href=PreExecution_IR.html#x380>x380</a>]<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x676>x676</a>, <a href=PreExecution_IR.html#x677>x677</a>, <a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x679><a href=PreExecution_IR.html#x679>x679</a> = RegRead(mem=<a href=PreExecution_IR.html#x662>x662</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x423, 0014: x389<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x681>x681</a>, <a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x662})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x679>x679</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 204<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x680><a href=PreExecution_IR.html#x680>x680</a> = RegRead(mem=<a href=PreExecution_IR.html#x660>x660</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x424, 0014: x387<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x681>x681</a>, <a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x660})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x680>x680</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x681><a href=PreExecution_IR.html#x681>x681</a> = FltSub(a=<a href=PreExecution_IR.html#x679>x679</a>,b=<a href=PreExecution_IR.html#x680>x680</a>)</h3>
<text><strong>Name</strong>: dx<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x112<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x682>x682</a>, <a href=PreExecution_IR.html#x684>x684</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x681>x681</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 206<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<h3 id=x682><a href=PreExecution_IR.html#x682>x682</a> = FltLst(a=999.9999717180685365747194737195969E-12,b=<a href=PreExecution_IR.html#x681>x681</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x113<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x683>x683</a>, <a href=PreExecution_IR.html#x685>x685</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x682>x682</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 207<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<h3 id=x683><a href=PreExecution_IR.html#x683>x683</a> = Not(a=<a href=PreExecution_IR.html#x682>x682</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x181<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x686>x686</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x683>x683</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 208<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<h3 id=x684><a href=PreExecution_IR.html#x684>x684</a> = RegWrite(mem=<a href=PreExecution_IR.html#x676>x676</a>,data=<a href=PreExecution_IR.html#x681>x681</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x394<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x676}, writes={x676})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x684>x684</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x684>x684</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x685><a href=PreExecution_IR.html#x685>x685</a> = RegWrite(mem=<a href=PreExecution_IR.html#x677>x677</a>,data=<a href=PreExecution_IR.html#x682>x682</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x395<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x677}, writes={x677})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x685>x685</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x685>x685</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 210<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x686><a href=PreExecution_IR.html#x686>x686</a> = RegWrite(mem=<a href=PreExecution_IR.html#x678>x678</a>,data=<a href=PreExecution_IR.html#x683>x683</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x396<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x678}, writes={x678})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x686>x686</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x686>x686</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 211<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x687>x687</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x688><a href=PreExecution_IR.html#x688>x688</a> = RegRead(mem=<a href=PreExecution_IR.html#x678>x678</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x425, 0014: x400<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x678})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x688>x688</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x688>x688</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x688>x688</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 212<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<h3 id=x689><a href=PreExecution_IR.html#x689>x689</a> = RegRead(mem=<a href=PreExecution_IR.html#x677>x677</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x426, 0014: x399<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>, <a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x677})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x689>x689</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x689>x689</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x689>x689</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x707><a href=PreExecution_IR.html#x707>x707</a> = Switch(selects=[<a href=PreExecution_IR.html#x689>x689</a>, <a href=PreExecution_IR.html#x688>x688</a>],body=Block(x706))</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x329<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x678,x661,x605,x675,x676,x660,x663,x677}, writes={x675})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x707>x707</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x688>x688</a>, <a href=PreExecution_IR.html#x703>x703</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x704>x704</a>, <a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x700>x700</a>, <a href=PreExecution_IR.html#x689>x689</a>, <a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 214<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x392>x392</a>, <a href=PreExecution_IR.html#x393>x393</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x702><a href=PreExecution_IR.html#x702>x702</a> = SwitchCase(body=Block(Const(())))</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x182<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x661,x605,x675,x676,x660,x663,x677}, writes={x675})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x700>x700</a>, <a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 215<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x661>x661</a>, <a href=PreExecution_IR.html#x676>x676</a>, <a href=PreExecution_IR.html#x663>x663</a>, <a href=PreExecution_IR.html#x677>x677</a>, <a href=PreExecution_IR.html#x660>x660</a>, <a href=PreExecution_IR.html#x605>x605</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x381>x381</a>, <a href=PreExecution_IR.html#x392>x392</a>, <a href=PreExecution_IR.html#x379>x379</a>, <a href=PreExecution_IR.html#x373>x373</a>, <a href=PreExecution_IR.html#x391>x391</a>, <a href=PreExecution_IR.html#x378>x378</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x690><a href=PreExecution_IR.html#x690>x690</a> = RegRead(mem=<a href=PreExecution_IR.html#x660>x660</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:141:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x427, 0014: x387<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x692>x692</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x660})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x690>x690</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 216<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x691><a href=PreExecution_IR.html#x691>x691</a> = RegRead(mem=<a href=PreExecution_IR.html#x605>x605</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:115:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x428, 0014: x376<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x692>x692</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x605})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x691>x691</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x691>x691</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x691>x691</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x692><a href=PreExecution_IR.html#x692>x692</a> = FltSub(a=<a href=PreExecution_IR.html#x691>x691</a>,b=<a href=PreExecution_IR.html#x690>x690</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:151:52<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x114<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x696>x696</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x692>x692</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<h3 id=x693><a href=PreExecution_IR.html#x693>x693</a> = RegRead(mem=<a href=PreExecution_IR.html#x663>x663</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:144:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x429, 0014: x390<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x695>x695</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x663})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x693>x693</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x693>x693</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x693>x693</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x694><a href=PreExecution_IR.html#x694>x694</a> = RegRead(mem=<a href=PreExecution_IR.html#x661>x661</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x430, 0014: x388<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x695>x695</a>, <a href=PreExecution_IR.html#x699>x699</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x661})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x694>x694</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 220<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<h3 id=x695><a href=PreExecution_IR.html#x695>x695</a> = FltSub(a=<a href=PreExecution_IR.html#x693>x693</a>,b=<a href=PreExecution_IR.html#x694>x694</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:151:71<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x115<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x696>x696</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x695>x695</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 221<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<h3 id=x696><a href=PreExecution_IR.html#x696>x696</a> = FltMul(a=<a href=PreExecution_IR.html#x692>x692</a>,b=<a href=PreExecution_IR.html#x695>x695</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:151:61<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x116<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x698>x698</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x696>x696</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x690>x690</a>, <a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<h3 id=x697><a href=PreExecution_IR.html#x697>x697</a> = RegRead(mem=<a href=PreExecution_IR.html#x676>x676</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x431, 0014: x398<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x698>x698</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x676})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x697>x697</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x697>x697</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x697>x697</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 223<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x698><a href=PreExecution_IR.html#x698>x698</a> = FltDiv(a=<a href=PreExecution_IR.html#x696>x696</a>,b=<a href=PreExecution_IR.html#x697>x697</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:151:80<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x117<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x699>x699</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x698>x698</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 224<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<h3 id=x699><a href=PreExecution_IR.html#x699>x699</a> = FltAdd(a=<a href=PreExecution_IR.html#x694>x694</a>,b=<a href=PreExecution_IR.html#x698>x698</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:151:40<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x118<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x701>x701</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x699>x699</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 225<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<h3 id=x700><a href=PreExecution_IR.html#x700>x700</a> = RegRead(mem=<a href=PreExecution_IR.html#x677>x677</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x432, 0014: x399<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x701>x701</a>, <a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x677})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x700>x700</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x700>x700</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x700>x700</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 226<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<h3 id=x701><a href=PreExecution_IR.html#x701>x701</a> = RegWrite(mem=<a href=PreExecution_IR.html#x675>x675</a>,data=<a href=PreExecution_IR.html#x699>x699</a>,ens=[<a href=PreExecution_IR.html#x700>x700</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:151:31<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x119<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x702>x702</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x675}, writes={x675})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x701>x701</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x701>x701</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x700>x700</a>, <a href=PreExecution_IR.html#x693>x693</a>, <a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 227<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x702>x702</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x706><a href=PreExecution_IR.html#x706>x706</a> = SwitchCase(body=Block(Const(())))</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x183<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x678,x661,x675}, writes={x675})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x706>x706</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x703>x703</a>, <a href=PreExecution_IR.html#x704>x704</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 228<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x678>x678</a>, <a href=PreExecution_IR.html#x661>x661</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x707>x707</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x379>x379</a>, <a href=PreExecution_IR.html#x393>x393</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x703><a href=PreExecution_IR.html#x703>x703</a> = RegRead(mem=<a href=PreExecution_IR.html#x678>x678</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:150:9<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x433, 0014: x400<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x705>x705</a>, <a href=PreExecution_IR.html#x706>x706</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x678})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x703>x703</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x703>x703</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x703>x703</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 229<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x704><a href=PreExecution_IR.html#x704>x704</a> = RegRead(mem=<a href=PreExecution_IR.html#x661>x661</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x434, 0014: x388<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x705>x705</a>, <a href=PreExecution_IR.html#x706>x706</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x661})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x704>x704</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x704>x704</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x704>x704</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 230<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x705><a href=PreExecution_IR.html#x705>x705</a> = RegWrite(mem=<a href=PreExecution_IR.html#x675>x675</a>,data=<a href=PreExecution_IR.html#x704>x704</a>,ens=[<a href=PreExecution_IR.html#x703>x703</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:153:31<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x120<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x706>x706</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x675}, writes={x675})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x705>x705</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x705>x705</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x704>x704</a>, <a href=PreExecution_IR.html#x703>x703</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 231<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x706>x706</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x712><a href=PreExecution_IR.html#x712>x712</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: PipeInserter.scala:189:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x401<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x675,x568,x545}, writes={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x708>x708</a>, <a href=PreExecution_IR.html#x709>x709</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 232<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x675>x675</a>, <a href=PreExecution_IR.html#x568>x568</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x349>x349</a>, <a href=PreExecution_IR.html#x111>x111</a>]<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x545>x545</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x708><a href=PreExecution_IR.html#x708>x708</a> = RegRead(mem=<a href=PreExecution_IR.html#x675>x675</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:157:53<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x435, 0014: x122<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x710>x710</a>, <a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x675})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x708>x708</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 233<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x709><a href=PreExecution_IR.html#x709>x709</a> = RegRead(mem=<a href=PreExecution_IR.html#x568>x568</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:114:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x436, 0014: x372<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x710>x710</a>, <a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x568})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x709>x709</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x709>x709</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x709>x709</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 234<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(7),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x710><a href=PreExecution_IR.html#x710>x710</a> = FltAdd(a=<a href=PreExecution_IR.html#x709>x709</a>,b=<a href=PreExecution_IR.html#x708>x708</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:157:33<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x123<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x711>x711</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x710>x710</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 235<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=0, block=0)<br></text>
<h3 id=x711><a href=PreExecution_IR.html#x711>x711</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x545>x545</a>,data=<a href=PreExecution_IR.html#x710>x710</a>,addr=[<a href=PreExecution_IR.html#b37>b37</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:157:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x124<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545}, writes={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x711>x711</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b37>b37</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b37>b37</a>:[<a href=PreExecution_IR.html#b37>b37</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b37>b37</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x711>x711</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 236<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x747><a href=PreExecution_IR.html#x747>x747</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x291<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x545,x462,x455}, writes={x462})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x735>x735</a>, <a href=PreExecution_IR.html#x719>x719</a>, <a href=PreExecution_IR.html#x744>x744</a>, <a href=PreExecution_IR.html#x731>x731</a>, <a href=PreExecution_IR.html#x738>x738</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x746>x746</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>LoweredTransfer</strong>: DenseStore()<br></text>
<text><strong>LoweredTransferSize</strong>: (<a href=PreExecution_IR.html#x173>x173</a>,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 237<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x714><a href=PreExecution_IR.html#x714>x714</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x256<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x727>x727</a>, <a href=PreExecution_IR.html#x743>x743</a>, <a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x714>x714</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 238<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x727>x727</a>]<br></text>
<h3 id=x715><a href=PreExecution_IR.html#x715>x715</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x257<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x740>x740</a>, <a href=PreExecution_IR.html#x743>x743</a>, <a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 239<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x740>x740</a>]<br></text>
<h3 id=x716><a href=PreExecution_IR.html#x716>x716</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x258<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x743>x743</a>, <a href=PreExecution_IR.html#x744>x744</a>, <a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x716>x716</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 240<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x744>x744</a>]<br></text>
<h3 id=x746><a href=PreExecution_IR.html#x746>x746</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x290<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x715,x545,x716,x455,x462,x714}, writes={x714,x715,x716,x462})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x735>x735</a>, <a href=PreExecution_IR.html#x719>x719</a>, <a href=PreExecution_IR.html#x744>x744</a>, <a href=PreExecution_IR.html#x731>x731</a>, <a href=PreExecution_IR.html#x738>x738</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x745>x745</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 241<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenDRAMs</strong>: [<a href=PreExecution_IR.html#x462>x462</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x742><a href=PreExecution_IR.html#x742>x742</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x286<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x715,x545,x455,x462,x714}, writes={x714,x715})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x742>x742</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x735>x735</a>, <a href=PreExecution_IR.html#x719>x719</a>, <a href=PreExecution_IR.html#x731>x731</a>, <a href=PreExecution_IR.html#x738>x738</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x746>x746</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x746>x746</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 242<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x718>x718</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x746>x746</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x717><a href=PreExecution_IR.html#x717>x717</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x260<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x728>x728</a>, <a href=PreExecution_IR.html#x735>x735</a>, <a href=PreExecution_IR.html#x742>x742</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x717>x717</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 243<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x728>x728</a>]<br></text>
<h3 id=x718><a href=PreExecution_IR.html#x718>x718</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x261<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x729>x729</a>, <a href=PreExecution_IR.html#x731>x731</a>, <a href=PreExecution_IR.html#x742>x742</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x718>x718</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 244<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x731>x731</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x729>x729</a>]<br></text>
<h3 id=x730><a href=PreExecution_IR.html#x730>x730</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x273<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x742>x742</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x717,x455,x462,x718,x714}, writes={x714,x717,x718})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x730>x730</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 245<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x455>x455</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x171>x171</a>]<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x714>x714</a>, <a href=PreExecution_IR.html#x717>x717</a>, <a href=PreExecution_IR.html#x718>x718</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x719><a href=PreExecution_IR.html#x719>x719</a> = RegRead(mem=<a href=PreExecution_IR.html#x455>x455</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x437, 0014: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x720>x720</a>, <a href=PreExecution_IR.html#x728>x728</a>, <a href=PreExecution_IR.html#x730>x730</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x455})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x719>x719</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 246<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x720><a href=PreExecution_IR.html#x720>x720</a> = FixAdd(a=<a href=PreExecution_IR.html#x719>x719</a>,b=15)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x262<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x721>x721</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x720>x720</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 247<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<h3 id=x721><a href=PreExecution_IR.html#x721>x721</a> = FixDivSRA(a=<a href=PreExecution_IR.html#x720>x720</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x263<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x721>x721</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 248<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<h3 id=x722><a href=PreExecution_IR.html#x722>x722</a> = FixSLA(a=<a href=PreExecution_IR.html#x721>x721</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x264<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x723>x723</a>, <a href=PreExecution_IR.html#x729>x729</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 249<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<h3 id=x723><a href=PreExecution_IR.html#x723>x723</a> = FixSLA(a=<a href=PreExecution_IR.html#x722>x722</a>,b=2)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x265<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x725>x725</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 250<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<h3 id=x724><a href=PreExecution_IR.html#x724>x724</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x462>x462</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x266<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x725>x725</a>, <a href=PreExecution_IR.html#x730>x730</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x462})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x724>x724</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 251<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<h3 id=x725><a href=PreExecution_IR.html#x725>x725</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x724>x724</a>), (size,<a href=PreExecution_IR.html#x723>x723</a>), (isLoad,false)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0016: x267<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x727>x727</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x725>x725</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 252<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<h3 id=x726><a href=PreExecution_IR.html#x726>x726</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x462>x462</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x268<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x727>x727</a>, <a href=PreExecution_IR.html#x730>x730</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x462})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 253<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<h3 id=x727><a href=PreExecution_IR.html#x727>x727</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x714>x714</a>,data=<a href=PreExecution_IR.html#x725>x725</a>,ens=[<a href=PreExecution_IR.html#x726>x726</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x269<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x730>x730</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x714}, writes={x714})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x727>x727</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x727>x727</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 254<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x728><a href=PreExecution_IR.html#x728>x728</a> = RegWrite(mem=<a href=PreExecution_IR.html#x717>x717</a>,data=<a href=PreExecution_IR.html#x719>x719</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x271<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x730>x730</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x717}, writes={x717})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x728>x728</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 255<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x729><a href=PreExecution_IR.html#x729>x729</a> = RegWrite(mem=<a href=PreExecution_IR.html#x718>x718</a>,data=<a href=PreExecution_IR.html#x722>x722</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x272<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x730>x730</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x718}, writes={x718})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x729>x729</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x729>x729</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 256<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x730>x730</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x731><a href=PreExecution_IR.html#x731>x731</a> = RegRead(mem=<a href=PreExecution_IR.html#x718>x718</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x438, 0014: x274<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x732>x732</a>, <a href=PreExecution_IR.html#x742>x742</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x718})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x731>x731</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x721>x721</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x721>x721</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x731>x731</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x731>x731</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 257<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x732><a href=PreExecution_IR.html#x732>x732</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x731>x731</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x275<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x733>x733</a>, <a href=PreExecution_IR.html#x742>x742</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x731>x731</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x741>x741</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b276>b276</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 258<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1, block=-1)<br></text>
<h3 id=x733><a href=PreExecution_IR.html#x733>x733</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x732>x732</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x277<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x741>x741</a>, <a href=PreExecution_IR.html#x742>x742</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x733>x733</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x731>x731</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x741>x741</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 259<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1, block=-1)<br></text>
<h3 id=x741><a href=PreExecution_IR.html#x741>x741</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x733>x733</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b276>b276</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x285<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x742>x742</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x717,x545,x715}, writes={x715})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x735>x735</a>, <a href=PreExecution_IR.html#x731>x731</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 260<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x717>x717</a>, <a href=PreExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x742>x742</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b276><a href=PreExecution_IR.html#b276>b276</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x280>x280</a>, <a href=PreExecution_IR.html#x736>x736</a>, <a href=PreExecution_IR.html#x278>x278</a>, <a href=PreExecution_IR.html#x282>x282</a>, <a href=PreExecution_IR.html#x330>x330</a>, <a href=PreExecution_IR.html#x734>x734</a>, <a href=PreExecution_IR.html#x738>x738</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b276>b276</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x732>x732</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x734><a href=PreExecution_IR.html#x734>x734</a> = FixLeq(a=0,b=<a href=PreExecution_IR.html#b276>b276</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x278<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 261<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=0, block=0)<br></text>
<h3 id=x735><a href=PreExecution_IR.html#x735>x735</a> = RegRead(mem=<a href=PreExecution_IR.html#x717>x717</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x279<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x736>x736</a>, <a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x717})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x735>x735</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 262<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x736><a href=PreExecution_IR.html#x736>x736</a> = FixLst(a=<a href=PreExecution_IR.html#b276>b276</a>,b=<a href=PreExecution_IR.html#x735>x735</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x280<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 263<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=0, block=0)<br></text>
<h3 id=x737><a href=PreExecution_IR.html#x737>x737</a> = And(a=<a href=PreExecution_IR.html#x734>x734</a>,b=<a href=PreExecution_IR.html#x736>x736</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x281<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x739>x739</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 264<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=0, block=0)<br></text>
<h3 id=x738><a href=PreExecution_IR.html#x738>x738</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x545>x545</a>,addr=[<a href=PreExecution_IR.html#b276>b276</a>],ens=[<a href=PreExecution_IR.html#x737>x737</a>, true])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x330<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x739>x739</a>, <a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x738>x738</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b276>b276</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b276>b276</a>:[<a href=PreExecution_IR.html#b276>b276</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b276>b276</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x738>x738</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b276>b276</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 265<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[3]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=2,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x739><a href=PreExecution_IR.html#x739>x739</a> = SimpleStruct(elems=[(_1,<a href=PreExecution_IR.html#x738>x738</a>), (_2,<a href=PreExecution_IR.html#x737>x737</a>)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Tup2[Flt[_24,_8],Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x283<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x740>x740</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x739>x739</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 266<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=0, block=0)<br></text>
<h3 id=x740><a href=PreExecution_IR.html#x740>x740</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x715>x715</a>,data=<a href=PreExecution_IR.html#x739>x739</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x284<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x715}, writes={x715})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x740>x740</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b276>b276</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b276>b276</a>:[<a href=PreExecution_IR.html#b276>b276</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b276>b276</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x740>x740</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b276>b276</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 267<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x741>x741</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x743><a href=PreExecution_IR.html#x743>x743</a> = FringeDenseStore(dram=<a href=PreExecution_IR.html#x462>x462</a>,cmdStream=<a href=PreExecution_IR.html#x714>x714</a>,dataStream=<a href=PreExecution_IR.html#x715>x715</a>,ackStream=<a href=PreExecution_IR.html#x716>x716</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x287<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x462,x714,x715,x716}, writes={x716,x462})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x746>x746</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x746>x746</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 268<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x746>x746</a>), stage=0, block=0)<br></text>
<h3 id=x745><a href=PreExecution_IR.html#x745>x745</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x289<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x716}, writes={x716})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x745>x745</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x744>x744</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x746>x746</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x746>x746</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 269<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x716>x716</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x746>x746</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x744><a href=PreExecution_IR.html#x744>x744</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x716>x716</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:21<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x288<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x745>x745</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x716}, writes={x716})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x744>x744</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x744>x744</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x744>x744</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x745>x745</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x745>x745</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 270<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x745>x745</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x749><a href=PreExecution_IR.html#x749>x749</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x748>x748</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:23<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x140<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x750>x750</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x749>x749</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x757>x757</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b141>b141</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 271<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1, block=-1)<br></text>
<h3 id=x750><a href=PreExecution_IR.html#x750>x750</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x749>x749</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:29<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x142<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x757>x757</a>, <a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x750>x750</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x757>x757</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 272<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1, block=-1)<br></text>
<h3 id=x757><a href=PreExecution_IR.html#x757>x757</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x750>x750</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b141>b141</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x147<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x545,x474,x476}, writes={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x752>x752</a>, <a href=PreExecution_IR.html#x753>x753</a>, <a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 273<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x545>x545</a>, <a href=PreExecution_IR.html#x474>x474</a>, <a href=PreExecution_IR.html#x476>x476</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x174>x174</a>, <a href=PreExecution_IR.html#x26>x26</a>, <a href=PreExecution_IR.html#x24>x24</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x545>x545</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b141><a href=PreExecution_IR.html#b141>b141</a></h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:29<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x143>x143</a>, <a href=PreExecution_IR.html#x146>x146</a>, <a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x756>x756</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b141>b141</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x749>x749</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x751><a href=PreExecution_IR.html#x751>x751</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x545>x545</a>,addr=[<a href=PreExecution_IR.html#b141>b141</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:181:33<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x143<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x755>x755</a>, <a href=PreExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x751>x751</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b141>b141</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b141>b141</a>:[<a href=PreExecution_IR.html#b141>b141</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b141>b141</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b141>b141</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x751>x751</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 274<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[2]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x752><a href=PreExecution_IR.html#x752>x752</a> = RegRead(mem=<a href=PreExecution_IR.html#x474>x474</a>)</h3>
<text><strong>Name</strong>: logMax<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:168:39<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x442, 0014: x130<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x754>x754</a>, <a href=PreExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x474})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x752>x752</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 275<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x753><a href=PreExecution_IR.html#x753>x753</a> = RegRead(mem=<a href=PreExecution_IR.html#x476>x476</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x443, 0014: x176<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x754>x754</a>, <a href=PreExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x476})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x753>x753</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 276<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x754><a href=PreExecution_IR.html#x754>x754</a> = FltSub(a=<a href=PreExecution_IR.html#x752>x752</a>,b=<a href=PreExecution_IR.html#x753>x753</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:181:45<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x144<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x754>x754</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x752>x752</a>, <a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 277<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=0, block=0)<br></text>
<h3 id=x755><a href=PreExecution_IR.html#x755>x755</a> = FltMax(a=<a href=PreExecution_IR.html#x751>x751</a>,b=<a href=PreExecution_IR.html#x754>x754</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:181:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x145<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x756>x756</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x752>x752</a>, <a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 278<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=0, block=0)<br></text>
<h3 id=x756><a href=PreExecution_IR.html#x756>x756</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x545>x545</a>,data=<a href=PreExecution_IR.html#x755>x755</a>,addr=[<a href=PreExecution_IR.html#b141>b141</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:181:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x146<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545}, writes={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x756>x756</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b141>b141</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b141>b141</a>:[<a href=PreExecution_IR.html#b141>b141</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b141>b141</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x756>x756</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b141>b141</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x752>x752</a>, <a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 279<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x757>x757</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x791><a href=PreExecution_IR.html#x791>x791</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x327<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x792>x792</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x545,x455,x459}, writes={x459})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x779>x779</a>, <a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x763>x763</a>, <a href=PreExecution_IR.html#x788>x788</a>, <a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), block=0)<br></text>
<text><strong>LoweredTransfer</strong>: DenseStore()<br></text>
<text><strong>LoweredTransferSize</strong>: (<a href=PreExecution_IR.html#x173>x173</a>,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 280<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x792>x792</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x758><a href=PreExecution_IR.html#x758>x758</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x292<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x771>x771</a>, <a href=PreExecution_IR.html#x787>x787</a>, <a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x758>x758</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 281<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x771>x771</a>]<br></text>
<h3 id=x759><a href=PreExecution_IR.html#x759>x759</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x293<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x784>x784</a>, <a href=PreExecution_IR.html#x787>x787</a>, <a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x759>x759</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 282<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x784>x784</a>]<br></text>
<h3 id=x760><a href=PreExecution_IR.html#x760>x760</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x294<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>, <a href=PreExecution_IR.html#x788>x788</a>, <a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x760>x760</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 283<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<h3 id=x790><a href=PreExecution_IR.html#x790>x790</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x326<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x759,x545,x459,x760,x758,x455}, writes={x758,x759,x760,x459})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x790>x790</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x779>x779</a>, <a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x763>x763</a>, <a href=PreExecution_IR.html#x788>x788</a>, <a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x789>x789</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 284<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x791>x791</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenDRAMs</strong>: [<a href=PreExecution_IR.html#x459>x459</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x786><a href=PreExecution_IR.html#x786>x786</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x322<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x790>x790</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x759,x545,x459,x758,x455}, writes={x758,x759})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x779>x779</a>, <a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x763>x763</a>, <a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 285<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x762>x762</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x761><a href=PreExecution_IR.html#x761>x761</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x296<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x772>x772</a>, <a href=PreExecution_IR.html#x779>x779</a>, <a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x761>x761</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 286<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<h3 id=x762><a href=PreExecution_IR.html#x762>x762</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x297<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x773>x773</a>, <a href=PreExecution_IR.html#x775>x775</a>, <a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x762>x762</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 287<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x773>x773</a>]<br></text>
<h3 id=x774><a href=PreExecution_IR.html#x774>x774</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x309<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x762,x459,x758,x455,x761}, writes={x758,x761,x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 288<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x455>x455</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x171>x171</a>]<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x758>x758</a>, <a href=PreExecution_IR.html#x761>x761</a>, <a href=PreExecution_IR.html#x762>x762</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x763><a href=PreExecution_IR.html#x763>x763</a> = RegRead(mem=<a href=PreExecution_IR.html#x455>x455</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x444, 0014: x173<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x764>x764</a>, <a href=PreExecution_IR.html#x772>x772</a>, <a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x455})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x763>x763</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 289<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<h3 id=x764><a href=PreExecution_IR.html#x764>x764</a> = FixAdd(a=<a href=PreExecution_IR.html#x763>x763</a>,b=15)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x298<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x764>x764</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 290<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<h3 id=x765><a href=PreExecution_IR.html#x765>x765</a> = FixDivSRA(a=<a href=PreExecution_IR.html#x764>x764</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x299<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x766>x766</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 291<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<h3 id=x766><a href=PreExecution_IR.html#x766>x766</a> = FixSLA(a=<a href=PreExecution_IR.html#x765>x765</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x300<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x767>x767</a>, <a href=PreExecution_IR.html#x773>x773</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x766>x766</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 292<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<h3 id=x767><a href=PreExecution_IR.html#x767>x767</a> = FixSLA(a=<a href=PreExecution_IR.html#x766>x766</a>,b=2)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x301<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x769>x769</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x767>x767</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 293<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<h3 id=x768><a href=PreExecution_IR.html#x768>x768</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x459>x459</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x302<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x769>x769</a>, <a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x459})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x768>x768</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 294<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<h3 id=x769><a href=PreExecution_IR.html#x769>x769</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x768>x768</a>), (size,<a href=PreExecution_IR.html#x767>x767</a>), (isLoad,false)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0016: x303<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x771>x771</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x769>x769</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 295<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<h3 id=x770><a href=PreExecution_IR.html#x770>x770</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x459>x459</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x304<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x771>x771</a>, <a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x459})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x770>x770</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 296<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<h3 id=x771><a href=PreExecution_IR.html#x771>x771</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x758>x758</a>,data=<a href=PreExecution_IR.html#x769>x769</a>,ens=[<a href=PreExecution_IR.html#x770>x770</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x305<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x758}, writes={x758})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x771>x771</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x771>x771</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>, <a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 297<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x772><a href=PreExecution_IR.html#x772>x772</a> = RegWrite(mem=<a href=PreExecution_IR.html#x761>x761</a>,data=<a href=PreExecution_IR.html#x763>x763</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x307<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x761}, writes={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x772>x772</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 298<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x773><a href=PreExecution_IR.html#x773>x773</a> = RegWrite(mem=<a href=PreExecution_IR.html#x762>x762</a>,data=<a href=PreExecution_IR.html#x766>x766</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x308<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x762}, writes={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x773>x773</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x773>x773</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 299<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x774>x774</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x775><a href=PreExecution_IR.html#x775>x775</a> = RegRead(mem=<a href=PreExecution_IR.html#x762>x762</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x445, 0014: x310<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x776>x776</a>, <a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x765>x765</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x765>x765</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x775>x775</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 300<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x776><a href=PreExecution_IR.html#x776>x776</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x775>x775</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x311<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x777>x777</a>, <a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x776>x776</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x785>x785</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b312>b312</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 301<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1, block=-1)<br></text>
<h3 id=x777><a href=PreExecution_IR.html#x777>x777</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x776>x776</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x313<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x785>x785</a>, <a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x777>x777</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x785>x785</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 302<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1, block=-1)<br></text>
<h3 id=x785><a href=PreExecution_IR.html#x785>x785</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x777>x777</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b312>b312</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x321<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x761,x545,x759}, writes={x759})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x785>x785</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x775>x775</a>, <a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 303<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x761>x761</a>, <a href=PreExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x786>x786</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x297>x297</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x759>x759</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b312><a href=PreExecution_IR.html#b312>b312</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x314>x314</a>, <a href=PreExecution_IR.html#x318>x318</a>, <a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x778>x778</a>, <a href=PreExecution_IR.html#x331>x331</a>, <a href=PreExecution_IR.html#x316>x316</a>, <a href=PreExecution_IR.html#x780>x780</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b312>b312</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x776>x776</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x778><a href=PreExecution_IR.html#x778>x778</a> = FixLeq(a=0,b=<a href=PreExecution_IR.html#b312>b312</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x314<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x781>x781</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x778>x778</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 304<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=0, block=0)<br></text>
<h3 id=x779><a href=PreExecution_IR.html#x779>x779</a> = RegRead(mem=<a href=PreExecution_IR.html#x761>x761</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x315<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x780>x780</a>, <a href=PreExecution_IR.html#x785>x785</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x779>x779</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 305<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x780><a href=PreExecution_IR.html#x780>x780</a> = FixLst(a=<a href=PreExecution_IR.html#b312>b312</a>,b=<a href=PreExecution_IR.html#x779>x779</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x316<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x781>x781</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x780>x780</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 306<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=0, block=0)<br></text>
<h3 id=x781><a href=PreExecution_IR.html#x781>x781</a> = And(a=<a href=PreExecution_IR.html#x778>x778</a>,b=<a href=PreExecution_IR.html#x780>x780</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x317<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x783>x783</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x781>x781</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 307<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=0, block=0)<br></text>
<h3 id=x782><a href=PreExecution_IR.html#x782>x782</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x545>x545</a>,addr=[<a href=PreExecution_IR.html#b312>b312</a>],ens=[<a href=PreExecution_IR.html#x781>x781</a>, true])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x331<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x783>x783</a>, <a href=PreExecution_IR.html#x785>x785</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x782>x782</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b312>b312</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b312>b312</a>:[<a href=PreExecution_IR.html#b312>b312</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b312>b312</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x782>x782</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b312>b312</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 308<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x783><a href=PreExecution_IR.html#x783>x783</a> = SimpleStruct(elems=[(_1,<a href=PreExecution_IR.html#x782>x782</a>), (_2,<a href=PreExecution_IR.html#x781>x781</a>)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Tup2[Flt[_24,_8],Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x319<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x784>x784</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x783>x783</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 309<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=0, block=0)<br></text>
<h3 id=x784><a href=PreExecution_IR.html#x784>x784</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x759>x759</a>,data=<a href=PreExecution_IR.html#x783>x783</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x320<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x785>x785</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x759}, writes={x759})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x784>x784</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b312>b312</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b312>b312</a>:[<a href=PreExecution_IR.html#b312>b312</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b312>b312</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x784>x784</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b312>b312</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 310<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x785>x785</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x787><a href=PreExecution_IR.html#x787>x787</a> = FringeDenseStore(dram=<a href=PreExecution_IR.html#x459>x459</a>,cmdStream=<a href=PreExecution_IR.html#x758>x758</a>,dataStream=<a href=PreExecution_IR.html#x759>x759</a>,ackStream=<a href=PreExecution_IR.html#x760>x760</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x323<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x790>x790</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x459,x758,x759,x760}, writes={x760,x459})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 311<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=0, block=0)<br></text>
<h3 id=x789><a href=PreExecution_IR.html#x789>x789</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x325<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x790>x790</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x760}, writes={x760})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x789>x789</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 312<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x760>x760</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x788><a href=PreExecution_IR.html#x788>x788</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x760>x760</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:186:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x324<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x789>x789</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x760}, writes={x760})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x788>x788</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x789>x789</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x789>x789</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 313<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x789>x789</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x793><a href=PreExecution_IR.html#x793>x793</a> = ArrayNew(size=<a href=PreExecution_IR.html#x448>x448</a>)</h3>
<text><strong>Name</strong>: result<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:190:24<br></text>
<text><strong>Type</strong>: Array[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x153<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x794>x794</a>, <a href=PreExecution_IR.html#x796>x796</a>, <a href=PreExecution_IR.html#x797>x797</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x794><a href=PreExecution_IR.html#x794>x794</a> = GetMem(dram=<a href=PreExecution_IR.html#x459>x459</a>,data=<a href=PreExecution_IR.html#x793>x793</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:190:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x154<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x459,x793}, writes={x793})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x794>x794</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<h3 id=x795><a href=PreExecution_IR.html#x795>x795</a> = OpenCSVFile(filename=../../../../fpga_io/logcompress_output.csv,write=true)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:192:15<br></text>
<text><strong>Type</strong>: CSVFile<br></text>
<text><strong>Aliases</strong>: 0016: x155<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x799>x799</a>, <a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x795>x795</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x796><a href=PreExecution_IR.html#x796>x796</a> = ArrayLength(array=<a href=PreExecution_IR.html#x793>x793</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:192:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x156<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x799>x799</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x793})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x796>x796</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x799><a href=PreExecution_IR.html#x799>x799</a> = WriteTokens(file=<a href=PreExecution_IR.html#x795>x795</a>,delim=
,len=<a href=PreExecution_IR.html#x796>x796</a>,token=Lambda1(input=<a href=PreExecution_IR.html#b157>b157</a>))</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:192:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x160<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x795}, writes={x795})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x799>x799</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b157><a href=PreExecution_IR.html#b157>b157</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:192:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x158>x158</a>, <a href=PreExecution_IR.html#x797>x797</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x799>x799</a>), block=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x797><a href=PreExecution_IR.html#x797>x797</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x793>x793</a>,i=<a href=PreExecution_IR.html#b157>b157</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:192:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x158<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x798>x798</a>, <a href=PreExecution_IR.html#x799>x799</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x793})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x797>x797</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x799>x799</a>), block=0)<br></text>
<h3 id=x798><a href=PreExecution_IR.html#x798>x798</a> = FltToText(a=<a href=PreExecution_IR.html#x797>x797</a>,format=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:192:15<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0016: x159<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x799>x799</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x798>x798</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x799>x799</a>), block=0)<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x800><a href=PreExecution_IR.html#x800>x800</a> = CloseCSVFile(file=<a href=PreExecution_IR.html#x795>x795</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:192:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x161<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x795}, writes={x795})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x801><a href=PreExecution_IR.html#x801>x801</a> = ArrayNew(size=<a href=PreExecution_IR.html#x448>x448</a>)</h3>
<text><strong>Name</strong>: rawLogResult<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:195:30<br></text>
<text><strong>Type</strong>: Array[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x162<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x802>x802</a>, <a href=PreExecution_IR.html#x804>x804</a>, <a href=PreExecution_IR.html#x805>x805</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x802><a href=PreExecution_IR.html#x802>x802</a> = GetMem(dram=<a href=PreExecution_IR.html#x462>x462</a>,data=<a href=PreExecution_IR.html#x801>x801</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:195:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x163<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x462,x801}, writes={x801})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x802>x802</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x457>x457</a>]<br></text>
<h3 id=x803><a href=PreExecution_IR.html#x803>x803</a> = OpenCSVFile(filename=../../../../fpga_io/logcompress_output_raw_fpga.csv,write=true)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:196:15<br></text>
<text><strong>Type</strong>: CSVFile<br></text>
<text><strong>Aliases</strong>: 0016: x164<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x807>x807</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x803>x803</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x804><a href=PreExecution_IR.html#x804>x804</a> = ArrayLength(array=<a href=PreExecution_IR.html#x801>x801</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:196:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x165<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x801})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x804>x804</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x807><a href=PreExecution_IR.html#x807>x807</a> = WriteTokens(file=<a href=PreExecution_IR.html#x803>x803</a>,delim=
,len=<a href=PreExecution_IR.html#x804>x804</a>,token=Lambda1(input=<a href=PreExecution_IR.html#b166>b166</a>))</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:196:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x169<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x803}, writes={x803})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b166><a href=PreExecution_IR.html#b166>b166</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:196:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x167>x167</a>, <a href=PreExecution_IR.html#x805>x805</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x805><a href=PreExecution_IR.html#x805>x805</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x801>x801</a>,i=<a href=PreExecution_IR.html#b166>b166</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:196:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x167<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x806>x806</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x801})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x805>x805</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<h3 id=x806><a href=PreExecution_IR.html#x806>x806</a> = FltToText(a=<a href=PreExecution_IR.html#x805>x805</a>,format=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:196:15<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0016: x168<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x808><a href=PreExecution_IR.html#x808>x808</a> = CloseCSVFile(file=<a href=PreExecution_IR.html#x803>x803</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:196:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x170<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x803}, writes={x803})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
