// Seed: 1550018925
program module_0 #(
    parameter id_8 = 32'd55
) (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic id_3, id_4;
  logic id_5, id_6, id_7, _id_8, id_9;
  assign module_1.id_3 = 0;
  logic [id_8 : 1  +  1] id_10 = -1 != !id_8;
endprogram
module module_1 (
    input  supply0 id_0,
    input  supply1 id_1,
    output supply0 id_2,
    output supply0 id_3
);
  wire id_5 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  tri1 id_6 = 1;
  assign id_3 = id_6;
endmodule
module module_2 #(
    parameter id_8 = 32'd56,
    parameter id_9 = 32'd91
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    _id_9,
    id_10
);
  input wire id_10;
  input wire _id_9;
  input wire _id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output uwire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  output supply0 id_1;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  wire [1  +  -1 'd0 : id_8] id_11;
  assign id_4 = ~id_9 ==? (-1);
  assign id_1 = 1;
  localparam id_12 = 1;
  assign id_4 = 1;
  assign id_2[id_9] = 1'd0 != id_10;
  wire id_13;
  wire id_14;
  ;
  logic id_15;
endmodule
