v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 45200 45600 1 0 0 vsin-1.sym
{
T 45900 46250 5 10 1 1 0 0 1
refdes=V1
T 45900 46450 5 10 0 0 0 0 1
device=vsin
T 45900 46650 5 10 0 0 0 0 1
footprint=none
T 45900 46050 5 10 0 1 0 0 1
value=ac 50n sin 0 50n 1000
}
C 45400 44400 1 0 0 gnd-1.sym
C 47100 45300 1 0 0 ad8428.sym
{
T 47600 46200 5 10 1 1 0 0 1
device=AD8428
T 47200 46100 5 10 1 1 0 0 1
refdes=X1
T 47100 45300 5 10 0 0 0 0 1
value=AD8428
T 47100 45300 5 10 0 0 0 0 1
file=AD8428.cir
}
C 45700 43600 1 270 0 voltage-3.sym
{
T 46400 43400 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 46200 43300 5 10 1 1 270 0 1
refdes=V3
T 45600 43200 5 10 1 1 0 0 1
value=5
}
C 45700 42700 1 270 0 voltage-3.sym
{
T 46400 42500 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 46200 42300 5 10 1 1 270 0 1
refdes=V4
T 45600 42200 5 10 1 1 0 0 1
value=5
}
C 45600 41200 1 0 0 vcc-minus-1.sym
C 45700 43600 1 0 0 vcc-2.sym
C 48000 46900 1 0 0 vcc-2.sym
C 47800 44800 1 0 0 vcc-minus-1.sym
C 46200 42400 1 0 0 gnd-1.sym
N 46300 42700 45900 42700 4
C 47000 45400 1 0 0 gnd-1.sym
C 48300 45300 1 0 0 gnd-1.sym
N 45500 46800 47100 46800 4
{
T 45500 46800 5 10 1 1 0 0 1
netname=in
}
N 47100 46800 47100 46700 4
{
T 47100 46800 5 10 1 1 0 0 1
netname=in
}
N 49200 46200 50400 46200 4
{
T 49800 46000 5 10 1 1 0 0 1
netname=preamp
}
C 43000 47100 1 0 0 spice-model-1.sym
{
T 43100 47800 5 10 0 1 0 0 1
device=model
T 43100 47700 5 10 1 1 0 0 1
refdes=A1
T 44300 47400 5 10 1 1 0 0 1
model-name=AD8428
T 43500 47200 5 10 1 1 0 0 1
file=./AD8428.cir
}
C 42800 46200 1 0 0 spice-model-1.sym
{
T 42900 46900 5 10 0 1 0 0 1
device=model
T 42900 46800 5 10 1 1 0 0 1
refdes=A2
T 44100 46500 5 10 1 1 0 0 1
model-name=AD4528
T 43300 46300 5 10 1 1 0 0 1
file=./ad4528.cir
}
C 50400 46000 1 0 0 capacitor-1.sym
{
T 50600 46700 5 10 0 0 0 0 1
device=CAPACITOR
T 50600 46500 5 10 1 1 0 0 1
refdes=C1
T 50600 46900 5 10 0 0 0 0 1
symversion=0.1
T 50400 45800 5 10 1 1 0 0 1
value=100n
}
C 51400 45300 1 90 0 resistor-1.sym
{
T 51000 45600 5 10 0 0 90 0 1
device=RESISTOR
T 51100 45500 5 10 1 1 90 0 1
refdes=R1
T 51400 45300 5 10 1 1 0 0 1
value=1.5k
}
C 51200 45000 1 0 0 gnd-1.sym
N 51300 46200 52100 46200 4
{
T 51600 46200 5 10 1 1 0 0 1
netname=filt
}
C 52100 45600 1 0 0 opamp-1.sym
{
T 52800 46400 5 10 0 0 0 0 1
device=OPAMP
T 52800 46200 5 10 1 1 0 0 1
refdes=X2
T 52800 47000 5 10 0 0 0 0 1
symversion=0.1
T 52300 46000 5 10 1 1 0 0 1
value=ADA4528
}
C 52000 44100 1 0 0 gnd-1.sym
C 52000 44800 1 0 0 vcc-minus-1.sym
C 52400 46400 1 0 0 vcc-2.sym
N 53100 46000 53700 46000 4
{
T 53300 46100 5 10 1 1 0 0 1
netname=post
}
N 53700 45300 53700 46000 4
C 52200 44400 1 90 0 resistor-1.sym
{
T 51800 44700 5 10 0 0 90 0 1
device=RESISTOR
T 51900 44600 5 10 1 1 90 0 1
refdes=R2
T 52200 44600 5 10 1 1 0 0 1
value=100
}
N 52100 45300 52100 45800 4
C 45700 44700 1 90 0 voltage-2.sym
{
T 45150 44800 5 10 0 0 90 0 1
device=VOLTAGE_SOURCE
T 45200 45000 5 10 1 1 90 0 1
refdes=V2
T 45700 44700 5 10 0 0 0 0 1
value=trnoise(0,.5m,1.1,0)
}
N 52300 45400 52600 45600 4
N 52400 45300 52100 45300 4
N 53200 45300 53700 45300 4
C 53200 45400 1 180 0 resistor-1.sym
{
T 52900 45000 5 10 0 0 180 0 1
device=RESISTOR
T 53000 45600 5 10 1 1 180 0 1
refdes=R3
T 52900 45100 5 10 1 1 180 0 1
value=100k
}
C 47000 42600 1 0 0 ad8428.sym
{
T 47500 43500 5 10 1 1 0 0 1
device=AD8428
T 47100 43400 5 10 1 1 0 0 1
refdes=X3
T 47000 42600 5 10 0 0 0 0 1
value=AD8428
T 47000 42600 5 10 0 0 0 0 1
file=AD8428.cir
}
C 46900 42700 1 0 0 gnd-1.sym
N 46500 46800 46500 44000 4
N 46500 44000 47000 44000 4
C 47700 42100 1 0 0 vcc-minus-1.sym
C 47900 44200 1 0 0 vcc-2.sym
C 48200 42600 1 0 0 gnd-1.sym
N 46800 44700 49800 44700 4
N 46800 44700 46800 47300 4
N 46800 47300 47900 47300 4
N 47900 47300 47900 47000 4
N 49800 41500 49800 44700 4
N 49800 41500 47600 41500 4
N 47600 41500 47600 42600 4
N 47600 42600 47700 42600 4
N 47800 45300 47800 44300 4
C 55800 45400 1 0 0 opamp-1.sym
{
T 56500 46200 5 10 0 0 0 0 1
device=OPAMP
T 56500 46000 5 10 1 1 0 0 1
refdes=X4
T 56500 46800 5 10 0 0 0 0 1
symversion=0.1
T 56000 45800 5 10 1 1 0 0 1
value=ADA4528
}
C 56000 44800 1 0 0 vcc-minus-1.sym
C 56100 46200 1 0 0 vcc-2.sym
N 56800 45200 56800 47100 4
{
T 56800 45800 5 10 1 1 0 0 1
netname=out
}
C 53700 45900 1 0 0 resistor-1.sym
{
T 54000 46300 5 10 0 0 0 0 1
device=RESISTOR
T 53900 46200 5 10 1 1 0 0 1
refdes=R4
T 53700 45900 5 10 1 1 0 0 1
value=1k
}
C 54600 45900 1 0 0 resistor-1.sym
{
T 54900 46300 5 10 0 0 0 0 1
device=RESISTOR
T 54800 46200 5 10 1 1 0 0 1
refdes=R5
T 54600 45900 5 10 1 1 0 0 1
value=1k
}
N 55800 46000 55500 46000 4
C 55700 45100 1 90 0 capacitor-1.sym
{
T 55000 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 55200 45300 5 10 1 1 90 0 1
refdes=C3
T 54800 45300 5 10 0 0 90 0 1
symversion=0.1
T 55700 45100 5 10 1 1 0 0 1
value=100n
}
C 56200 47300 1 180 0 capacitor-1.sym
{
T 56000 46600 5 10 0 0 180 0 1
device=CAPACITOR
T 56000 46800 5 10 1 1 180 0 1
refdes=C2
T 56000 46400 5 10 0 0 180 0 1
symversion=0.1
T 56200 47300 5 10 1 1 0 0 1
value=100n
}
N 55300 47100 54600 47100 4
N 54600 47100 54600 46000 4
N 56200 47100 56800 47100 4
C 55400 44800 1 0 0 gnd-1.sym
N 56800 45200 55800 45200 4
N 55800 45200 55800 45600 4
C 42500 44200 1 0 0 spice-directive-1.sym
{
T 42600 44500 5 10 0 1 0 0 1
device=directive
T 42600 44600 5 10 0 1 0 0 1
refdes=A?
T 42600 44300 5 10 0 1 0 0 1
file=unknown
T 42600 44300 5 10 1 1 0 0 1
value=.tran 5u 2m 5u
}
