$date
	Sat Mar  4 16:42:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_tb $end
$var wire 1 ! sequence_detected $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ rst_n $end
$scope module u_top $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ rst_n $end
$var wire 3 % state [2:0] $end
$var wire 1 ! sequence_detected $end
$var reg 3 & next_state [2:0] $end
$scope module u_state_ff $end
$var wire 1 " clk $end
$var wire 3 ' d_in [2:0] $end
$var wire 1 $ rst_n $end
$var wire 1 ( valid_in $end
$var reg 3 ) d_out [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
1(
bx '
bx &
bx %
1$
0#
0"
x!
$end
#5
b0 &
b0 '
0!
b0 %
b0 )
1"
0$
#10
0"
1$
#15
1"
#20
0"
#25
b1 &
b1 '
1#
1"
#30
0"
#35
b1 %
b1 )
b10 &
b10 '
0#
1"
#40
0"
#45
b10 %
b10 )
b100 &
b100 '
1#
1"
#50
0"
#55
1!
b100 %
b100 )
b10 &
b10 '
0#
1"
#60
0"
#65
0!
b10 %
b10 )
b100 &
b100 '
1#
1"
#70
0"
#75
b1 &
b1 '
1!
b100 %
b100 )
1"
#80
0"
#85
0!
b1 %
b1 )
b10 &
b10 '
0#
1"
#90
0"
#95
b10 %
b10 )
b100 &
b100 '
1#
1"
#100
0"
#105
b1 &
b1 '
1!
b100 %
b100 )
1"
#110
0"
#115
0!
b1 %
b1 )
1"
