# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 3.srcs/sim_1/new/LogicUnit.vhd" \
"../../../../Lab 3.srcs/sim_1/new/MUX.vhd" \
"../../../../Lab 3.srcs/sim_1/new/LogicUnit_tb.vhd" \

# Do not sort compile order
nosort
