// Seed: 4290619085
module module_0 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  wand id_2,
    output wand id_3,
    input  tri1 id_4,
    input  tri1 id_5,
    output wor  id_6,
    output wand id_7,
    input  wand id_8
);
  assign id_3 = id_5;
  wire id_10;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    input  tri1 id_2,
    output tri0 id_3,
    input  wor  id_4,
    input  tri  id_5,
    input  tri  id_6
);
  wire id_8;
  wire id_9, id_10;
  wire id_11;
  module_0(
      id_0, id_6, id_1, id_3, id_6, id_1, id_3, id_3, id_2
  );
endmodule
