srcscan starts
INFO: analyzing module MultiPortRAM (VERI-9002)
INFO: analyzing module parse (VERI-9002)
INFO: analyzing module rgb2gray (VERI-9002)
INFO: analyzing module sobel (VERI-9002)
INFO: analyzing module uart_receiver (VERI-9002)
INFO: analyzing module uart_receiver_transmitter_tb (VERI-9002)
INFO: analyzing module uart_transmitter (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:MultiPortRAM
VeriTop library:xil_defaultlib mod:parse
VeriTop library:xil_defaultlib mod:rgb2gray
VeriTop library:xil_defaultlib mod:sobel
VeriTop library:xil_defaultlib mod:uart_receiver_transmitter_tb
END of tops
C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/ROM_Block.v(3): INFO: compiling module 'MultiPortRAM_default' (VERI-1018)
C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/parse.v(5): INFO: compiling module 'parse_default' (VERI-1018)
C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/rgb2gray.v(3): INFO: compiling module 'rgb2gray_default' (VERI-1018)
C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/sobel.v(3): INFO: compiling module 'sobel_default' (VERI-1018)
C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sim_1/new/uart_receiver_transmitter_tb.v(22): INFO: compiling module 'uart_receiver_transmitter_tb_default' (VERI-1018)
srcscan exits with return value 0
