/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [5:0] _01_;
  reg [8:0] _02_;
  reg [3:0] _03_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_25z;
  wire [25:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = ~(in_data[42] & celloutsig_0_0z);
  assign celloutsig_0_30z = ~(celloutsig_0_28z & celloutsig_0_15z);
  assign celloutsig_0_0z = ~in_data[71];
  assign celloutsig_1_5z = ~in_data[104];
  assign celloutsig_1_18z = ~celloutsig_1_0z;
  assign celloutsig_0_18z = ~celloutsig_0_10z[2];
  assign celloutsig_0_4z = celloutsig_0_3z | ~(celloutsig_0_0z);
  assign celloutsig_0_36z = in_data[45] ^ in_data[51];
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 6'h00;
    else _01_ <= celloutsig_0_27z[8:3];
  reg [10:0] _13_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _13_ <= 11'h000;
    else _13_ <= { celloutsig_0_25z[2:0], _00_, celloutsig_0_36z };
  assign out_data[42:32] = _13_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[160])
    if (clkin_data[160]) _02_ <= 9'h000;
    else _02_ <= in_data[115:107];
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 4'h0;
    else _03_ <= _00_[4:1];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 7'h00;
    else _00_ <= in_data[91:85];
  assign celloutsig_1_9z = { in_data[139:137], celloutsig_1_5z, celloutsig_1_7z } / { 1'h1, celloutsig_1_1z[0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_3z = celloutsig_0_1z[7:1] === celloutsig_0_1z[12:6];
  assign celloutsig_1_4z = { in_data[120:113], celloutsig_1_2z, celloutsig_1_3z } === { celloutsig_1_1z[4:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_9z[3:0], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_6z } === { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_3z = in_data[162:147] >= in_data[186:171];
  assign celloutsig_0_5z = ! { celloutsig_0_1z[10:1], celloutsig_0_0z };
  assign celloutsig_0_6z = ! { celloutsig_0_1z[3], celloutsig_0_5z, celloutsig_0_1z[13:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = ! { _03_[1:0], celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_55z = { celloutsig_0_42z, _01_ } % { 1'h1, out_data[41:36] };
  assign celloutsig_0_11z = in_data[50:48] % { 1'h1, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_9z = in_data[71] ? celloutsig_0_1z[9:5] : celloutsig_0_1z[7:3];
  assign celloutsig_0_1z[13:1] = in_data[71] ? in_data[66:54] : { in_data[18:8], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_5z ? in_data[45:42] : celloutsig_0_9z[3:0];
  assign celloutsig_0_25z = _03_[1] ? { celloutsig_0_19z, celloutsig_0_10z } : in_data[82:78];
  assign celloutsig_0_42z = { celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_22z } != celloutsig_0_1z[9:7];
  assign celloutsig_1_6z = in_data[142:140] != { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_7z = _00_ !== { in_data[50:45], celloutsig_0_0z };
  assign celloutsig_1_15z = & { celloutsig_1_9z[3:1], celloutsig_1_6z };
  assign celloutsig_1_2z = | in_data[163:161];
  assign celloutsig_1_16z = | { _02_[4], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_7z };
  assign celloutsig_1_10z = | { celloutsig_1_0z, in_data[188:187] };
  assign celloutsig_0_8z = | celloutsig_0_1z[11:1];
  assign celloutsig_0_22z = | { celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z, in_data[10:9], celloutsig_0_0z };
  assign celloutsig_1_0z = ~^ in_data[149:127];
  assign celloutsig_1_7z = ~^ { in_data[173:166], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_13z = { _00_[5:4], celloutsig_0_3z, celloutsig_0_3z } <<< { celloutsig_0_9z[3:1], celloutsig_0_6z };
  assign celloutsig_1_19z = in_data[143:135] >>> { in_data[188:183], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_0_14z = { celloutsig_0_10z[2:1], celloutsig_0_3z } >>> { celloutsig_0_11z[1:0], celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_13z[2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_16z, _03_, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_5z } >>> { celloutsig_0_14z[1:0], celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_1z[13:1], celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_13z - { in_data[57:55], celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[145:141] ~^ { in_data[105:103], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_28z = ~((celloutsig_0_13z[0] & celloutsig_0_21z) | celloutsig_0_6z);
  assign celloutsig_0_1z[0] = celloutsig_0_0z;
  assign { out_data[128], out_data[104:96], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z };
endmodule
