

================================================================
== Vivado HLS Report for 'qrf_top_Loop_qrf_out'
================================================================
* Date:           Fri Jul 31 00:56:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     5.637|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   53|   53|   53|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- qrf_out_row_assign     |   52|   52|        13|          -|          -|     4|    no    |
        | + qrf_out_col_assign_Q  |    4|    4|         2|          1|          1|     4|    yes   |
        | + qrf_out_col_assign_R  |    4|    4|         2|          1|          1|     4|    yes   |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    160|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|      40|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      40|    264|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln538_1_fu_263_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln538_fu_241_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln545_fu_311_p2      |     +    |      0|  0|  15|           6|           6|
    |c_1_fu_295_p2            |     +    |      0|  0|  12|           3|           1|
    |c_fu_231_p2              |     +    |      0|  0|  12|           3|           1|
    |r_fu_203_p2              |     +    |      0|  0|  12|           3|           1|
    |icmp_ln532_fu_197_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln533_fu_225_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln541_fu_289_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln543_fu_301_p2     |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln155_fu_278_p2      |    xor   |      0|  0|  33|          32|          33|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 160|          78|          76|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |c15_0_i_reg_175          |   9|          2|    3|          6|
    |c16_0_i_reg_186          |   9|          2|    3|          6|
    |r14_0_i_reg_163          |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 104|         21|   13|         33|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  6|   0|    6|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |  1|   0|    1|          0|
    |c15_0_i_reg_175          |  3|   0|    3|          0|
    |c16_0_i_reg_186          |  3|   0|    3|          0|
    |icmp_ln533_reg_342       |  1|   0|    1|          0|
    |icmp_ln543_reg_375       |  1|   0|    1|          0|
    |r14_0_i_reg_163          |  3|   0|    3|          0|
    |r_reg_326                |  3|   0|    3|          0|
    |tmp_2_reg_361            |  3|   0|    5|          2|
    |zext_ln533_reg_336       |  3|   0|    6|          3|
    |zext_ln545_2_reg_379     |  6|   0|   64|         58|
    |zext_ln545_reg_331       |  3|   0|    6|          3|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 40|   0|  106|         66|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | qrf_top_Loop_qrf_out | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | qrf_top_Loop_qrf_out | return value |
|ap_start            |  in |    1| ap_ctrl_hs | qrf_top_Loop_qrf_out | return value |
|ap_done             | out |    1| ap_ctrl_hs | qrf_top_Loop_qrf_out | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | qrf_top_Loop_qrf_out | return value |
|ap_idle             | out |    1| ap_ctrl_hs | qrf_top_Loop_qrf_out | return value |
|ap_ready            | out |    1| ap_ctrl_hs | qrf_top_Loop_qrf_out | return value |
|R_M_real_address0   | out |    4|  ap_memory |       R_M_real       |     array    |
|R_M_real_ce0        | out |    1|  ap_memory |       R_M_real       |     array    |
|R_M_real_we0        | out |    1|  ap_memory |       R_M_real       |     array    |
|R_M_real_d0         | out |   32|  ap_memory |       R_M_real       |     array    |
|Ri_M_real_address0  | out |    4|  ap_memory |       Ri_M_real      |     array    |
|Ri_M_real_ce0       | out |    1|  ap_memory |       Ri_M_real      |     array    |
|Ri_M_real_q0        |  in |   32|  ap_memory |       Ri_M_real      |     array    |
|R_M_imag_address0   | out |    4|  ap_memory |       R_M_imag       |     array    |
|R_M_imag_ce0        | out |    1|  ap_memory |       R_M_imag       |     array    |
|R_M_imag_we0        | out |    1|  ap_memory |       R_M_imag       |     array    |
|R_M_imag_d0         | out |   32|  ap_memory |       R_M_imag       |     array    |
|Ri_M_imag_address0  | out |    4|  ap_memory |       Ri_M_imag      |     array    |
|Ri_M_imag_ce0       | out |    1|  ap_memory |       Ri_M_imag      |     array    |
|Ri_M_imag_q0        |  in |   32|  ap_memory |       Ri_M_imag      |     array    |
|Qi_M_real_address0  | out |    4|  ap_memory |       Qi_M_real      |     array    |
|Qi_M_real_ce0       | out |    1|  ap_memory |       Qi_M_real      |     array    |
|Qi_M_real_q0        |  in |   32|  ap_memory |       Qi_M_real      |     array    |
|Qi_M_imag_address0  | out |    4|  ap_memory |       Qi_M_imag      |     array    |
|Qi_M_imag_ce0       | out |    1|  ap_memory |       Qi_M_imag      |     array    |
|Qi_M_imag_q0        |  in |   32|  ap_memory |       Qi_M_imag      |     array    |
|Q_M_real_address0   | out |    4|  ap_memory |       Q_M_real       |     array    |
|Q_M_real_ce0        | out |    1|  ap_memory |       Q_M_real       |     array    |
|Q_M_real_we0        | out |    1|  ap_memory |       Q_M_real       |     array    |
|Q_M_real_d0         | out |   32|  ap_memory |       Q_M_real       |     array    |
|Q_M_imag_address0   | out |    4|  ap_memory |       Q_M_imag       |     array    |
|Q_M_imag_ce0        | out |    1|  ap_memory |       Q_M_imag       |     array    |
|Q_M_imag_we0        | out |    1|  ap_memory |       Q_M_imag       |     array    |
|Q_M_imag_d0         | out |   32|  ap_memory |       Q_M_imag       |     array    |
+--------------------+-----+-----+------------+----------------------+--------------+

