<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY/impl/gwsynthesis/RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY/src/tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY/src/Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 12 14:47:03 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17445</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8679</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>40</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>426</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>16</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">23.052(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>41.959(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td>100.139(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1020.261</td>
<td>369</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.342</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.290</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.242</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.105</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.212</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>flashController/data_out_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.849</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.173</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.810</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.172</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.809</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.158</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>flashController/data_out_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.795</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.126</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>flashController/data_out_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.763</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.093</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.090</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.082</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>flashController/data_out_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.957</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.594</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.912</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>flashController/data_out_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.909</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>flashController/data_out_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.889</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.752</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.888</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.841</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.704</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.839</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>flashController/data_out_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.826</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.463</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.812</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>flashController/data_out_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.449</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.812</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>flashController/data_out_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.449</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.797</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.434</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.728</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>flashController/data_out_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.365</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.716</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>flashController/data_out_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.353</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.648</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.285</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.146</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.129</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.126</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.104</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.196</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.100</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.200</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.865</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.435</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.842</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.458</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.836</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.828</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.472</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.802</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.498</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.802</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.498</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.559</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.500</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.800</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.302</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.998</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.302</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.998</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.236</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>2.064</td>
</tr>
<tr>
<td>17</td>
<td>0.506</td>
<td>cpu_1/PC_9_s0/Q</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0/ADA[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>18</td>
<td>0.558</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0/CE</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>19</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>20</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>24</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>25</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.297</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>4.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.297</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>4.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.297</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>4.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.297</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>4.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.297</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>4.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.297</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>4.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.297</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>4.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.297</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>4.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.297</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>4.839</td>
</tr>
<tr>
<td>10</td>
<td>1.777</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>4.839</td>
</tr>
<tr>
<td>11</td>
<td>1.777</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>4.839</td>
</tr>
<tr>
<td>12</td>
<td>1.777</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>4.839</td>
</tr>
<tr>
<td>13</td>
<td>1.777</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>4.839</td>
</tr>
<tr>
<td>14</td>
<td>1.777</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>4.839</td>
</tr>
<tr>
<td>15</td>
<td>1.777</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>4.839</td>
</tr>
<tr>
<td>16</td>
<td>1.777</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>4.839</td>
</tr>
<tr>
<td>17</td>
<td>1.777</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>4.839</td>
</tr>
<tr>
<td>18</td>
<td>5.674</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>4.839</td>
</tr>
<tr>
<td>19</td>
<td>5.674</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>4.839</td>
</tr>
<tr>
<td>20</td>
<td>5.674</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>4.839</td>
</tr>
<tr>
<td>21</td>
<td>5.674</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>4.839</td>
</tr>
<tr>
<td>22</td>
<td>5.674</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>4.839</td>
</tr>
<tr>
<td>23</td>
<td>5.674</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>4.839</td>
</tr>
<tr>
<td>24</td>
<td>5.674</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>4.839</td>
</tr>
<tr>
<td>25</td>
<td>5.674</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>4.839</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.465</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/clkdiv/RESETN</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.409</td>
<td>1.917</td>
</tr>
<tr>
<td>2</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>3</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_3_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>4</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_2_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>5</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_5_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>6</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>7</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_3_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>8</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>9</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_3_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>10</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_2_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>11</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>12</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>13</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>14</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>15</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>16</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>17</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>18</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>19</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>20</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>21</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>22</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>23</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>24</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
<tr>
<td>25</td>
<td>1.328</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>2.466</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/data_rd_31_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/data_rd_30_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/data_rd_29_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/I0</td>
</tr>
<tr>
<td>6.523</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>6.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>8.073</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>cpu_1/BranchInA_24_s3/I2</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/BranchInA_24_s3/F</td>
</tr>
<tr>
<td>11.038</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/ALUInA_23_s2/I2</td>
</tr>
<tr>
<td>11.840</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s2/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>cpu_1/ALUInA_23_s3/I1</td>
</tr>
<tr>
<td>13.081</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s3/F</td>
</tr>
<tr>
<td>14.540</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>cpu_1/ALUInA_23_s0/I0</td>
</tr>
<tr>
<td>15.166</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s0/F</td>
</tr>
<tr>
<td>17.935</td>
<td>2.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/n53_s5/I0</td>
</tr>
<tr>
<td>18.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s5/F</td>
</tr>
<tr>
<td>19.737</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cpu_1/cpu_alu/n55_s3/I0</td>
</tr>
<tr>
<td>20.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n55_s3/F</td>
</tr>
<tr>
<td>21.876</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s30/I1</td>
</tr>
<tr>
<td>22.501</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s30/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s22/I0</td>
</tr>
<tr>
<td>23.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s22/F</td>
</tr>
<tr>
<td>25.854</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/data_addr_Z_6_s16/I2</td>
</tr>
<tr>
<td>26.676</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s16/F</td>
</tr>
<tr>
<td>28.135</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>cpu_1/data_addr_Z_6_s15/I0</td>
</tr>
<tr>
<td>29.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s15/F</td>
</tr>
<tr>
<td>31.634</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>flashController/n1278_s3/I1</td>
</tr>
<tr>
<td>32.260</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>33.923</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>flashController/n1279_s2/I3</td>
</tr>
<tr>
<td>34.745</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s2/F</td>
</tr>
<tr>
<td>36.061</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>flashController/n1279_s1/I1</td>
</tr>
<tr>
<td>36.687</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1279_s1/F</td>
</tr>
<tr>
<td>38.505</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][B]</td>
<td>bu/data_out_new_31_s7/I0</td>
</tr>
<tr>
<td>39.604</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s7/F</td>
</tr>
<tr>
<td>43.059</td>
<td>3.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>bu/data_out_new_28_s3/I3</td>
</tr>
<tr>
<td>43.881</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_28_s3/F</td>
</tr>
<tr>
<td>44.685</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>bu/data_out_new_28_s0/I2</td>
</tr>
<tr>
<td>45.311</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_28_s0/F</td>
</tr>
<tr>
<td>45.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.571, 31.576%; route: 28.950, 67.358%; tC2Q: 0.458, 1.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/I0</td>
</tr>
<tr>
<td>6.523</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>6.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>8.073</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>cpu_1/BranchInA_24_s3/I2</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/BranchInA_24_s3/F</td>
</tr>
<tr>
<td>11.038</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/ALUInA_23_s2/I2</td>
</tr>
<tr>
<td>11.840</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s2/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>cpu_1/ALUInA_23_s3/I1</td>
</tr>
<tr>
<td>13.081</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s3/F</td>
</tr>
<tr>
<td>14.540</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>cpu_1/ALUInA_23_s0/I0</td>
</tr>
<tr>
<td>15.166</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s0/F</td>
</tr>
<tr>
<td>17.935</td>
<td>2.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/n53_s5/I0</td>
</tr>
<tr>
<td>18.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s5/F</td>
</tr>
<tr>
<td>19.737</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cpu_1/cpu_alu/n55_s3/I0</td>
</tr>
<tr>
<td>20.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n55_s3/F</td>
</tr>
<tr>
<td>21.876</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s30/I1</td>
</tr>
<tr>
<td>22.501</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s30/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s22/I0</td>
</tr>
<tr>
<td>23.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s22/F</td>
</tr>
<tr>
<td>25.854</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/data_addr_Z_6_s16/I2</td>
</tr>
<tr>
<td>26.676</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s16/F</td>
</tr>
<tr>
<td>28.135</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>cpu_1/data_addr_Z_6_s15/I0</td>
</tr>
<tr>
<td>29.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s15/F</td>
</tr>
<tr>
<td>31.634</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>flashController/n1278_s3/I1</td>
</tr>
<tr>
<td>32.260</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>33.923</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>flashController/n1279_s2/I3</td>
</tr>
<tr>
<td>34.745</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s2/F</td>
</tr>
<tr>
<td>36.061</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>flashController/n1279_s1/I1</td>
</tr>
<tr>
<td>36.687</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1279_s1/F</td>
</tr>
<tr>
<td>38.505</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][B]</td>
<td>bu/data_out_new_31_s7/I0</td>
</tr>
<tr>
<td>39.604</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s7/F</td>
</tr>
<tr>
<td>40.948</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>mem/data_mem_0_s8/I0</td>
</tr>
<tr>
<td>41.574</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s8/F</td>
</tr>
<tr>
<td>42.424</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>mem/data_mem_3_s5/I3</td>
</tr>
<tr>
<td>43.450</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_3_s5/F</td>
</tr>
<tr>
<td>45.485</td>
<td>2.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">mem/data_mem_3_data_mem_3_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.775, 31.921%; route: 28.920, 67.017%; tC2Q: 0.458, 1.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/I0</td>
</tr>
<tr>
<td>6.523</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>6.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>8.073</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>cpu_1/BranchInA_24_s3/I2</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/BranchInA_24_s3/F</td>
</tr>
<tr>
<td>11.038</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/ALUInA_23_s2/I2</td>
</tr>
<tr>
<td>11.840</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s2/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>cpu_1/ALUInA_23_s3/I1</td>
</tr>
<tr>
<td>13.081</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s3/F</td>
</tr>
<tr>
<td>14.540</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>cpu_1/ALUInA_23_s0/I0</td>
</tr>
<tr>
<td>15.166</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s0/F</td>
</tr>
<tr>
<td>17.935</td>
<td>2.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/n53_s5/I0</td>
</tr>
<tr>
<td>18.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s5/F</td>
</tr>
<tr>
<td>19.737</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cpu_1/cpu_alu/n55_s3/I0</td>
</tr>
<tr>
<td>20.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n55_s3/F</td>
</tr>
<tr>
<td>21.876</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s30/I1</td>
</tr>
<tr>
<td>22.501</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s30/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s22/I0</td>
</tr>
<tr>
<td>23.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s22/F</td>
</tr>
<tr>
<td>25.854</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/data_addr_Z_6_s16/I2</td>
</tr>
<tr>
<td>26.676</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s16/F</td>
</tr>
<tr>
<td>28.135</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>cpu_1/data_addr_Z_6_s15/I0</td>
</tr>
<tr>
<td>29.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s15/F</td>
</tr>
<tr>
<td>31.634</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>flashController/n1278_s3/I1</td>
</tr>
<tr>
<td>32.260</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>33.923</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>flashController/n1279_s2/I3</td>
</tr>
<tr>
<td>34.745</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s2/F</td>
</tr>
<tr>
<td>36.061</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>flashController/n1279_s1/I1</td>
</tr>
<tr>
<td>36.687</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1279_s1/F</td>
</tr>
<tr>
<td>38.505</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][B]</td>
<td>bu/data_out_new_31_s7/I0</td>
</tr>
<tr>
<td>39.604</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s7/F</td>
</tr>
<tr>
<td>40.948</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>mem/data_mem_0_s8/I0</td>
</tr>
<tr>
<td>41.574</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s8/F</td>
</tr>
<tr>
<td>42.424</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>mem/data_mem_3_s5/I3</td>
</tr>
<tr>
<td>43.450</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_3_s5/F</td>
</tr>
<tr>
<td>45.437</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">mem/data_mem_3_data_mem_3_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.775, 31.957%; route: 28.872, 66.980%; tC2Q: 0.458, 1.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.792</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>23.087</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cpu_1/n2024_s20/I2</td>
</tr>
<tr>
<td>24.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s20/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>cpu_1/n2024_s16/I2</td>
</tr>
<tr>
<td>25.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s16/F</td>
</tr>
<tr>
<td>25.229</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>26.051</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>27.521</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>cpu_1/n2024_s7/I2</td>
</tr>
<tr>
<td>28.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s7/F</td>
</tr>
<tr>
<td>30.451</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>bu/n212_s4/I1</td>
</tr>
<tr>
<td>31.483</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n212_s4/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>flashController/n1277_s6/I0</td>
</tr>
<tr>
<td>34.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s6/F</td>
</tr>
<tr>
<td>35.932</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>flashController/n7_s11/I2</td>
</tr>
<tr>
<td>36.964</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s11/F</td>
</tr>
<tr>
<td>38.509</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>flashController/n545_s21/I1</td>
</tr>
<tr>
<td>39.608</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">flashController/n545_s21/F</td>
</tr>
<tr>
<td>40.933</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>flashController/n571_s19/I1</td>
</tr>
<tr>
<td>42.032</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s19/F</td>
</tr>
<tr>
<td>42.038</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td>flashController/n571_s17/I0</td>
</tr>
<tr>
<td>43.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s17/F</td>
</tr>
<tr>
<td>44.359</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td>flashController/n571_s15/I1</td>
</tr>
<tr>
<td>45.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s15/F</td>
</tr>
<tr>
<td>45.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" font-weight:bold;">flashController/data_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td>flashController/data_out_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[1][B]</td>
<td>flashController/data_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.483, 43.135%; route: 23.908, 55.795%; tC2Q: 0.458, 1.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.286</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/COUT</td>
</tr>
<tr>
<td>23.303</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>cpu_1/n2023_s17/I2</td>
</tr>
<tr>
<td>24.125</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>24.130</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>cpu_1/n2023_s16/I2</td>
</tr>
<tr>
<td>24.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s16/F</td>
</tr>
<tr>
<td>26.241</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>27.267</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>27.686</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>cpu_1/n2023_s5/I3</td>
</tr>
<tr>
<td>28.718</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>30.832</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>bu/n212_s10/I1</td>
</tr>
<tr>
<td>31.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C28[0][A]</td>
<td style=" background: #97FFFF;">bu/n212_s10/F</td>
</tr>
<tr>
<td>34.263</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>bu/n285_s14/I2</td>
</tr>
<tr>
<td>35.065</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">bu/n285_s14/F</td>
</tr>
<tr>
<td>35.484</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>bu/n285_s10/I3</td>
</tr>
<tr>
<td>36.545</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">bu/n285_s10/F</td>
</tr>
<tr>
<td>36.964</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>bu/n285_s7/I0</td>
</tr>
<tr>
<td>37.996</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">bu/n285_s7/F</td>
</tr>
<tr>
<td>38.981</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>bu/n285_s5/I0</td>
</tr>
<tr>
<td>40.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">bu/n285_s5/F</td>
</tr>
<tr>
<td>42.133</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>bu/n446_s16/S0</td>
</tr>
<tr>
<td>42.570</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" background: #97FFFF;">bu/n446_s16/O</td>
</tr>
<tr>
<td>42.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>bu/n446_s5/I1</td>
</tr>
<tr>
<td>42.733</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">bu/n446_s5/O</td>
</tr>
<tr>
<td>44.516</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>bu/data_out_new_24_s0/I0</td>
</tr>
<tr>
<td>45.142</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_24_s0/F</td>
</tr>
<tr>
<td>45.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.731, 39.082%; route: 25.620, 59.847%; tC2Q: 0.458, 1.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/I0</td>
</tr>
<tr>
<td>6.523</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>6.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>8.073</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>cpu_1/BranchInA_24_s3/I2</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/BranchInA_24_s3/F</td>
</tr>
<tr>
<td>11.038</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/ALUInA_23_s2/I2</td>
</tr>
<tr>
<td>11.840</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s2/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>cpu_1/ALUInA_23_s3/I1</td>
</tr>
<tr>
<td>13.081</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s3/F</td>
</tr>
<tr>
<td>14.540</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>cpu_1/ALUInA_23_s0/I0</td>
</tr>
<tr>
<td>15.166</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s0/F</td>
</tr>
<tr>
<td>17.935</td>
<td>2.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/n53_s5/I0</td>
</tr>
<tr>
<td>18.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s5/F</td>
</tr>
<tr>
<td>19.737</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cpu_1/cpu_alu/n55_s3/I0</td>
</tr>
<tr>
<td>20.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n55_s3/F</td>
</tr>
<tr>
<td>21.876</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s30/I1</td>
</tr>
<tr>
<td>22.501</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s30/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s22/I0</td>
</tr>
<tr>
<td>23.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s22/F</td>
</tr>
<tr>
<td>25.854</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/data_addr_Z_6_s16/I2</td>
</tr>
<tr>
<td>26.676</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s16/F</td>
</tr>
<tr>
<td>28.135</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>cpu_1/data_addr_Z_6_s15/I0</td>
</tr>
<tr>
<td>29.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s15/F</td>
</tr>
<tr>
<td>31.634</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>flashController/n1278_s3/I1</td>
</tr>
<tr>
<td>32.260</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>33.923</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>flashController/n1279_s2/I3</td>
</tr>
<tr>
<td>34.745</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s2/F</td>
</tr>
<tr>
<td>36.061</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>flashController/n1279_s1/I1</td>
</tr>
<tr>
<td>36.687</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1279_s1/F</td>
</tr>
<tr>
<td>40.138</td>
<td>3.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>bu/data_out_new_15_s7/I3</td>
</tr>
<tr>
<td>40.764</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_15_s7/F</td>
</tr>
<tr>
<td>42.872</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>bu/data_out_new_15_s4/I2</td>
</tr>
<tr>
<td>43.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_15_s4/F</td>
</tr>
<tr>
<td>44.515</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>bu/data_out_new_15_s0/I3</td>
</tr>
<tr>
<td>45.141</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_15_s0/F</td>
</tr>
<tr>
<td>45.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.098, 30.596%; route: 29.253, 68.333%; tC2Q: 0.458, 1.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.792</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>23.087</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cpu_1/n2024_s20/I2</td>
</tr>
<tr>
<td>24.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s20/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>cpu_1/n2024_s16/I2</td>
</tr>
<tr>
<td>25.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s16/F</td>
</tr>
<tr>
<td>25.229</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>26.051</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>27.521</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>cpu_1/n2024_s7/I2</td>
</tr>
<tr>
<td>28.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s7/F</td>
</tr>
<tr>
<td>30.451</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>bu/n212_s4/I1</td>
</tr>
<tr>
<td>31.483</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n212_s4/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>flashController/n1277_s6/I0</td>
</tr>
<tr>
<td>34.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s6/F</td>
</tr>
<tr>
<td>35.932</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>flashController/n7_s11/I2</td>
</tr>
<tr>
<td>36.964</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s11/F</td>
</tr>
<tr>
<td>38.509</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>flashController/n565_s20/I2</td>
</tr>
<tr>
<td>39.331</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">flashController/n565_s20/F</td>
</tr>
<tr>
<td>40.631</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>flashController/n559_s20/I3</td>
</tr>
<tr>
<td>41.453</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" background: #97FFFF;">flashController/n559_s20/F</td>
</tr>
<tr>
<td>41.458</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>flashController/n559_s18/I2</td>
</tr>
<tr>
<td>42.557</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">flashController/n559_s18/F</td>
</tr>
<tr>
<td>44.501</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>flashController/n559_s15/I3</td>
</tr>
<tr>
<td>45.127</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">flashController/n559_s15/F</td>
</tr>
<tr>
<td>45.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>flashController/data_out_14_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>flashController/data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.800, 41.594%; route: 24.537, 57.335%; tC2Q: 0.458, 1.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.792</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>23.087</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cpu_1/n2024_s20/I2</td>
</tr>
<tr>
<td>24.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s20/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>cpu_1/n2024_s16/I2</td>
</tr>
<tr>
<td>25.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s16/F</td>
</tr>
<tr>
<td>25.229</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>26.051</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>27.521</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>cpu_1/n2024_s7/I2</td>
</tr>
<tr>
<td>28.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s7/F</td>
</tr>
<tr>
<td>30.451</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>bu/n212_s4/I1</td>
</tr>
<tr>
<td>31.483</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n212_s4/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>flashController/n1277_s6/I0</td>
</tr>
<tr>
<td>34.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s6/F</td>
</tr>
<tr>
<td>35.923</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>flashController/n542_s27/I2</td>
</tr>
<tr>
<td>36.549</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s27/F</td>
</tr>
<tr>
<td>37.364</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>flashController/n550_s21/I2</td>
</tr>
<tr>
<td>38.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s21/F</td>
</tr>
<tr>
<td>39.938</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>flashController/n550_s20/I2</td>
</tr>
<tr>
<td>41.037</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s20/F</td>
</tr>
<tr>
<td>42.353</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>flashController/n550_s18/I3</td>
</tr>
<tr>
<td>43.452</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s18/F</td>
</tr>
<tr>
<td>44.273</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/n550_s15/I3</td>
</tr>
<tr>
<td>45.095</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">flashController/n550_s15/F</td>
</tr>
<tr>
<td>45.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" font-weight:bold;">flashController/data_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/data_out_23_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>flashController/data_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.144, 42.429%; route: 24.160, 56.499%; tC2Q: 0.458, 1.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.591</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>14.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>16.527</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>cpu_1/ALUInB_15_s8/I0</td>
</tr>
<tr>
<td>17.153</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s8/F</td>
</tr>
<tr>
<td>18.937</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>19.487</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.886</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.943</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>20.000</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>20.057</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>20.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.114</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>20.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>20.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>22.451</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>cpu_1/n2027_s14/I1</td>
</tr>
<tr>
<td>23.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>23.763</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>cpu_1/n2027_s11/I3</td>
</tr>
<tr>
<td>24.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s11/F</td>
</tr>
<tr>
<td>25.770</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>cpu_1/n2027_s9/I2</td>
</tr>
<tr>
<td>26.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s9/F</td>
</tr>
<tr>
<td>27.689</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>28.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>30.083</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>bu/n212_s8/I0</td>
</tr>
<tr>
<td>31.182</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">bu/n212_s8/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>flashController/n7_s21/I3</td>
</tr>
<tr>
<td>33.597</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s21/F</td>
</tr>
<tr>
<td>34.406</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>flashController/n7_s10/I3</td>
</tr>
<tr>
<td>35.432</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s10/F</td>
</tr>
<tr>
<td>35.853</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>flashController/n7_s2/I3</td>
</tr>
<tr>
<td>36.479</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>37.860</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>bu/n446_s12/I1</td>
</tr>
<tr>
<td>38.682</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">bu/n446_s12/F</td>
</tr>
<tr>
<td>41.039</td>
<td>2.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>bu/data_out_new_2_s2/I2</td>
</tr>
<tr>
<td>41.861</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_2_s2/F</td>
</tr>
<tr>
<td>43.963</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>bu/data_out_new_2_s0/I1</td>
</tr>
<tr>
<td>45.062</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_2_s0/F</td>
</tr>
<tr>
<td>45.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.123, 40.072%; route: 25.149, 58.855%; tC2Q: 0.458, 1.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.286</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/COUT</td>
</tr>
<tr>
<td>23.303</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>cpu_1/n2023_s17/I2</td>
</tr>
<tr>
<td>24.125</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s17/F</td>
</tr>
<tr>
<td>24.130</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>cpu_1/n2023_s16/I2</td>
</tr>
<tr>
<td>24.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s16/F</td>
</tr>
<tr>
<td>26.241</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>cpu_1/n2023_s11/I3</td>
</tr>
<tr>
<td>27.267</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s11/F</td>
</tr>
<tr>
<td>27.686</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>cpu_1/n2023_s5/I3</td>
</tr>
<tr>
<td>28.718</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s5/F</td>
</tr>
<tr>
<td>30.832</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>bu/n212_s10/I1</td>
</tr>
<tr>
<td>31.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C28[0][A]</td>
<td style=" background: #97FFFF;">bu/n212_s10/F</td>
</tr>
<tr>
<td>33.784</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>bu/data_out_new_24_s10/I1</td>
</tr>
<tr>
<td>34.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_24_s10/F</td>
</tr>
<tr>
<td>34.889</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>bu/data_out_new_24_s4/I0</td>
</tr>
<tr>
<td>35.514</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_24_s4/F</td>
</tr>
<tr>
<td>35.940</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>bu/data_out_new_31_s9/I3</td>
</tr>
<tr>
<td>36.972</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>61</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s9/F</td>
</tr>
<tr>
<td>42.096</td>
<td>5.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>bu/data_out_new_20_s4/I3</td>
</tr>
<tr>
<td>42.722</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_20_s4/F</td>
</tr>
<tr>
<td>44.027</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>bu/data_out_new_20_s0/I3</td>
</tr>
<tr>
<td>45.059</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_20_s0/F</td>
</tr>
<tr>
<td>45.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_20_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.992, 37.428%; route: 26.277, 61.499%; tC2Q: 0.458, 1.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.792</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>23.087</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cpu_1/n2024_s20/I2</td>
</tr>
<tr>
<td>24.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s20/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>cpu_1/n2024_s16/I2</td>
</tr>
<tr>
<td>25.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s16/F</td>
</tr>
<tr>
<td>25.229</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>26.051</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>27.521</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>cpu_1/n2024_s7/I2</td>
</tr>
<tr>
<td>28.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s7/F</td>
</tr>
<tr>
<td>30.451</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>bu/n212_s4/I1</td>
</tr>
<tr>
<td>31.483</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n212_s4/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>flashController/n1277_s6/I0</td>
</tr>
<tr>
<td>34.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s6/F</td>
</tr>
<tr>
<td>35.923</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>flashController/n542_s27/I2</td>
</tr>
<tr>
<td>36.549</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s27/F</td>
</tr>
<tr>
<td>37.364</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>flashController/n550_s21/I2</td>
</tr>
<tr>
<td>38.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s21/F</td>
</tr>
<tr>
<td>39.938</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>flashController/n550_s20/I2</td>
</tr>
<tr>
<td>41.037</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s20/F</td>
</tr>
<tr>
<td>41.873</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][B]</td>
<td>flashController/n552_s18/I3</td>
</tr>
<tr>
<td>42.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[3][B]</td>
<td style=" background: #97FFFF;">flashController/n552_s18/F</td>
</tr>
<tr>
<td>44.425</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td>flashController/n552_s15/I3</td>
</tr>
<tr>
<td>45.051</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td style=" background: #97FFFF;">flashController/n552_s15/F</td>
</tr>
<tr>
<td>45.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td style=" font-weight:bold;">flashController/data_out_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td>flashController/data_out_21_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[1][B]</td>
<td>flashController/data_out_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.948, 42.014%; route: 24.313, 56.913%; tC2Q: 0.458, 1.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.591</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>14.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>16.527</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>cpu_1/ALUInB_15_s8/I0</td>
</tr>
<tr>
<td>17.153</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s8/F</td>
</tr>
<tr>
<td>18.937</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>19.487</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.886</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.943</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>20.000</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>20.057</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>20.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.114</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>20.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>20.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>22.451</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>cpu_1/n2027_s14/I1</td>
</tr>
<tr>
<td>23.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>23.763</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>cpu_1/n2027_s11/I3</td>
</tr>
<tr>
<td>24.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s11/F</td>
</tr>
<tr>
<td>25.770</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>cpu_1/n2027_s9/I2</td>
</tr>
<tr>
<td>26.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s9/F</td>
</tr>
<tr>
<td>27.689</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>28.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>30.083</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>bu/n212_s8/I0</td>
</tr>
<tr>
<td>31.182</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">bu/n212_s8/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>flashController/n7_s21/I3</td>
</tr>
<tr>
<td>33.597</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s21/F</td>
</tr>
<tr>
<td>34.406</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>flashController/n7_s10/I3</td>
</tr>
<tr>
<td>35.432</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s10/F</td>
</tr>
<tr>
<td>35.853</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>flashController/n7_s2/I3</td>
</tr>
<tr>
<td>36.479</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>37.860</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>bu/n446_s12/I1</td>
</tr>
<tr>
<td>38.682</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">bu/n446_s12/F</td>
</tr>
<tr>
<td>41.546</td>
<td>2.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>bu/data_out_new_18_s2/I2</td>
</tr>
<tr>
<td>42.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_18_s2/F</td>
</tr>
<tr>
<td>44.104</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>bu/data_out_new_18_s0/I1</td>
</tr>
<tr>
<td>44.926</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_18_s0/F</td>
</tr>
<tr>
<td>44.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.123, 40.200%; route: 25.013, 58.724%; tC2Q: 0.458, 1.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.792</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>23.087</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cpu_1/n2024_s20/I2</td>
</tr>
<tr>
<td>24.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s20/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>cpu_1/n2024_s16/I2</td>
</tr>
<tr>
<td>25.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s16/F</td>
</tr>
<tr>
<td>25.229</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>26.051</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>27.521</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>cpu_1/n2024_s7/I2</td>
</tr>
<tr>
<td>28.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s7/F</td>
</tr>
<tr>
<td>30.451</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>bu/n212_s4/I1</td>
</tr>
<tr>
<td>31.483</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n212_s4/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>flashController/n1277_s6/I0</td>
</tr>
<tr>
<td>34.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s6/F</td>
</tr>
<tr>
<td>35.932</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>flashController/n7_s11/I2</td>
</tr>
<tr>
<td>36.964</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s11/F</td>
</tr>
<tr>
<td>38.798</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td>flashController/n544_s20/I3</td>
</tr>
<tr>
<td>39.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n544_s20/F</td>
</tr>
<tr>
<td>39.902</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td>flashController/n544_s18/I2</td>
</tr>
<tr>
<td>40.934</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C21[3][A]</td>
<td style=" background: #97FFFF;">flashController/n544_s18/F</td>
</tr>
<tr>
<td>41.764</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>flashController/n544_s16/I1</td>
</tr>
<tr>
<td>42.390</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">flashController/n544_s16/F</td>
</tr>
<tr>
<td>43.849</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>flashController/n544_s15/I0</td>
</tr>
<tr>
<td>44.881</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">flashController/n544_s15/F</td>
</tr>
<tr>
<td>44.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>flashController/data_out_29_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>flashController/data_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.220, 42.821%; route: 23.871, 56.102%; tC2Q: 0.458, 1.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.792</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>23.087</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cpu_1/n2024_s20/I2</td>
</tr>
<tr>
<td>24.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s20/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>cpu_1/n2024_s16/I2</td>
</tr>
<tr>
<td>25.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s16/F</td>
</tr>
<tr>
<td>25.229</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>26.051</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>27.521</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>cpu_1/n2024_s7/I2</td>
</tr>
<tr>
<td>28.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s7/F</td>
</tr>
<tr>
<td>30.451</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>bu/n212_s4/I1</td>
</tr>
<tr>
<td>31.483</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n212_s4/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>flashController/n1277_s6/I0</td>
</tr>
<tr>
<td>34.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s6/F</td>
</tr>
<tr>
<td>35.932</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>flashController/n7_s11/I2</td>
</tr>
<tr>
<td>36.964</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s11/F</td>
</tr>
<tr>
<td>38.509</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>flashController/n565_s20/I2</td>
</tr>
<tr>
<td>39.331</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">flashController/n565_s20/F</td>
</tr>
<tr>
<td>40.810</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>flashController/n569_s20/I3</td>
</tr>
<tr>
<td>41.436</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">flashController/n569_s20/F</td>
</tr>
<tr>
<td>41.442</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td>flashController/n569_s18/I2</td>
</tr>
<tr>
<td>42.541</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" background: #97FFFF;">flashController/n569_s18/F</td>
</tr>
<tr>
<td>43.846</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>flashController/n569_s15/I3</td>
</tr>
<tr>
<td>44.878</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">flashController/n569_s15/F</td>
</tr>
<tr>
<td>44.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>flashController/data_out_4_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>flashController/data_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.010, 42.330%; route: 24.078, 56.592%; tC2Q: 0.458, 1.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/I0</td>
</tr>
<tr>
<td>6.523</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>6.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>8.073</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>cpu_1/BranchInA_24_s3/I2</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/BranchInA_24_s3/F</td>
</tr>
<tr>
<td>11.038</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/ALUInA_23_s2/I2</td>
</tr>
<tr>
<td>11.840</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s2/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>cpu_1/ALUInA_23_s3/I1</td>
</tr>
<tr>
<td>13.081</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s3/F</td>
</tr>
<tr>
<td>14.540</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>cpu_1/ALUInA_23_s0/I0</td>
</tr>
<tr>
<td>15.166</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s0/F</td>
</tr>
<tr>
<td>17.935</td>
<td>2.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/n53_s5/I0</td>
</tr>
<tr>
<td>18.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s5/F</td>
</tr>
<tr>
<td>19.737</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cpu_1/cpu_alu/n55_s3/I0</td>
</tr>
<tr>
<td>20.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n55_s3/F</td>
</tr>
<tr>
<td>21.876</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s30/I1</td>
</tr>
<tr>
<td>22.501</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s30/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s22/I0</td>
</tr>
<tr>
<td>23.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s22/F</td>
</tr>
<tr>
<td>25.854</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/data_addr_Z_6_s16/I2</td>
</tr>
<tr>
<td>26.676</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s16/F</td>
</tr>
<tr>
<td>28.135</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>cpu_1/data_addr_Z_6_s15/I0</td>
</tr>
<tr>
<td>29.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s15/F</td>
</tr>
<tr>
<td>31.634</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>flashController/n1278_s3/I1</td>
</tr>
<tr>
<td>32.260</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>33.923</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>flashController/n1279_s2/I3</td>
</tr>
<tr>
<td>34.745</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s2/F</td>
</tr>
<tr>
<td>36.061</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>flashController/n1279_s1/I1</td>
</tr>
<tr>
<td>36.687</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1279_s1/F</td>
</tr>
<tr>
<td>38.505</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][B]</td>
<td>bu/data_out_new_31_s7/I0</td>
</tr>
<tr>
<td>39.604</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s7/F</td>
</tr>
<tr>
<td>40.948</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>mem/data_mem_0_s8/I0</td>
</tr>
<tr>
<td>41.574</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s8/F</td>
</tr>
<tr>
<td>42.424</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>mem/data_mem_2_s5/I3</td>
</tr>
<tr>
<td>43.049</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_2_s5/F</td>
</tr>
<tr>
<td>45.084</td>
<td>2.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.374, 31.283%; route: 28.920, 67.645%; tC2Q: 0.458, 1.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/I0</td>
</tr>
<tr>
<td>6.523</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>6.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>8.073</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>cpu_1/BranchInA_24_s3/I2</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/BranchInA_24_s3/F</td>
</tr>
<tr>
<td>11.038</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/ALUInA_23_s2/I2</td>
</tr>
<tr>
<td>11.840</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s2/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>cpu_1/ALUInA_23_s3/I1</td>
</tr>
<tr>
<td>13.081</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s3/F</td>
</tr>
<tr>
<td>14.540</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>cpu_1/ALUInA_23_s0/I0</td>
</tr>
<tr>
<td>15.166</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s0/F</td>
</tr>
<tr>
<td>17.935</td>
<td>2.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/n53_s5/I0</td>
</tr>
<tr>
<td>18.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s5/F</td>
</tr>
<tr>
<td>19.737</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cpu_1/cpu_alu/n55_s3/I0</td>
</tr>
<tr>
<td>20.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n55_s3/F</td>
</tr>
<tr>
<td>21.876</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s30/I1</td>
</tr>
<tr>
<td>22.501</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s30/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s22/I0</td>
</tr>
<tr>
<td>23.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s22/F</td>
</tr>
<tr>
<td>25.854</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/data_addr_Z_6_s16/I2</td>
</tr>
<tr>
<td>26.676</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s16/F</td>
</tr>
<tr>
<td>28.135</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>cpu_1/data_addr_Z_6_s15/I0</td>
</tr>
<tr>
<td>29.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s15/F</td>
</tr>
<tr>
<td>31.634</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>flashController/n1278_s3/I1</td>
</tr>
<tr>
<td>32.260</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>33.923</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>flashController/n1279_s2/I3</td>
</tr>
<tr>
<td>34.745</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s2/F</td>
</tr>
<tr>
<td>36.061</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>flashController/n1279_s1/I1</td>
</tr>
<tr>
<td>36.687</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1279_s1/F</td>
</tr>
<tr>
<td>38.505</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][B]</td>
<td>bu/data_out_new_31_s7/I0</td>
</tr>
<tr>
<td>39.604</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s7/F</td>
</tr>
<tr>
<td>40.948</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>mem/data_mem_0_s8/I0</td>
</tr>
<tr>
<td>41.574</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s8/F</td>
</tr>
<tr>
<td>42.424</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>mem/data_mem_1_s5/I3</td>
</tr>
<tr>
<td>43.049</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_1_s5/F</td>
</tr>
<tr>
<td>45.082</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">mem/data_mem_1_data_mem_1_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.374, 31.284%; route: 28.918, 67.644%; tC2Q: 0.458, 1.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/I0</td>
</tr>
<tr>
<td>6.523</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>6.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>8.073</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>cpu_1/BranchInA_24_s3/I2</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/BranchInA_24_s3/F</td>
</tr>
<tr>
<td>11.038</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/ALUInA_23_s2/I2</td>
</tr>
<tr>
<td>11.840</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s2/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>cpu_1/ALUInA_23_s3/I1</td>
</tr>
<tr>
<td>13.081</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s3/F</td>
</tr>
<tr>
<td>14.540</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>cpu_1/ALUInA_23_s0/I0</td>
</tr>
<tr>
<td>15.166</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s0/F</td>
</tr>
<tr>
<td>17.935</td>
<td>2.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/n53_s5/I0</td>
</tr>
<tr>
<td>18.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s5/F</td>
</tr>
<tr>
<td>19.737</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cpu_1/cpu_alu/n55_s3/I0</td>
</tr>
<tr>
<td>20.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n55_s3/F</td>
</tr>
<tr>
<td>21.876</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s30/I1</td>
</tr>
<tr>
<td>22.501</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s30/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s22/I0</td>
</tr>
<tr>
<td>23.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s22/F</td>
</tr>
<tr>
<td>25.854</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/data_addr_Z_6_s16/I2</td>
</tr>
<tr>
<td>26.676</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s16/F</td>
</tr>
<tr>
<td>28.135</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>cpu_1/data_addr_Z_6_s15/I0</td>
</tr>
<tr>
<td>29.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s15/F</td>
</tr>
<tr>
<td>31.634</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>flashController/n1278_s3/I1</td>
</tr>
<tr>
<td>32.260</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>33.923</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>flashController/n1279_s2/I3</td>
</tr>
<tr>
<td>34.745</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s2/F</td>
</tr>
<tr>
<td>36.061</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>flashController/n1279_s1/I1</td>
</tr>
<tr>
<td>36.687</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1279_s1/F</td>
</tr>
<tr>
<td>38.505</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][B]</td>
<td>bu/data_out_new_31_s7/I0</td>
</tr>
<tr>
<td>39.604</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s7/F</td>
</tr>
<tr>
<td>40.948</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>mem/data_mem_0_s8/I0</td>
</tr>
<tr>
<td>41.574</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s8/F</td>
</tr>
<tr>
<td>42.424</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>mem/data_mem_2_s5/I3</td>
</tr>
<tr>
<td>43.049</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_2_s5/F</td>
</tr>
<tr>
<td>45.036</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mem/data_mem_2_data_mem_2_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.374, 31.318%; route: 28.872, 67.609%; tC2Q: 0.458, 1.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.792</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>23.087</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cpu_1/n2024_s20/I2</td>
</tr>
<tr>
<td>24.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s20/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>cpu_1/n2024_s16/I2</td>
</tr>
<tr>
<td>25.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s16/F</td>
</tr>
<tr>
<td>25.229</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>26.051</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>27.521</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>cpu_1/n2024_s7/I2</td>
</tr>
<tr>
<td>28.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s7/F</td>
</tr>
<tr>
<td>30.451</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>bu/n212_s4/I1</td>
</tr>
<tr>
<td>31.483</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n212_s4/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>flashController/n1277_s6/I0</td>
</tr>
<tr>
<td>34.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s6/F</td>
</tr>
<tr>
<td>35.923</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>flashController/n542_s27/I2</td>
</tr>
<tr>
<td>36.549</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s27/F</td>
</tr>
<tr>
<td>37.364</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>flashController/n550_s21/I2</td>
</tr>
<tr>
<td>38.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s21/F</td>
</tr>
<tr>
<td>39.938</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>flashController/n550_s20/I2</td>
</tr>
<tr>
<td>41.037</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s20/F</td>
</tr>
<tr>
<td>41.873</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>flashController/n561_s19/I3</td>
</tr>
<tr>
<td>42.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">flashController/n561_s19/F</td>
</tr>
<tr>
<td>43.776</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>flashController/n561_s15/I3</td>
</tr>
<tr>
<td>44.808</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">flashController/n561_s15/F</td>
</tr>
<tr>
<td>44.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" font-weight:bold;">flashController/data_out_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>flashController/data_out_12_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>flashController/data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.354, 43.210%; route: 23.664, 55.711%; tC2Q: 0.458, 1.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu_1/EXMEM_RegWriteAddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_RegWriteAddr_1_s1/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>2.775</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>cpu_1/control_bypass_ex/n8_s0/I0</td>
</tr>
<tr>
<td>6.523</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>6.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>6.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>6.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>6.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>6.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>8.073</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>cpu_1/BranchInA_24_s3/I2</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/BranchInA_24_s3/F</td>
</tr>
<tr>
<td>11.038</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>cpu_1/ALUInA_23_s2/I2</td>
</tr>
<tr>
<td>11.840</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s2/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>cpu_1/ALUInA_23_s3/I1</td>
</tr>
<tr>
<td>13.081</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s3/F</td>
</tr>
<tr>
<td>14.540</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>cpu_1/ALUInA_23_s0/I0</td>
</tr>
<tr>
<td>15.166</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_23_s0/F</td>
</tr>
<tr>
<td>17.935</td>
<td>2.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>cpu_1/cpu_alu/n53_s5/I0</td>
</tr>
<tr>
<td>18.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s5/F</td>
</tr>
<tr>
<td>19.737</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>cpu_1/cpu_alu/n55_s3/I0</td>
</tr>
<tr>
<td>20.559</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n55_s3/F</td>
</tr>
<tr>
<td>21.876</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s30/I1</td>
</tr>
<tr>
<td>22.501</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s30/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>cpu_1/data_addr_Z_6_s22/I0</td>
</tr>
<tr>
<td>23.746</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s22/F</td>
</tr>
<tr>
<td>25.854</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/data_addr_Z_6_s16/I2</td>
</tr>
<tr>
<td>26.676</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s16/F</td>
</tr>
<tr>
<td>28.135</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>cpu_1/data_addr_Z_6_s15/I0</td>
</tr>
<tr>
<td>29.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s15/F</td>
</tr>
<tr>
<td>31.634</td>
<td>2.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>flashController/n1278_s3/I1</td>
</tr>
<tr>
<td>32.260</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1278_s3/F</td>
</tr>
<tr>
<td>33.923</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>flashController/n1279_s2/I3</td>
</tr>
<tr>
<td>34.745</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C21[2][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s2/F</td>
</tr>
<tr>
<td>36.061</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>flashController/n1279_s1/I1</td>
</tr>
<tr>
<td>36.687</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">flashController/n1279_s1/F</td>
</tr>
<tr>
<td>38.505</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][B]</td>
<td>bu/data_out_new_31_s7/I0</td>
</tr>
<tr>
<td>39.604</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R13C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_31_s7/F</td>
</tr>
<tr>
<td>41.927</td>
<td>2.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>bu/data_out_new_7_s3/I3</td>
</tr>
<tr>
<td>42.959</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_7_s3/F</td>
</tr>
<tr>
<td>43.763</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td>bu/data_out_new_7_s0/I2</td>
</tr>
<tr>
<td>44.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_7_s0/F</td>
</tr>
<tr>
<td>44.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_7_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.187, 33.410%; route: 27.818, 65.511%; tC2Q: 0.458, 1.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.792</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>23.087</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cpu_1/n2024_s20/I2</td>
</tr>
<tr>
<td>24.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s20/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>cpu_1/n2024_s16/I2</td>
</tr>
<tr>
<td>25.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s16/F</td>
</tr>
<tr>
<td>25.229</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>26.051</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>27.521</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>cpu_1/n2024_s7/I2</td>
</tr>
<tr>
<td>28.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s7/F</td>
</tr>
<tr>
<td>30.451</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>bu/n212_s4/I1</td>
</tr>
<tr>
<td>31.483</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n212_s4/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>flashController/n1277_s6/I0</td>
</tr>
<tr>
<td>34.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s6/F</td>
</tr>
<tr>
<td>35.932</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>flashController/n7_s11/I2</td>
</tr>
<tr>
<td>36.964</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s11/F</td>
</tr>
<tr>
<td>38.653</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][B]</td>
<td>flashController/n7_s3/I0</td>
</tr>
<tr>
<td>39.279</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C22[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>41.085</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>flashController/n563_s19/I2</td>
</tr>
<tr>
<td>42.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">flashController/n563_s19/F</td>
</tr>
<tr>
<td>42.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>flashController/n563_s17/I0</td>
</tr>
<tr>
<td>43.155</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">flashController/n563_s17/F</td>
</tr>
<tr>
<td>43.959</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>flashController/n563_s15/I1</td>
</tr>
<tr>
<td>44.781</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">flashController/n563_s15/F</td>
</tr>
<tr>
<td>44.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>flashController/data_out_10_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>flashController/data_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.943, 42.269%; route: 24.048, 56.651%; tC2Q: 0.458, 1.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.792</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>23.087</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cpu_1/n2024_s20/I2</td>
</tr>
<tr>
<td>24.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s20/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>cpu_1/n2024_s16/I2</td>
</tr>
<tr>
<td>25.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s16/F</td>
</tr>
<tr>
<td>25.229</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>26.051</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>27.521</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>cpu_1/n2024_s7/I2</td>
</tr>
<tr>
<td>28.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s7/F</td>
</tr>
<tr>
<td>30.451</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>bu/n212_s4/I1</td>
</tr>
<tr>
<td>31.483</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n212_s4/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>flashController/n1277_s6/I0</td>
</tr>
<tr>
<td>34.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s6/F</td>
</tr>
<tr>
<td>35.923</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>flashController/n542_s27/I2</td>
</tr>
<tr>
<td>36.549</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s27/F</td>
</tr>
<tr>
<td>37.364</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>flashController/n550_s21/I2</td>
</tr>
<tr>
<td>38.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s21/F</td>
</tr>
<tr>
<td>39.938</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>flashController/n550_s20/I2</td>
</tr>
<tr>
<td>41.037</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s20/F</td>
</tr>
<tr>
<td>42.528</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>flashController/n566_s17/I3</td>
</tr>
<tr>
<td>43.330</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">flashController/n566_s17/F</td>
</tr>
<tr>
<td>43.749</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>flashController/n566_s15/I1</td>
</tr>
<tr>
<td>44.781</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">flashController/n566_s15/F</td>
</tr>
<tr>
<td>44.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>flashController/data_out_7_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>flashController/data_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.057, 42.538%; route: 23.933, 56.382%; tC2Q: 0.458, 1.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.591</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>14.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>16.527</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>cpu_1/ALUInB_15_s8/I0</td>
</tr>
<tr>
<td>17.153</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s8/F</td>
</tr>
<tr>
<td>18.937</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>19.487</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.886</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.943</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>20.000</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>20.057</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>20.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.114</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>20.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>20.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>22.451</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>cpu_1/n2027_s14/I1</td>
</tr>
<tr>
<td>23.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>23.763</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>cpu_1/n2027_s11/I3</td>
</tr>
<tr>
<td>24.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s11/F</td>
</tr>
<tr>
<td>25.770</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>cpu_1/n2027_s9/I2</td>
</tr>
<tr>
<td>26.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s9/F</td>
</tr>
<tr>
<td>27.689</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>28.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>30.083</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>bu/n212_s8/I0</td>
</tr>
<tr>
<td>31.182</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">bu/n212_s8/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>flashController/n7_s21/I3</td>
</tr>
<tr>
<td>33.597</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s21/F</td>
</tr>
<tr>
<td>34.406</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>flashController/n7_s10/I3</td>
</tr>
<tr>
<td>35.432</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s10/F</td>
</tr>
<tr>
<td>35.853</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>flashController/n7_s2/I3</td>
</tr>
<tr>
<td>36.479</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>37.860</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>bu/n446_s12/I1</td>
</tr>
<tr>
<td>38.682</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">bu/n446_s12/F</td>
</tr>
<tr>
<td>40.681</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][A]</td>
<td>bu/data_out_new_4_s2/I2</td>
</tr>
<tr>
<td>41.713</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_4_s2/F</td>
</tr>
<tr>
<td>43.667</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>bu/data_out_new_4_s0/I1</td>
</tr>
<tr>
<td>44.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_4_s0/F</td>
</tr>
<tr>
<td>44.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.333, 40.847%; route: 24.643, 58.073%; tC2Q: 0.458, 1.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.792</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>23.087</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cpu_1/n2024_s20/I2</td>
</tr>
<tr>
<td>24.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s20/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>cpu_1/n2024_s16/I2</td>
</tr>
<tr>
<td>25.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s16/F</td>
</tr>
<tr>
<td>25.229</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>26.051</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>27.521</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>cpu_1/n2024_s7/I2</td>
</tr>
<tr>
<td>28.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s7/F</td>
</tr>
<tr>
<td>30.451</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>bu/n212_s4/I1</td>
</tr>
<tr>
<td>31.483</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n212_s4/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>flashController/n1277_s6/I0</td>
</tr>
<tr>
<td>34.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s6/F</td>
</tr>
<tr>
<td>35.923</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>flashController/n542_s27/I2</td>
</tr>
<tr>
<td>36.549</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">flashController/n542_s27/F</td>
</tr>
<tr>
<td>37.364</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>flashController/n550_s21/I2</td>
</tr>
<tr>
<td>38.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s21/F</td>
</tr>
<tr>
<td>39.938</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>flashController/n550_s20/I2</td>
</tr>
<tr>
<td>41.037</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s20/F</td>
</tr>
<tr>
<td>42.039</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>flashController/n554_s18/I3</td>
</tr>
<tr>
<td>43.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" background: #97FFFF;">flashController/n554_s18/F</td>
</tr>
<tr>
<td>43.875</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>flashController/n554_s15/I2</td>
</tr>
<tr>
<td>44.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">flashController/n554_s15/F</td>
</tr>
<tr>
<td>44.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>flashController/data_out_19_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>flashController/data_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.077, 42.670%; route: 23.830, 56.248%; tC2Q: 0.458, 1.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.437</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>14.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>16.480</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][A]</td>
<td>cpu_1/ALUInB_12_s8/I0</td>
</tr>
<tr>
<td>17.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s8/F</td>
</tr>
<tr>
<td>19.653</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/I1</td>
</tr>
<tr>
<td>20.203</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.260</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.431</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.488</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.545</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.602</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.659</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.716</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>20.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>20.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>20.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>20.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>21.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>21.792</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>23.087</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cpu_1/n2024_s20/I2</td>
</tr>
<tr>
<td>24.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s20/F</td>
</tr>
<tr>
<td>24.124</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>cpu_1/n2024_s16/I2</td>
</tr>
<tr>
<td>25.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s16/F</td>
</tr>
<tr>
<td>25.229</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>cpu_1/n2024_s12/I3</td>
</tr>
<tr>
<td>26.051</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s12/F</td>
</tr>
<tr>
<td>27.521</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>cpu_1/n2024_s7/I2</td>
</tr>
<tr>
<td>28.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2024_s7/F</td>
</tr>
<tr>
<td>30.451</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>bu/n212_s4/I1</td>
</tr>
<tr>
<td>31.483</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">bu/n212_s4/F</td>
</tr>
<tr>
<td>33.596</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>flashController/n1277_s6/I0</td>
</tr>
<tr>
<td>34.628</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s6/F</td>
</tr>
<tr>
<td>35.932</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>flashController/n7_s11/I2</td>
</tr>
<tr>
<td>36.964</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s11/F</td>
</tr>
<tr>
<td>38.509</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>flashController/n565_s20/I2</td>
</tr>
<tr>
<td>39.331</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">flashController/n565_s20/F</td>
</tr>
<tr>
<td>40.801</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>flashController/n551_s18/I0</td>
</tr>
<tr>
<td>41.623</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">flashController/n551_s18/F</td>
</tr>
<tr>
<td>41.629</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>flashController/n551_s16/I2</td>
</tr>
<tr>
<td>42.728</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" background: #97FFFF;">flashController/n551_s16/F</td>
</tr>
<tr>
<td>43.863</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>flashController/n551_s15/I2</td>
</tr>
<tr>
<td>44.685</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">flashController/n551_s15/F</td>
</tr>
<tr>
<td>44.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">flashController/data_out_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>flashController/data_out_22_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>flashController/data_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.996, 42.491%; route: 23.898, 56.427%; tC2Q: 0.458, 1.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>cpu_1/IDEX_instr_rs2_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_2_s1/Q</td>
</tr>
<tr>
<td>4.251</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][A]</td>
<td>cpu_1/control_bypass_ex/n32_s0/I1</td>
</tr>
<tr>
<td>5.296</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n32_s0/COUT</td>
</tr>
<tr>
<td>5.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[1][B]</td>
<td>cpu_1/control_bypass_ex/n33_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n33_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C32[2][A]</td>
<td>cpu_1/control_bypass_ex/n34_s0/CIN</td>
</tr>
<tr>
<td>5.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n34_s0/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>2.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>cpu_1/n2124_s8/I2</td>
</tr>
<tr>
<td>8.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>10.362</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][B]</td>
<td>cpu_1/n2113_s3/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R13C37[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2113_s3/F</td>
</tr>
<tr>
<td>13.591</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>cpu_1/ALUInB_15_s3/I1</td>
</tr>
<tr>
<td>14.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s3/F</td>
</tr>
<tr>
<td>16.527</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>cpu_1/ALUInB_15_s8/I0</td>
</tr>
<tr>
<td>17.153</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_15_s8/F</td>
</tr>
<tr>
<td>18.937</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/I1</td>
</tr>
<tr>
<td>19.487</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C34[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.886</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.943</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>20.000</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>20.057</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>20.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.114</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>20.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>20.677</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/SUM</td>
</tr>
<tr>
<td>22.451</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td>cpu_1/n2027_s14/I1</td>
</tr>
<tr>
<td>23.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s14/F</td>
</tr>
<tr>
<td>23.763</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>cpu_1/n2027_s11/I3</td>
</tr>
<tr>
<td>24.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s11/F</td>
</tr>
<tr>
<td>25.770</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>cpu_1/n2027_s9/I2</td>
</tr>
<tr>
<td>26.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s9/F</td>
</tr>
<tr>
<td>27.689</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td>cpu_1/n2027_s4/I3</td>
</tr>
<tr>
<td>28.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2027_s4/F</td>
</tr>
<tr>
<td>30.083</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>bu/n212_s8/I0</td>
</tr>
<tr>
<td>31.182</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">bu/n212_s8/F</td>
</tr>
<tr>
<td>32.498</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>flashController/n7_s21/I3</td>
</tr>
<tr>
<td>33.597</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s21/F</td>
</tr>
<tr>
<td>34.406</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>flashController/n7_s10/I3</td>
</tr>
<tr>
<td>35.432</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s10/F</td>
</tr>
<tr>
<td>35.853</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>flashController/n7_s2/I3</td>
</tr>
<tr>
<td>36.479</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>37.860</td>
<td>1.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>bu/n446_s12/I1</td>
</tr>
<tr>
<td>38.682</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">bu/n446_s12/F</td>
</tr>
<tr>
<td>41.500</td>
<td>2.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>bu/data_out_new_21_s2/I2</td>
</tr>
<tr>
<td>42.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">bu/data_out_new_21_s2/F</td>
</tr>
<tr>
<td>43.585</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>bu/data_out_new_21_s0/I1</td>
</tr>
<tr>
<td>44.617</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">bu/data_out_new_21_s0/F</td>
</tr>
<tr>
<td>44.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_21_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.860, 39.872%; route: 24.967, 59.044%; tC2Q: 0.458, 1.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.669</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 71.127%; tC2Q: 0.333, 28.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C11[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.686</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 71.545%; tC2Q: 0.333, 28.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.688</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 71.596%; tC2Q: 0.333, 28.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.711</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 72.133%; tC2Q: 0.333, 27.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.715</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 72.220%; tC2Q: 0.333, 27.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C11[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.950</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 76.774%; tC2Q: 0.333, 23.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C11[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.124, 77.135%; tC2Q: 0.333, 22.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.978</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.130, 77.226%; tC2Q: 0.333, 22.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.987</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.139, 77.355%; tC2Q: 0.333, 22.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.165, 77.754%; tC2Q: 0.333, 22.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.165, 77.754%; tC2Q: 0.333, 22.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C11[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.255</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 80.850%; tC2Q: 0.333, 19.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C11[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.315</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 81.482%; tC2Q: 0.333, 18.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C11[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 83.319%; tC2Q: 0.333, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C11[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 83.319%; tC2Q: 0.333, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C11[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.578</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.730, 83.849%; tC2Q: 0.333, 16.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cpu_1/PC_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_9_s0/Q</td>
</tr>
<tr>
<td>2.158</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">programMemory_inst/BRAM_2/dpb_inst_0/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.652</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>programMemory_inst/BRAM_2/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 42.657%; tC2Q: 0.333, 57.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C13[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C13[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C7[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C7[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C4[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C4[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C2[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C2[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.171</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.711%; route: 3.282, 67.818%; tC2Q: 0.458, 9.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/clkdiv</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.180</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[3][B]</td>
<td>ramData_inst/psrams_Interface/n16_s1/I0</td>
</tr>
<tr>
<td>2.552</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/n16_s1/F</td>
</tr>
<tr>
<td>3.493</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/clkdiv/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.986</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/HCLKIN</td>
</tr>
<tr>
<td>3.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv</td>
</tr>
<tr>
<td>3.028</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 19.407%; route: 1.211, 63.202%; tC2Q: 0.333, 17.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 42.689%; route: 0.286, 57.311%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">D1/R_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>D1/R_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>D1/R_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">D1/R_tmp_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>D1/R_tmp_3_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>D1/R_tmp_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">D1/R_tmp_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>D1/R_tmp_2_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>D1/R_tmp_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">D1/G_tmp_5_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>D1/G_tmp_5_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>D1/G_tmp_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">D1/G_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>D1/G_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>D1/G_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" font-weight:bold;">D1/G_tmp_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>D1/G_tmp_3_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>D1/G_tmp_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">D1/B_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>D1/B_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>D1/B_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">D1/B_tmp_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>D1/B_tmp_3_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_3_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>D1/B_tmp_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">D1/B_tmp_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>D1/B_tmp_2_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_2_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>D1/B_tmp_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>D1/LineCtr_0_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>D1/LineCtr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>D1/LineCtr_1_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>D1/LineCtr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[2][A]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[2][A]</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][B]</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[0][B]</td>
<td>D1/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>D1/LineCtr_8_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>D1/LineCtr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>D1/PixelCtr_10_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2165</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1856</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>78.116</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 86.481%; tC2Q: 0.333, 13.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/data_rd_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/data_rd_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/data_rd_31_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/data_rd_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/data_rd_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/data_rd_30_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/data_rd_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/data_rd_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/data_rd_29_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2165</td>
<td>clk_d</td>
<td>-6.342</td>
<td>0.262</td>
</tr>
<tr>
<td>1856</td>
<td>reset</td>
<td>3.314</td>
<td>3.758</td>
</tr>
<tr>
<td>734</td>
<td>user_clk</td>
<td>2.360</td>
<td>0.262</td>
</tr>
<tr>
<td>672</td>
<td>ddr_rsti</td>
<td>-1.297</td>
<td>2.462</td>
</tr>
<tr>
<td>519</td>
<td>imm_j[11]</td>
<td>16.446</td>
<td>5.263</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>15.830</td>
<td>5.284</td>
</tr>
<tr>
<td>274</td>
<td>EXMEM_ALUOut_31_11</td>
<td>22.751</td>
<td>2.964</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[1]</td>
<td>16.496</td>
<td>5.112</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>17.203</td>
<td>5.397</td>
</tr>
<tr>
<td>258</td>
<td>dataOutTxt[2]</td>
<td>5.866</td>
<td>4.088</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C37</td>
<td>97.22%</td>
</tr>
<tr>
<td>R14C34</td>
<td>97.22%</td>
</tr>
<tr>
<td>R15C44</td>
<td>97.22%</td>
</tr>
<tr>
<td>R7C33</td>
<td>95.83%</td>
</tr>
<tr>
<td>R12C31</td>
<td>95.83%</td>
</tr>
<tr>
<td>R13C36</td>
<td>95.83%</td>
</tr>
<tr>
<td>R13C32</td>
<td>95.83%</td>
</tr>
<tr>
<td>R14C30</td>
<td>95.83%</td>
</tr>
<tr>
<td>R14C42</td>
<td>95.83%</td>
</tr>
<tr>
<td>R15C34</td>
<td>95.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
