Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: PROCESSOR_32Bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PROCESSOR_32Bit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PROCESSOR_32Bit"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : PROCESSOR_32Bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/PROCESSOR_pkg.vhd" in Library work.
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/PROG_COUNTER_32Bit.vhd" in Library work.
Entity <prog_counter_32bit> compiled.
Entity <prog_counter_32bit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/ADDER_32Bit_Unsigned.vhd" in Library work.
Architecture behavioral of Entity adder_32bit_unsigned is up to date.
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/ROM_512x32Bit.vhd" in Library work.
Entity <rom_512x32bit> compiled.
Entity <rom_512x32bit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/MUX_2to1_5Bit.vhd" in Library work.
Architecture behavioral of Entity mux_2to1_5bit is up to date.
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/CONTROLLER_32Bit.vhd" in Library work.
Entity <controller_32bit> compiled.
Entity <controller_32bit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/REGFILE_32BitX5Bit.vhd" in Library work.
Entity <regfile_32bitx5bit> compiled.
Entity <regfile_32bitx5bit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/SIGNEXTEND_16to32Bit.vhd" in Library work.
Architecture behavioral of Entity signextend_16to32bit is up to date.
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/MUX_2to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux_2to1_32bit is up to date.
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/ALU_32Bit.vhd" in Library work.
Entity <alu_32bit> compiled.
Entity <alu_32bit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/RAM_512x32Bit.vhd" in Library work.
Entity <ram_512x32bit> compiled.
Entity <ram_512x32bit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Andrew/Documents/ISEWorkspace/testgate/PROCESSOR_32Bit.vhd" in Library work.
Entity <processor_32bit> compiled.
Entity <processor_32bit> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PROCESSOR_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PROG_COUNTER_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADDER_32Bit_Unsigned> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM_512x32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2to1_5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CONTROLLER_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REGFILE_32BitX5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SIGNEXTEND_16to32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_32BIT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM_512x32Bit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PROCESSOR_32Bit> in library <work> (Architecture <behavioral>).
Entity <PROCESSOR_32Bit> analyzed. Unit <PROCESSOR_32Bit> generated.

Analyzing Entity <PROG_COUNTER_32Bit> in library <work> (Architecture <behavioral>).
Entity <PROG_COUNTER_32Bit> analyzed. Unit <PROG_COUNTER_32Bit> generated.

Analyzing Entity <ADDER_32Bit_Unsigned> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Andrew/Documents/ISEWorkspace/testgate/ADDER_32Bit_Unsigned.vhd" line 26: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <val>
Entity <ADDER_32Bit_Unsigned> analyzed. Unit <ADDER_32Bit_Unsigned> generated.

Analyzing Entity <ROM_512x32Bit> in library <work> (Architecture <behavioral>).
Entity <ROM_512x32Bit> analyzed. Unit <ROM_512x32Bit> generated.

Analyzing Entity <MUX_2to1_5Bit> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Andrew/Documents/ISEWorkspace/testgate/MUX_2to1_5Bit.vhd" line 26: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <d0>, <d1>
Entity <MUX_2to1_5Bit> analyzed. Unit <MUX_2to1_5Bit> generated.

Analyzing Entity <CONTROLLER_32Bit> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <Branch> in unit <CONTROLLER_32Bit> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <CONTROLLER_32Bit> analyzed. Unit <CONTROLLER_32Bit> generated.

Analyzing Entity <REGFILE_32BitX5Bit> in library <work> (Architecture <behavioral>).
Entity <REGFILE_32BitX5Bit> analyzed. Unit <REGFILE_32BitX5Bit> generated.

Analyzing Entity <SIGNEXTEND_16to32Bit> in library <work> (Architecture <behavioral>).
Entity <SIGNEXTEND_16to32Bit> analyzed. Unit <SIGNEXTEND_16to32Bit> generated.

Analyzing Entity <MUX_2to1_32Bit> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Andrew/Documents/ISEWorkspace/testgate/MUX_2to1_32Bit.vhd" line 26: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <d0>, <d1>
Entity <MUX_2to1_32Bit> analyzed. Unit <MUX_2to1_32Bit> generated.

Analyzing Entity <ALU_32BIT> in library <work> (Architecture <behavioral>).
Entity <ALU_32BIT> analyzed. Unit <ALU_32BIT> generated.

Analyzing Entity <RAM_512x32Bit> in library <work> (Architecture <behavioral>).
Entity <RAM_512x32Bit> analyzed. Unit <RAM_512x32Bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PROG_COUNTER_32Bit>.
    Related source file is "C:/Users/Andrew/Documents/ISEWorkspace/testgate/PROG_COUNTER_32Bit.vhd".
    Found 32-bit register for signal <data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PROG_COUNTER_32Bit> synthesized.


Synthesizing Unit <ADDER_32Bit_Unsigned>.
    Related source file is "C:/Users/Andrew/Documents/ISEWorkspace/testgate/ADDER_32Bit_Unsigned.vhd".
    Found 32-bit adder for signal <o>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADDER_32Bit_Unsigned> synthesized.


Synthesizing Unit <ROM_512x32Bit>.
    Related source file is "C:/Users/Andrew/Documents/ISEWorkspace/testgate/ROM_512x32Bit.vhd".
WARNING:Xst:647 - Input <addr<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <mem> is used but never assigned. Tied to default value.
    Found 512x32-bit ROM for signal <dataIO>.
    Summary:
	inferred   1 ROM(s).
Unit <ROM_512x32Bit> synthesized.


Synthesizing Unit <MUX_2to1_5Bit>.
    Related source file is "C:/Users/Andrew/Documents/ISEWorkspace/testgate/MUX_2to1_5Bit.vhd".
Unit <MUX_2to1_5Bit> synthesized.


Synthesizing Unit <CONTROLLER_32Bit>.
    Related source file is "C:/Users/Andrew/Documents/ISEWorkspace/testgate/CONTROLLER_32Bit.vhd".
    Register <RegWrite> equivalent to <MemToReg> has been removed
WARNING:Xst:737 - Found 1-bit latch for signal <MemToReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <ALUControl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegDst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <CONTROLLER_32Bit> synthesized.


Synthesizing Unit <REGFILE_32BitX5Bit>.
    Related source file is "C:/Users/Andrew/Documents/ISEWorkspace/testgate/REGFILE_32BitX5Bit.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <rdata_1>.
    Found 32-bit 32-to-1 multiplexer for signal <rdata_2>.
    Found 1024-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <REGFILE_32BitX5Bit> synthesized.


Synthesizing Unit <SIGNEXTEND_16to32Bit>.
    Related source file is "C:/Users/Andrew/Documents/ISEWorkspace/testgate/SIGNEXTEND_16to32Bit.vhd".
Unit <SIGNEXTEND_16to32Bit> synthesized.


Synthesizing Unit <MUX_2to1_32Bit>.
    Related source file is "C:/Users/Andrew/Documents/ISEWorkspace/testgate/MUX_2to1_32Bit.vhd".
Unit <MUX_2to1_32Bit> synthesized.


Synthesizing Unit <ALU_32BIT>.
    Related source file is "C:/Users/Andrew/Documents/ISEWorkspace/testgate/ALU_32Bit.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <wire>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Branch_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit comparator equal for signal <Branch_out$cmp_eq0002> created at line 88.
    Found 32-bit comparator greatequal for signal <Branch_out$cmp_ge0000> created at line 80.
    Found 32-bit comparator greater for signal <Branch_out$cmp_gt0000> created at line 106.
    Found 32-bit comparator lessequal for signal <Branch_out$cmp_le0000> created at line 100.
    Found 32-bit comparator less for signal <wire$cmp_lt0000> created at line 54.
    Found 32-bit comparator less for signal <wire$cmp_lt0001> created at line 60.
    Found 32-bit addsub for signal <wire$share0000> created at line 37.
    Found 32-bit xor2 for signal <wire$xor0000> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <ALU_32BIT> synthesized.


Synthesizing Unit <RAM_512x32Bit>.
    Related source file is "C:/Users/Andrew/Documents/ISEWorkspace/testgate/RAM_512x32Bit.vhd".
WARNING:Xst:647 - Input <addr<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 512x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <dataO>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <RAM_512x32Bit> synthesized.


Synthesizing Unit <PROCESSOR_32Bit>.
    Related source file is "C:/Users/Andrew/Documents/ISEWorkspace/testgate/PROCESSOR_32Bit.vhd".
WARNING:Xst:646 - Signal <w17> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <w16> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <w00> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000001.
Unit <PROCESSOR_32Bit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x32-bit single-port RAM                            : 1
# ROMs                                                 : 1
 512x32-bit ROM                                        : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 34
 32-bit register                                       : 34
# Latches                                              : 7
 1-bit latch                                           : 5
 32-bit latch                                          : 1
 6-bit latch                                           : 1
# Comparators                                          : 6
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PROCESSOR_32Bit>.
INFO:Xst:3044 - The ROM <Inst_ROM_512x32Bit/Mrom_dataIO> will be implemented as a read-only BLOCK RAM, absorbing the register: <Inst_PROG_COUNTER_32Bit/data>.
INFO:Xst:3225 - The RAM <Inst_ROM_512x32Bit/Mrom_dataIO> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <ref_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <t_adder_out>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <t_rom_out>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <PROCESSOR_32Bit> synthesized (advanced).

Synthesizing (advanced) Unit <RAM_512x32Bit>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <dataO>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <dataI>         |          |
    |     doA            | connected to signal <dataO>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM_512x32Bit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 512x32-bit single-port block RAM                      : 2
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Latches                                              : 7
 1-bit latch                                           : 5
 32-bit latch                                          : 1
 6-bit latch                                           : 1
# Comparators                                          : 6
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 64
 1-bit 32-to-1 multiplexer                             : 64
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PROCESSOR_32Bit> ...

Optimizing unit <REGFILE_32BitX5Bit> ...

Optimizing unit <CONTROLLER_32Bit> ...

Optimizing unit <ALU_32BIT> ...
WARNING:Xst:1294 - Latch <Branch_out> is equivalent to a wire in block <ALU_32BIT>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PROCESSOR_32Bit, actual ratio is 20.
Latch Inst_ALU_32Bit/wire_31 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_30 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_29 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_28 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_27 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_26 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_25 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_24 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_23 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_22 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_21 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_20 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_19 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_18 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_17 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_16 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch Inst_ALU_32Bit/wire_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1056
 Flip-Flops                                            : 1056

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PROCESSOR_32Bit.ngr
Top Level Output File Name         : PROCESSOR_32Bit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 339

Cell Usage :
# BELS                             : 2641
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 4
#      LUT3                        : 1205
#      LUT3_D                      : 4
#      LUT4                        : 199
#      MUXCY                       : 126
#      MUXF5                       : 557
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 1130
#      FD                          : 32
#      FDRE                        : 1024
#      LD                          : 64
#      LDCE                        : 2
#      LDCPE                       : 6
#      LDPE                        : 2
# RAMS                             : 2
#      RAMB16BWE                   : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 338
#      IBUF                        : 1
#      OBUF                        : 337
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                     1238  out of   5888    21%  
 Number of Slice Flip Flops:           1098  out of  11776     9%  
 Number of 4 input LUTs:               1444  out of  11776    12%  
 Number of IOs:                         339
 Number of bonded IOBs:                 339  out of    372    91%  
    IOB Flip Flops:                      32
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                       | Clock buffer(FF name)                      | Load  |
-----------------------------------------------------------------------------------+--------------------------------------------+-------+
ref_clk                                                                            | BUFGP                                      | 1058  |
Inst_CONTROLLER_32Bit/MemToReg_not0005(Inst_CONTROLLER_32Bit/MemToReg_not0005_f5:O)| NONE(*)(Inst_CONTROLLER_32Bit/ALUControl_5)| 6     |
Inst_CONTROLLER_32Bit/MemToReg_not0003(Inst_CONTROLLER_32Bit/MemToReg_not00031:O)  | NONE(*)(Inst_CONTROLLER_32Bit/MemToReg)    | 4     |
Inst_ALU_32Bit/wire_not00011(Inst_ALU_32Bit/wire_not0001:O)                        | BUFG(*)(Inst_ALU_32Bit/wire_31)            | 64    |
-----------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------+-----------------------------------------+-------+
Control Signal                                                                             | Buffer(FF name)                         | Load  |
-------------------------------------------------------------------------------------------+-----------------------------------------+-------+
Inst_CONTROLLER_32Bit/ALUSrc_0_not0000(Inst_CONTROLLER_32Bit/ALUControl_mux0005<0>21:O)    | NONE(Inst_CONTROLLER_32Bit/ALUSrc)      | 4     |
Inst_CONTROLLER_32Bit/ALUControl_0__and0000(Inst_CONTROLLER_32Bit/ALUControl_0__and00001:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_0)| 1     |
Inst_CONTROLLER_32Bit/ALUControl_0__and0001(Inst_CONTROLLER_32Bit/ALUControl_0__and00011:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_0)| 1     |
Inst_CONTROLLER_32Bit/ALUControl_1__and0000(Inst_CONTROLLER_32Bit/ALUControl_1__and00001:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_1)| 1     |
Inst_CONTROLLER_32Bit/ALUControl_1__and0001(Inst_CONTROLLER_32Bit/ALUControl_1__and00011:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_1)| 1     |
Inst_CONTROLLER_32Bit/ALUControl_2__and0000(Inst_CONTROLLER_32Bit/ALUControl_2__and00001:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_2)| 1     |
Inst_CONTROLLER_32Bit/ALUControl_2__and0001(Inst_CONTROLLER_32Bit/ALUControl_2__and00011:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_2)| 1     |
Inst_CONTROLLER_32Bit/ALUControl_3__and0000(Inst_CONTROLLER_32Bit/ALUControl_3__and00001:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_3)| 1     |
Inst_CONTROLLER_32Bit/ALUControl_3__and0001(Inst_CONTROLLER_32Bit/ALUControl_3__and00011:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_3)| 1     |
Inst_CONTROLLER_32Bit/ALUControl_4__and0000(Inst_CONTROLLER_32Bit/ALUControl_4__and00001:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_4)| 1     |
Inst_CONTROLLER_32Bit/ALUControl_4__and0001(Inst_CONTROLLER_32Bit/ALUControl_4__and00011:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_4)| 1     |
Inst_CONTROLLER_32Bit/ALUControl_5__and0000(Inst_CONTROLLER_32Bit/ALUControl_5__and00001:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_5)| 1     |
Inst_CONTROLLER_32Bit/ALUControl_5__and0001(Inst_CONTROLLER_32Bit/ALUControl_5__and00011:O)| NONE(Inst_CONTROLLER_32Bit/ALUControl_5)| 1     |
-------------------------------------------------------------------------------------------+-----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.859ns (Maximum Frequency: 127.239MHz)
   Minimum input arrival time before clock: 3.128ns
   Maximum output required time after clock: 12.144ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ref_clk'
  Clock period: 7.859ns (frequency: 127.239MHz)
  Total number of paths / destination ports: 13853 / 2121
-------------------------------------------------------------------------
Delay:               7.859ns (Levels of Logic = 3)
  Source:            Inst_ROM_512x32Bit/Mrom_dataIO (RAM)
  Destination:       Inst_REGFILE_32BitX5Bit/mem_18_31 (FF)
  Source Clock:      ref_clk rising
  Destination Clock: ref_clk rising

  Data Path: Inst_ROM_512x32Bit/Mrom_dataIO to Inst_REGFILE_32BitX5Bit/mem_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWE:CLKA->DOA16  522   2.498   1.490  Inst_ROM_512x32Bit/Mrom_dataIO (t_rom_out_16_OBUF)
     LUT4:I1->O            1   0.643   0.000  Inst_REGFILE_32BitX5Bit/mem_16_not000121_F (N152)
     MUXF5:I0->O           4   0.276   0.730  Inst_REGFILE_32BitX5Bit/mem_16_not000121 (Inst_REGFILE_32BitX5Bit/N13)
     LUT3:I0->O           32   0.648   1.262  Inst_REGFILE_32BitX5Bit/mem_22_not00011 (Inst_REGFILE_32BitX5Bit/mem_22_not0001)
     FDRE:CE                   0.312          Inst_REGFILE_32BitX5Bit/mem_22_0
    ----------------------------------------
    Total                      7.859ns (4.377ns logic, 3.482ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_CONTROLLER_32Bit/MemToReg_not0005'
  Clock period: 3.210ns (frequency: 311.567MHz)
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Delay:               3.210ns (Levels of Logic = 2)
  Source:            Inst_CONTROLLER_32Bit/ALUControl_5 (LATCH)
  Destination:       Inst_CONTROLLER_32Bit/ALUControl_5 (LATCH)
  Source Clock:      Inst_CONTROLLER_32Bit/MemToReg_not0005 falling
  Destination Clock: Inst_CONTROLLER_32Bit/MemToReg_not0005 falling

  Data Path: Inst_CONTROLLER_32Bit/ALUControl_5 to Inst_CONTROLLER_32Bit/ALUControl_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q           68   0.728   1.306  Inst_CONTROLLER_32Bit/ALUControl_5 (Inst_CONTROLLER_32Bit/ALUControl_5)
     LUT3:I2->O            1   0.648   0.000  Inst_CONTROLLER_32Bit/ALUControl_mux0005<5>1 (Inst_CONTROLLER_32Bit/ALUControl_mux0005<5>1)
     MUXF5:I1->O           1   0.276   0.000  Inst_CONTROLLER_32Bit/ALUControl_mux0005<5>_f5 (Inst_CONTROLLER_32Bit/ALUControl_mux0005<5>)
     LDCPE:D                   0.252          Inst_CONTROLLER_32Bit/ALUControl_5
    ----------------------------------------
    Total                      3.210ns (1.904ns logic, 1.306ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_CONTROLLER_32Bit/MemToReg_not0003'
  Clock period: 3.554ns (frequency: 281.373MHz)
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Delay:               3.554ns (Levels of Logic = 2)
  Source:            Inst_CONTROLLER_32Bit/MemWrite (LATCH)
  Destination:       Inst_CONTROLLER_32Bit/MemWrite (LATCH)
  Source Clock:      Inst_CONTROLLER_32Bit/MemToReg_not0003 falling
  Destination Clock: Inst_CONTROLLER_32Bit/MemToReg_not0003 falling

  Data Path: Inst_CONTROLLER_32Bit/MemWrite to Inst_CONTROLLER_32Bit/MemWrite
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             7   0.728   0.788  Inst_CONTROLLER_32Bit/MemWrite (Inst_CONTROLLER_32Bit/MemWrite)
     LUT4:I1->O            1   0.643   0.500  Inst_CONTROLLER_32Bit/MemWrite_mux0005_SW1 (N20)
     LUT4:I1->O            1   0.643   0.000  Inst_CONTROLLER_32Bit/MemWrite_mux0005 (Inst_CONTROLLER_32Bit/MemWrite_mux0005)
     LDCE:D                    0.252          Inst_CONTROLLER_32Bit/MemWrite
    ----------------------------------------
    Total                      3.554ns (2.266ns logic, 1.288ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ref_clk'
  Total number of paths / destination ports: 1024 / 1024
-------------------------------------------------------------------------
Offset:              3.128ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       Inst_REGFILE_32BitX5Bit/mem_3_31 (FF)
  Destination Clock: ref_clk rising

  Data Path: reset to Inst_REGFILE_32BitX5Bit/mem_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1024   0.849   1.410  reset_IBUF (reset_IBUF)
     FDRE:R                    0.869          Inst_REGFILE_32BitX5Bit/mem_6_0
    ----------------------------------------
    Total                      3.128ns (1.718ns logic, 1.410ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CONTROLLER_32Bit/MemToReg_not0003'
  Total number of paths / destination ports: 74 / 74
-------------------------------------------------------------------------
Offset:              8.570ns (Levels of Logic = 2)
  Source:            Inst_CONTROLLER_32Bit/MemToReg (LATCH)
  Destination:       t_muxC_out<31> (PAD)
  Source Clock:      Inst_CONTROLLER_32Bit/MemToReg_not0003 falling

  Data Path: Inst_CONTROLLER_32Bit/MemToReg to t_muxC_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q            51   0.728   1.411  Inst_CONTROLLER_32Bit/MemToReg (Inst_CONTROLLER_32Bit/MemToReg)
     LUT3:I0->O           33   0.648   1.263  Inst_MUX_2to1_32Bit_C/o<9>1 (t_muxC_out_9_OBUF)
     OBUF:I->O                 4.520          t_muxC_out_9_OBUF (t_muxC_out<9>)
    ----------------------------------------
    Total                      8.570ns (5.896ns logic, 2.674ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ref_clk'
  Total number of paths / destination ports: 6778 / 293
-------------------------------------------------------------------------
Offset:              12.144ns (Levels of Logic = 7)
  Source:            Inst_ROM_512x32Bit/Mrom_dataIO (RAM)
  Destination:       t_muxB_out<31> (PAD)
  Source Clock:      ref_clk rising

  Data Path: Inst_ROM_512x32Bit/Mrom_dataIO to t_muxB_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWE:CLKA->DOA16  522   2.498   1.442  Inst_ROM_512x32Bit/Mrom_dataIO (t_rom_out_16_OBUF)
     LUT3:I2->O            1   0.648   0.000  Inst_REGFILE_32BitX5Bit/mux63_6 (Inst_REGFILE_32BitX5Bit/mux63_6)
     MUXF5:I1->O           1   0.276   0.000  Inst_REGFILE_32BitX5Bit/mux63_5_f5 (Inst_REGFILE_32BitX5Bit/mux63_5_f5)
     MUXF6:I1->O           1   0.291   0.000  Inst_REGFILE_32BitX5Bit/mux63_4_f6 (Inst_REGFILE_32BitX5Bit/mux63_4_f6)
     MUXF7:I1->O           1   0.291   0.000  Inst_REGFILE_32BitX5Bit/mux63_3_f7 (Inst_REGFILE_32BitX5Bit/mux63_3_f7)
     MUXF8:I1->O           5   0.291   0.713  Inst_REGFILE_32BitX5Bit/mux63_2_f8 (t_regData2_out_9_OBUF)
     LUT3:I1->O            3   0.643   0.531  Inst_MUX_2to1_32Bit_B/o<9>1 (t_muxB_out_9_OBUF)
     OBUF:I->O                 4.520          t_muxB_out_9_OBUF (t_muxB_out<9>)
    ----------------------------------------
    Total                     12.144ns (9.458ns logic, 2.686ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_ALU_32Bit/wire_not00011'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              7.638ns (Levels of Logic = 2)
  Source:            Inst_ALU_32Bit/wire_8 (LATCH)
  Destination:       t_muxC_out<8> (PAD)
  Source Clock:      Inst_ALU_32Bit/wire_not00011 falling

  Data Path: Inst_ALU_32Bit/wire_8 to t_muxC_out<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.728   0.479  Inst_ALU_32Bit/wire_8 (Inst_ALU_32Bit/wire_8)
     LUT3:I2->O           33   0.648   1.263  Inst_MUX_2to1_32Bit_C/o<8>1 (t_muxC_out_8_OBUF)
     OBUF:I->O                 4.520          t_muxC_out_8_OBUF (t_muxC_out<8>)
    ----------------------------------------
    Total                      7.638ns (5.896ns logic, 1.742ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CONTROLLER_32Bit/MemToReg_not0005'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              6.523ns (Levels of Logic = 1)
  Source:            Inst_CONTROLLER_32Bit/ALUControl_1 (LATCH)
  Destination:       t_contFunc_out<1> (PAD)
  Source Clock:      Inst_CONTROLLER_32Bit/MemToReg_not0005 falling

  Data Path: Inst_CONTROLLER_32Bit/ALUControl_1 to t_contFunc_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q           72   0.728   1.275  Inst_CONTROLLER_32Bit/ALUControl_1 (Inst_CONTROLLER_32Bit/ALUControl_1)
     OBUF:I->O                 4.520          t_contFunc_out_1_OBUF (t_contFunc_out<1>)
    ----------------------------------------
    Total                      6.523ns (5.248ns logic, 1.275ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.19 secs
 
--> 

Total memory usage is 352012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    9 (   0 filtered)

