$date
	Sat Aug 15 00:16:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TESTBENCH $end
$var wire 1 ! Y $end
$var reg 1 " D0 $end
$var reg 1 # D1 $end
$var reg 1 $ S $end
$scope module M2 $end
$var wire 4 % D0 [3:0] $end
$var wire 4 & D1 [3:0] $end
$var wire 1 $ S $end
$var wire 4 ' Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
0$
0#
0"
0!
$end
#1
1!
b1 '
b1 %
1"
#2
0!
b0 '
b0 %
0"
b1 &
1#
#3
1!
b1 '
b1 %
1"
#4
0!
b0 '
b0 %
0"
b0 &
0#
1$
#5
b1 %
1"
#6
1!
b1 '
b0 %
0"
b1 &
1#
#7
b1 %
1"
#9
