#-----------------------------------------------------------
# Vivado v2013.1 (64-bit)
# Build 242259 by xbuild on Sun Mar  3 16:45:49 MST 2013
# Start of session at: Mon Mar  4 16:32:51 2013
# Process ID: 21206
# Log file: /group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.runs/synth_1/zc702_hdmi_out.rds
# Journal file: /group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/arch.xml
Parsing RTL primitives file [/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/home/elzinga/.Xilinx/Vivado/tclapp/manifest.tcl'
source zc702_hdmi_out.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory -part xc7z020clg484-1
# set_property board xilinx.com:zynq:zc702:c [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_vhdl /group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd
# set_property webtalk.parent_dir /group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.data/wt [current_project]
# set_property parent.project_dir /group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1 [current_project]
# synth_design -top zc702_hdmi_out -part xc7z020clg484-1
Command: synth_design -top zc702_hdmi_out -part xc7z020clg484-1

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
Using Xilinx IP Search Path: /proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/ip/xilinx /proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/ids_lite/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 195.078 ; gain = 66.812
INFO: [Synth 8-638] synthesizing module 'zc702_hdmi_out' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:82]
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_hdmio_clk_o' to cell 'ODDR' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:256]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_hdmio_clk_t' to cell 'ODDR' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:270]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_spdif' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:292]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:300]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_vsync' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:308]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_hsync' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:315]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_de' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:322]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_clk' to cell 'OBUFT' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:329]
INFO: [Synth 8-3888] merging register 'hdmio_vsync_t_reg' into 'hdmio_spdif_t_reg' in module 'zc702_hdmi_out' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:180]
INFO: [Synth 8-3888] merging register 'hdmio_hsync_t_reg' into 'hdmio_spdif_t_reg' in module 'zc702_hdmi_out' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:181]
INFO: [Synth 8-3888] merging register 'hdmio_de_t_reg' into 'hdmio_spdif_t_reg' in module 'zc702_hdmi_out' [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'zc702_hdmi_out' (1#4) [/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd:82]
finished synthesize : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 342.355 ; gain = 214.090
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Loading clock regions from /proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : /proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/./parts/xilinx/zynq/drc.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 524.918 ; gain = 396.652
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 8     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module zc702_hdmi_out 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 8     

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design zc702_hdmi_out has unconnected port reset
WARNING: [Synth 8-3331] design zc702_hdmi_out has unconnected port xsvi_vblank_i
WARNING: [Synth 8-3331] design zc702_hdmi_out has unconnected port xsvi_hblank_i
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 524.918 ; gain = 396.652
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hdmio_spdif_t_reg)
WARNING: [Synth 8-3332] Sequential element (hdmio_spdif_t_reg) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[14] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[13] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[12] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[11] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[10] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[9] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[8] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[7] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[6] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[5] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[4] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[3] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[2] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[1] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[0] ) is unused and will be removed from module zc702_hdmi_out.
WARNING: [Synth 8-3332] Sequential element (\hdmio_video_t_reg[15] ) is unused and will be removed from module zc702_hdmi_out.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 525.949 ; gain = 397.684
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 525.949 ; gain = 397.684
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 534.957 ; gain = 406.691
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 534.957 ; gain = 406.691
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 534.957 ; gain = 406.691
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 534.957 ; gain = 406.691
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+-----+-----
     |Cell |Count
-----+-----+-----
1    |BUFG |    1
2    |ODDR |    2
3    |FDRE |   39
4    |IBUF |   21
5    |OBUFT|   21
-----+-----+-----
Report Instance Areas: 
-----+--------+------+-----
     |Instance|Module|Cells
-----+--------+------+-----
1    |top     |      |   84
-----+--------+------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 534.957 ; gain = 406.691
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 534.957 ; gain = 406.691
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ad08b594
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 792.602 ; gain = 628.965
# write_checkpoint zc702_hdmi_out.dcp
# report_utilization -file zc702_hdmi_out_utilization_synth.rpt -pb zc702_hdmi_out_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.53 . Memory (MB): peak = 792.602 ; gain = 0.000
# report_timing_summary -label_reused -file zc702_hdmi_out_timing_summary_synth.rpt -pb zc702_hdmi_out_timing_summary_synth.pb
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 16:34:06 2013...
