
jpeg:     file format elf32-zip


Disassembly of section .rocode:

02000000 <_boot_address>:
 2000000:	6a 00 00 c0 	LDI        0x03000000,SP  // 3000000 <_top_of_stack>
 2000004:	6a 40 00 00 
 2000008:	7b 47 c0 09 	MOV        $36+PC,uPC
 200000c:	0e 00 00 00 	CLR        R1
 2000010:	13 43 c0 09 	MOV        0x02000038,R2  // 2000038 <_argv>
 2000014:	1a 00 10 40 	LDI        0x020823a8,R3  // 20823a8 <__env>
 2000018:	1a 40 23 a8 
 200001c:	87 fa fc f8 	JSR        0x02000044     // 2000044 <main>
 2000020:	02 00 00 44 

02000024 <_graceful_kernel_exit>:
 2000024:	87 fa fc f8 	JSR        0x0200187c     // 200187c <exit>
 2000028:	02 00 18 7c 

0200002c <_hw_shutdown>:
 200002c:	7f c0 03 01 	NEXIT      R1

02000030 <_kernel_is_dead>:
 2000030:	70 c0 00 10 	HALT
 2000034:	78 83 ff f8 	BRA        @0x02000030    // 2000030 <_kernel_is_dead>

02000038 <_argv>:
	...

02000040 <__define_the_top_of_the_stack__>:
 2000040:	7b 40 00 00 	RTN

02000044 <main>:
 2000044:	e8 0c 85 00 	SUB        $12,SP         | SW         R0,(SP)
 2000048:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200004c:	2a 00 00 40 	LDI        0x02002330,R5  // 2002330 <ptrs>
 2000050:	2a 40 23 30 
 2000054:	06 00 01 00 	LDI        $256,R0
 2000058:	04 c5 40 00 	SW         R0,(R5)
 200005c:	04 c5 40 04 	SW         R0,$4(R5)
 2000060:	32 00 02 80 	LDI        0x01401000,R6  // 1401000 <_bkram+0x1000>
 2000064:	32 40 10 00 
 2000068:	34 c5 40 14 	SW         R6,$20(R5)
 200006c:	03 41 80 04 	MOV        $4+R6,R0
 2000070:	04 c5 40 18 	SW         R0,$24(R5)
 2000074:	32 40 10 08 	LDILO      $4104,R6
 2000078:	34 c5 40 1c 	SW         R6,$28(R5)
 200007c:	0e 08 00 00 	LDI        $524288,R1
 2000080:	87 fa fc f8 	JSR        0x0200051c     // 200051c <malloc>
 2000084:	02 00 05 1c 
 2000088:	13 40 40 00 	MOV        R1,R2
 200008c:	0c c5 40 20 	SW         R1,$32(R5)
 2000090:	0a 00 02 80 	LDI        0x01401000,R1  // 1401000 <_bkram+0x1000>
 2000094:	0a 40 10 00 
 2000098:	0c 84 40 00 	LW         (R1),R1
 200009c:	0c c5 40 28 	SW         R1,$40(R5)
 20000a0:	0a 00 02 80 	LDI        0x01401004,R1  // 1401004 <_bkram+0x1004>
 20000a4:	0a 40 10 04 
 20000a8:	24 84 40 00 	LW         (R1),R4
 20000ac:	24 c5 40 24 	SW         R4,$36(R5)
 20000b0:	8f b0 84 b0 	MOV        R6,R1          | LW         (R6),R0
 20000b4:	04 c5 40 2c 	SW         R0,$44(R5)
 20000b8:	1e 04 00 00 	LDI        $262144,R3
 20000bc:	b7 90 b2 98 	MOV        R2,R6          | ADD        R3,R6
 20000c0:	1b 41 80 00 	MOV        R6,R3
 20000c4:	34 c5 40 08 	SW         R6,$8(R5)
 20000c8:	04 00 00 02 	CMP        $2,R0
 20000cc:	78 a8 00 04 	BNZ        @0x020000d4    // 20000d4 <main+0x90>
 20000d0:	78 80 00 1c 	BRA        @0x020000f0    // 20000f0 <main+0xac>
 20000d4:	0e 00 01 00 	LDI        $256,R1
 20000d8:	87 fa fc f8 	JSR        0x020003d0     // 20003d0 <lifting>
 20000dc:	02 00 03 d0 
 20000e0:	0c 85 40 28 	LW         40(R5),R1
 20000e4:	0c 00 00 01 	CMP        $1,R1
 20000e8:	78 88 00 18 	BZ         @0x02000104    // 2000104 <main+0xc0>
 20000ec:	78 80 00 24 	BRA        @0x02000114    // 2000114 <main+0xd0>
 20000f0:	04 84 40 00 	LW         (R1),R0
 20000f4:	04 c5 40 2c 	SW         R0,$44(R5)
 20000f8:	04 00 00 02 	CMP        $2,R0
 20000fc:	78 8b ff f0 	BZ         @0x020000f0    // 20000f0 <main+0xac>
 2000100:	78 83 ff d0 	BRA        @0x020000d4    // 20000d4 <main+0x90>
 2000104:	0c 85 40 1c 	LW         28(R5),R1
 2000108:	04 84 40 00 	LW         (R1),R0
 200010c:	04 c5 40 2c 	SW         R0,$44(R5)
 2000110:	78 83 ff f4 	BRA        @0x02000108    // 2000108 <main+0xc4>
 2000114:	0c 85 40 20 	LW         32(R5),R1
 2000118:	87 fa fc f8 	JSR        0x0200053c     // 200053c <free>
 200011c:	02 00 05 3c 
 2000120:	78 83 ff fc 	BUSY

02000124 <singlelift>:
 2000124:	14 00 00 01 	CMP        $1,R2
 2000128:	78 90 01 38 	BLT        @0x02000264    // 2000264 <singlelift+0x140>
 200012c:	78 80 01 38 	BRA        @0x02000268    // 2000268 <singlelift+0x144>
 2000130:	e8 38 ad 18 	SUB        $56,SP         | SW         R5,$24(SP)
 2000134:	b5 1c bd 20 	SW         R6,$28(SP)     | SW         R7,$32(SP)
 2000138:	c5 24 cd 28 	SW         R8,$36(SP)     | SW         R9,$40(SP)
 200013c:	d5 2c dd 30 	SW         R10,$44(SP)    | SW         R11,$48(SP)
 2000140:	e5 34 b7 90 	SW         R12,$52(SP)    | MOV        R2,R6
 2000144:	33 04 40 00 	MPY        R1,R6
 2000148:	2b 41 80 00 	MOV        R6,R5
 200014c:	29 40 00 1f 	LSR        $31,R5
 2000150:	28 85 80 00 	ADD        R6,R5
 2000154:	29 c0 00 01 	ASR        $1,R5
 2000158:	29 80 00 02 	LSL        $2,R5
 200015c:	ad 14 cf 88 	SW         R5,$20(SP)     | MOV        R1,R9
 2000160:	49 80 00 02 	LSL        $2,R9
 2000164:	0b 40 80 00 	MOV        R2,R1
 2000168:	09 c0 00 01 	ASR        $1,R1
 200016c:	8d 0c e7 a0 	SW         R1,$12(SP)     | MOV        R4,R12
 2000170:	a2 a8 a5 04 	ADD        R5,R4          | SW         R4,$4(SP)
 2000174:	08 83 ff fe 	ADD        $-2,R1
 2000178:	0b 06 40 00 	MPY        R9,R1
 200017c:	df e0 da 88 	MOV        R12,R11        | ADD        R1,R11
 2000180:	dd 08 df 98 	SW         R11,$8(SP)     | MOV        R3,R11
 2000184:	58 80 00 10 	ADD        $16,R11
 2000188:	11 80 00 02 	LSL        $2,R2
 200018c:	8f e0 8a 90 	MOV        R12,R1         | ADD        R2,R1
 2000190:	8d 10 d4 0c 	SW         R1,$16(SP)     | LW         12(SP),R10
 2000194:	50 83 ff ff 	ADD        $-1,R10
 2000198:	af e0 a4 04 	MOV        R12,R5         | LW         4(SP),R4
 200019c:	14 86 ff f0 	LW         -16(R11),R2
 20001a0:	1c 86 ff f4 	LW         -12(R11),R3
 20001a4:	3c 86 ff f8 	LW         -8(R11),R7
 20001a8:	b4 dc 90 98 	LW         -4(R11),R6     | SUB        R3,R2
 20001ac:	8f 98 8a b0 	MOV        R3,R1          | ADD        R6,R1
 20001b0:	09 c0 00 01 	ASR        $1,R1
 20001b4:	b8 88 8f b8 	SUB        R1,R7          | MOV        R7,R1
 20001b8:	95 e0 92 b8 	SW         R2,(R12)       | ADD        R7,R2
 20001bc:	10 80 00 02 	ADD        $2,R2
 20001c0:	11 c0 00 02 	ASR        $2,R2
 20001c4:	92 98 95 a0 	ADD        R3,R2          | SW         R2,(R4)
 20001c8:	94 0c 93 03 	LW         12(SP),R2      | CMP        $3,R2
 20001cc:	78 90 00 50 	BLT        @0x02000220    // 2000220 <singlelift+0xfc>
 20001d0:	97 d8 c6 01 	MOV        R11,R2         | LDI        $1,R8
 20001d4:	5c c7 40 00 	SW         R11,(SP)
 20001d8:	aa c8 a2 c8 	ADD        R9,R5          | ADD        R9,R4
 20001dc:	3c 84 80 04 	LW         4(R2),R7
 20001e0:	9f b8 9a b0 	MOV        R7,R3          | ADD        R6,R3
 20001e4:	19 c0 00 01 	ASR        $1,R3
 20001e8:	dc 90 d8 98 	LW         (R2),R11       | SUB        R3,R11
 20001ec:	9f d8 8d a8 	MOV        R11,R3         | SW         R1,(R5)
 20001f0:	da 88 8f d8 	ADD        R1,R11         | MOV        R11,R1
 20001f4:	08 80 00 02 	ADD        $2,R1
 20001f8:	09 c0 00 02 	ASR        $2,R1
 20001fc:	8a b0 8d a0 	ADD        R6,R1          | SW         R1,(R4)
 2000200:	92 08 c2 01 	ADD        $8,R2          | ADD        $1,R8
 2000204:	8f 98 b7 b8 	MOV        R3,R1          | MOV        R7,R6
 2000208:	44 06 80 00 	CMP        R10,R8
 200020c:	78 ab ff c8 	BNZ        @0x020001d8    // 20001d8 <singlelift+0xb4>
 2000210:	dc 00 ac 08 	LW         (SP),R11       | LW         8(SP),R5
 2000214:	a7 a8 8c 14 	MOV        R5,R4          | LW         20(SP),R1
 2000218:	a2 88 94 04 	ADD        R1,R4          | LW         4(SP),R2
 200021c:	78 80 00 08 	BRA        @0x02000228    // 2000228 <singlelift+0x104>
 2000220:	bf b0 9f 88 	MOV        R6,R7          | MOV        R1,R3
 2000224:	13 41 00 00 	MOV        R4,R2
 2000228:	aa c8 9d a8 	ADD        R9,R5          | SW         R3,(R5)
 200022c:	a2 c8 9a 01 	ADD        R9,R4          | ADD        $1,R3
 2000230:	19 c0 00 03 	ASR        $3,R3
 2000234:	9a b8 9d a0 	ADD        R7,R3          | SW         R3,(R4)
 2000238:	e2 04 92 04 	ADD        $4,R12         | ADD        $4,R2
 200023c:	95 04 9c 08 	SW         R2,$4(SP)      | LW         8(SP),R3
 2000240:	9a 04 9d 08 	ADD        $4,R3          | SW         R3,$8(SP)
 2000244:	da c8 a4 10 	ADD        R9,R11         | LW         16(SP),R4
 2000248:	24 07 00 00 	CMP        R12,R4
 200024c:	78 ab ff 48 	BNZ        @0x02000198    // 2000198 <singlelift+0x74>
 2000250:	ac 18 b4 1c 	LW         24(SP),R5      | LW         28(SP),R6
 2000254:	bc 20 c4 24 	LW         32(SP),R7      | LW         36(SP),R8
 2000258:	cc 28 d4 2c 	LW         40(SP),R9      | LW         44(SP),R10
 200025c:	dc 30 e4 34 	LW         48(SP),R11     | LW         52(SP),R12
 2000260:	ea 38 ff 80 	ADD        $56,SP         | RTN
 2000264:	7b 40 00 00 	RTN
 2000268:	78 83 fe c4 	BRA        @0x02000130    // 2000130 <singlelift+0xc>

0200026c <ilift>:
 200026c:	14 00 00 01 	CMP        $1,R2
 2000270:	78 90 01 54 	BLT        @0x020003c8    // 20003c8 <ilift+0x15c>
 2000274:	78 80 01 54 	BRA        @0x020003cc    // 20003cc <ilift+0x160>
 2000278:	e8 3c ad 1c 	SUB        $60,SP         | SW         R5,$28(SP)
 200027c:	b5 20 bd 24 	SW         R6,$32(SP)     | SW         R7,$36(SP)
 2000280:	c5 28 cd 2c 	SW         R8,$40(SP)     | SW         R9,$44(SP)
 2000284:	d5 30 dd 34 	SW         R10,$48(SP)    | SW         R11,$52(SP)
 2000288:	e5 38 b7 90 	SW         R12,$56(SP)    | MOV        R2,R6
 200028c:	33 04 40 00 	MPY        R1,R6
 2000290:	2b 41 80 00 	MOV        R6,R5
 2000294:	29 40 00 1f 	LSR        $31,R5
 2000298:	28 85 80 00 	ADD        R6,R5
 200029c:	29 c0 00 01 	ASR        $1,R5
 20002a0:	29 80 00 02 	LSL        $2,R5
 20002a4:	53 40 40 00 	MOV        R1,R10
 20002a8:	51 80 00 02 	LSL        $2,R10
 20002ac:	0b 40 80 00 	MOV        R2,R1
 20002b0:	09 c0 00 01 	ASR        $1,R1
 20002b4:	8d 0c 9d 04 	SW         R1,$12(SP)     | SW         R3,$4(SP)
 20002b8:	cf 98 ca d0 	MOV        R3,R9          | ADD        R10,R9
 20002bc:	cd 00 8f 98 	SW         R9,(SP)        | MOV        R3,R1
 20002c0:	8a a8 8d 08 	ADD        R5,R1          | SW         R1,$8(SP)
 20002c4:	63 41 00 00 	MOV        R4,R12
 20002c8:	11 80 00 02 	LSL        $2,R2
 20002cc:	cf 98 ca 90 	MOV        R3,R9          | ADD        R2,R9
 20002d0:	cd 10 8c 0c 	SW         R9,$16(SP)     | LW         12(SP),R1
 20002d4:	09 80 00 03 	LSL        $3,R1
 20002d8:	0b 40 5f f0 	MOV        $-16+R1,R1
 20002dc:	8d 18 8c 0c 	SW         R1,$24(SP)     | LW         12(SP),R1
 20002e0:	08 83 ff fe 	ADD        $-2,R1
 20002e4:	0b 06 80 00 	MPY        R10,R1
 20002e8:	8a a8 88 d0 	ADD        R5,R1          | SUB        R10,R1
 20002ec:	8d 14 dc 0c 	SW         R1,$20(SP)     | LW         12(SP),R11
 20002f0:	58 83 ff ff 	ADD        $-1,R11
 20002f4:	9f e0 a4 08 	MOV        R12,R3         | LW         8(SP),R4
 20002f8:	8c 04 ac 88 	LW         4(SP),R1       | LW         (R1),R5
 20002fc:	bc 00 b4 b8 	LW         (SP),R7        | LW         (R7),R6
 2000300:	8f a8 8a b0 	MOV        R5,R1          | ADD        R6,R1
 2000304:	08 80 00 02 	ADD        $2,R1
 2000308:	09 c0 00 02 	ASR        $2,R1
 200030c:	94 a0 90 88 	LW         (R4),R2        | SUB        R1,R2
 2000310:	aa 90 ad e0 	ADD        R2,R5          | SW         R5,(R12)
 2000314:	14 c7 00 04 	SW         R2,$4(R12)
 2000318:	cc 0c af b0 	LW         12(SP),R9      | MOV        R6,R5
 200031c:	4c 00 00 03 	CMP        $3,R9
 2000320:	78 90 00 50 	BLT        @0x02000374    // 2000374 <ilift+0x108>
 2000324:	c7 90 ce 01 	MOV        R2,R8          | LDI        $1,R9
 2000328:	78 80 00 04 	BRA        @0x02000330    // 2000330 <ilift+0xc4>
 200032c:	43 40 80 00 	MOV        R2,R8
 2000330:	9a 08 ba d0 	ADD        $8,R3          | ADD        R10,R7
 2000334:	a2 d0 ac b8 	ADD        R10,R4         | LW         (R7),R5
 2000338:	8f a8 8a b0 	MOV        R5,R1          | ADD        R6,R1
 200033c:	08 80 00 02 	ADD        $2,R1
 2000340:	09 c0 00 02 	ASR        $2,R1
 2000344:	94 a0 90 88 	LW         (R4),R2        | SUB        R1,R2
 2000348:	8f 90 8a c0 	MOV        R2,R1          | ADD        R8,R1
 200034c:	09 c0 00 01 	ASR        $1,R1
 2000350:	8a b0 8d 98 	ADD        R6,R1          | SW         R1,(R3)
 2000354:	14 c4 c0 04 	SW         R2,$4(R3)
 2000358:	ca 01 b7 a8 	ADD        $1,R9          | MOV        R5,R6
 200035c:	4c 06 c0 00 	CMP        R11,R9
 2000360:	78 ab ff c8 	BNZ        @0x0200032c    // 200032c <ilift+0xc0>
 2000364:	9f e0 8c 18 	MOV        R12,R3         | LW         24(SP),R1
 2000368:	9a 88 a4 14 	ADD        R1,R3          | LW         20(SP),R4
 200036c:	94 00 a2 90 	LW         (SP),R2        | ADD        R2,R4
 2000370:	78 80 00 00 	BRA        @0x02000374    // 2000374 <ilift+0x108>
 2000374:	a2 d0 8f a8 	ADD        R10,R4         | MOV        R5,R1
 2000378:	08 80 00 01 	ADD        $1,R1
 200037c:	09 c0 00 03 	ASR        $3,R1
 2000380:	94 a0 90 88 	LW         (R4),R2        | SUB        R1,R2
 2000384:	8f 90 8a c0 	MOV        R2,R1          | ADD        R8,R1
 2000388:	09 c0 00 01 	ASR        $1,R1
 200038c:	08 85 40 00 	ADD        R5,R1
 2000390:	0c c4 c0 08 	SW         R1,$8(R3)
 2000394:	14 c4 c0 0c 	SW         R2,$12(R3)
 2000398:	cc 04 ca 04 	LW         4(SP),R9       | ADD        $4,R9
 200039c:	cd 04 8c 00 	SW         R9,$4(SP)      | LW         (SP),R1
 20003a0:	8a 04 8d 00 	ADD        $4,R1          | SW         R1,(SP)
 20003a4:	94 08 92 04 	LW         8(SP),R2       | ADD        $4,R2
 20003a8:	95 08 e2 d0 	SW         R2,$8(SP)      | ADD        R10,R12
 20003ac:	8c 10 8b c8 	LW         16(SP),R1      | CMP        R9,R1
 20003b0:	78 ab ff 40 	BNZ        @0x020002f4    // 20002f4 <ilift+0x88>
 20003b4:	ac 1c b4 20 	LW         28(SP),R5      | LW         32(SP),R6
 20003b8:	bc 24 c4 28 	LW         36(SP),R7      | LW         40(SP),R8
 20003bc:	cc 2c d4 30 	LW         44(SP),R9      | LW         48(SP),R10
 20003c0:	dc 34 e4 38 	LW         52(SP),R11     | LW         56(SP),R12
 20003c4:	ea 3c ff 80 	ADD        $60,SP         | RTN
 20003c8:	7b 40 00 00 	RTN
 20003cc:	78 83 fe a8 	BRA        @0x02000278    // 2000278 <ilift+0xc>

020003d0 <lifting>:
 20003d0:	e8 38 85 14 	SUB        $56,SP         | SW         R0,$20(SP)
 20003d4:	ad 18 b5 1c 	SW         R5,$24(SP)     | SW         R6,$28(SP)
 20003d8:	bd 20 c5 24 	SW         R7,$32(SP)     | SW         R8,$36(SP)
 20003dc:	cd 28 d5 2c 	SW         R9,$40(SP)     | SW         R10,$44(SP)
 20003e0:	dd 30 e5 34 	SW         R11,$48(SP)    | SW         R12,$52(SP)
 20003e4:	b7 88 95 00 	MOV        R1,R6          | SW         R2,(SP)
 20003e8:	e7 98 a5 04 	MOV        R3,R12         | SW         R4,$4(SP)
 20003ec:	df e8 da 08 	MOV        SP,R11         | ADD        $8,R11
 20003f0:	d7 d8 c7 98 	MOV        R11,R10        | MOV        R3,R8
 20003f4:	bf 90 af 88 	MOV        R2,R7          | MOV        R1,R5
 20003f8:	4e 00 00 01 	LDI        $1,R9
 20003fc:	78 80 00 10 	BRA        @0x02000410    // 2000410 <lifting+0x40>
 2000400:	29 c0 00 01 	ASR        $1,R5
 2000404:	09 80 00 02 	LSL        $2,R1
 2000408:	ba 88 c2 88 	ADD        R1,R7          | ADD        R1,R8
 200040c:	ca 01 d2 04 	ADD        $1,R9          | ADD        $4,R10
 2000410:	a7 c0 9f b8 	MOV        R8,R4          | MOV        R7,R3
 2000414:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2000418:	87 fa fc f8 	JSR        0x02000124     // 2000124 <singlelift>
 200041c:	02 00 01 24 
 2000420:	a7 b8 9f c0 	MOV        R7,R4          | MOV        R8,R3
 2000424:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2000428:	87 fa fc f8 	JSR        0x02000124     // 2000124 <singlelift>
 200042c:	02 00 01 24 
 2000430:	13 41 80 00 	MOV        R6,R2
 2000434:	13 05 40 00 	MPY        R5,R2
 2000438:	0b 40 80 00 	MOV        R2,R1
 200043c:	09 40 00 1f 	LSR        $31,R1
 2000440:	08 84 80 00 	ADD        R2,R1
 2000444:	09 c0 00 01 	ASR        $1,R1
 2000448:	13 41 40 00 	MOV        R5,R2
 200044c:	11 40 00 1f 	LSR        $31,R2
 2000450:	10 85 40 00 	ADD        R5,R2
 2000454:	11 c0 00 01 	ASR        $1,R2
 2000458:	8a 90 cb 01 	ADD        R2,R1          | CMP        $1,R9
 200045c:	78 88 00 5c 	BZ         @0x020004bc    // 20004bc <lifting+0xec>
 2000460:	94 d4 92 88 	LW         -4(R10),R2     | ADD        R1,R2
 2000464:	95 d0 cb 03 	SW         R2,(R10)       | CMP        $3,R9
 2000468:	78 ab ff 94 	BNZ        @0x02000400    // 2000400 <lifting+0x30>
 200046c:	94 04 8c 90 	LW         4(SP),R2       | LW         (R2),R1
 2000470:	0c 00 00 00 	CMP        $0,R1
 2000474:	78 88 00 80 	BZ         @0x020004f8    // 20004f8 <lifting+0x128>
 2000478:	78 80 00 88 	BRA        @0x02000504    // 2000504 <lifting+0x134>
 200047c:	0c 86 c0 04 	LW         4(R11),R1
 2000480:	09 80 00 02 	LSL        $2,R1
 2000484:	cf c0 ca 88 	MOV        R8,R9          | ADD        R1,R9
 2000488:	d7 e0 d2 88 	MOV        R12,R10        | ADD        R1,R10
 200048c:	a7 d0 9f c8 	MOV        R10,R4         | MOV        R9,R3
 2000490:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2000494:	87 fa fc f8 	JSR        0x0200026c     // 200026c <ilift>
 2000498:	02 00 02 6c 
 200049c:	a7 c8 9f d0 	MOV        R9,R4          | MOV        R10,R3
 20004a0:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 20004a4:	87 fa fc f8 	JSR        0x0200026c     // 200026c <ilift>
 20004a8:	02 00 02 6c 
 20004ac:	aa a8 da 7c 	ADD        R5,R5          | ADD        $-4,R11
 20004b0:	3c 06 c0 00 	CMP        R11,R7
 20004b4:	78 ab ff c4 	BNZ        @0x0200047c    // 200047c <lifting+0xac>
 20004b8:	78 80 00 0c 	BRA        @0x020004c8    // 20004c8 <lifting+0xf8>
 20004bc:	0c c6 80 00 	SW         R1,(R10)
 20004c0:	29 c0 00 01 	ASR        $1,R5
 20004c4:	78 83 ff 3c 	BRA        @0x02000404    // 2000404 <lifting+0x34>
 20004c8:	a7 e0 9c 00 	MOV        R12,R4         | LW         (SP),R3
 20004cc:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 20004d0:	87 fa fc f8 	JSR        0x0200026c     // 200026c <ilift>
 20004d4:	02 00 02 6c 
 20004d8:	a4 00 9f e0 	LW         (SP),R4        | MOV        R12,R3
 20004dc:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 20004e0:	84 14 ac 18 	LW         20(SP),R0      | LW         24(SP),R5
 20004e4:	b4 1c bc 20 	LW         28(SP),R6      | LW         32(SP),R7
 20004e8:	c4 24 cc 28 	LW         36(SP),R8      | LW         40(SP),R9
 20004ec:	d4 2c dc 30 	LW         44(SP),R10     | LW         48(SP),R11
 20004f0:	e4 34 ea 38 	LW         52(SP),R12     | ADD        $56,SP
 20004f4:	78 83 fd 74 	BRA        @0x0200026c    // 200026c <ilift>
 20004f8:	a9 7e bf e8 	AND        $-2,R5         | MOV        SP,R7
 20004fc:	44 87 40 00 	LW         (SP),R8
 2000500:	78 83 ff 78 	BRA        @0x0200047c    // 200047c <lifting+0xac>
 2000504:	84 14 ac 18 	LW         20(SP),R0      | LW         24(SP),R5
 2000508:	b4 1c bc 20 	LW         28(SP),R6      | LW         32(SP),R7
 200050c:	c4 24 cc 28 	LW         36(SP),R8      | LW         40(SP),R9
 2000510:	d4 2c dc 30 	LW         44(SP),R10     | LW         48(SP),R11
 2000514:	e4 34 ea 38 	LW         52(SP),R12     | ADD        $56,SP
 2000518:	7b 40 00 00 	RTN

0200051c <malloc>:
 200051c:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2000520:	13 40 40 00 	MOV        R1,R2
 2000524:	0a 00 00 40 	LDI        0x02001ef4,R1  // 2001ef4 <_impure_ptr>
 2000528:	0a 40 1e f4 
 200052c:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 2000530:	68 80 00 04 	ADD        $4,SP
 2000534:	7c 87 c0 00 	LJMP       @0x0200055c    // 200055c <_malloc_r>
 2000538:	02 00 05 5c 

0200053c <free>:
 200053c:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2000540:	13 40 40 00 	MOV        R1,R2
 2000544:	0a 00 00 40 	LDI        0x02001ef4,R1  // 2001ef4 <_impure_ptr>
 2000548:	0a 40 1e f4 
 200054c:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 2000550:	68 80 00 04 	ADD        $4,SP
 2000554:	7c 87 c0 00 	LJMP       @0x02001098    // 2001098 <_free_r>
 2000558:	02 00 10 98 

0200055c <_malloc_r>:
 200055c:	e8 3c 85 18 	SUB        $60,SP         | SW         R0,$24(SP)
 2000560:	ad 1c b5 20 	SW         R5,$28(SP)     | SW         R6,$32(SP)
 2000564:	bd 24 c5 28 	SW         R7,$36(SP)     | SW         R8,$40(SP)
 2000568:	cd 2c d5 30 	SW         R9,$44(SP)     | SW         R10,$48(SP)
 200056c:	dd 34 e5 38 	SW         R11,$52(SP)    | SW         R12,$56(SP)
 2000570:	e7 88 af 90 	MOV        R1,R12         | MOV        R2,R5
 2000574:	aa 0b ab 17 	ADD        $11,R5         | CMP        $23,R5
 2000578:	78 98 09 4c 	BC         @0x02000ec8    // 2000ec8 <_malloc_r+0x96c>
 200057c:	a9 78 9f a8 	AND        $-8,R5         | MOV        R5,R3
 2000580:	19 40 00 1f 	LSR        $31,R3
 2000584:	ab 90 96 00 	CMP        R2,R5          | CLR        R2
 2000588:	12 58 00 01 	LDILO.C    $1,R2
 200058c:	10 c4 c0 00 	OR         R3,R2
 2000590:	78 88 00 0c 	BZ         @0x020005a0    // 20005a0 <_malloc_r+0x44>
 2000594:	8e 0c 8d e0 	LDI        $12,R1         | SW         R1,(R12)
 2000598:	0e 00 00 00 	CLR        R1
 200059c:	78 80 09 5c 	BRA        @0x02000efc    // 2000efc <_malloc_r+0x9a0>
 20005a0:	87 fa fc f8 	JSR        0x02000f14     // 2000f14 <__malloc_lock>
 20005a4:	02 00 0f 14 
 20005a8:	2c 00 01 f8 	CMP        $504,R5
 20005ac:	78 b8 00 70 	BNC        @0x02000620    // 2000620 <_malloc_r+0xc4>
 20005b0:	03 41 40 00 	MOV        R5,R0
 20005b4:	01 40 00 03 	LSR        $3,R0
 20005b8:	0b 41 40 08 	MOV        $8+R5,R1
 20005bc:	42 00 00 40 	LDI        0x02001aec,R8  // 2001aec <__malloc_av_>
 20005c0:	42 40 1a ec 
 20005c4:	97 c0 92 88 	MOV        R8,R2          | ADD        R1,R2
 20005c8:	0b 40 80 00 	MOV        R2,R1
 20005cc:	4c 84 80 04 	LW         4(R2),R9
 20005d0:	92 78 cb 90 	ADD        $-8,R2         | CMP        R2,R9
 20005d4:	78 a8 00 0c 	BNZ        @0x020005e4    // 20005e4 <_malloc_r+0x88>
 20005d8:	4c 84 40 0c 	LW         12(R1),R9
 20005dc:	82 02 8b c8 	ADD        $2,R0          | CMP        R9,R1
 20005e0:	78 88 01 ac 	BZ         @0x02000790    // 2000790 <_malloc_r+0x234>
 20005e4:	04 86 40 04 	LW         4(R9),R0
 20005e8:	00 43 ff fc 	AND        $-4,R0
 20005ec:	0c 86 40 0c 	LW         12(R9),R1
 20005f0:	14 86 40 08 	LW         8(R9),R2
 20005f4:	0c c4 80 0c 	SW         R1,$12(R2)
 20005f8:	14 c4 40 08 	SW         R2,$8(R1)
 20005fc:	8f c8 8a 80 	MOV        R9,R1          | ADD        R0,R1
 2000600:	04 84 40 04 	LW         4(R1),R0
 2000604:	00 c0 00 01 	OR         $1,R0
 2000608:	04 c4 40 04 	SW         R0,$4(R1)
 200060c:	0b 43 00 00 	MOV        R12,R1
 2000610:	87 fa fc f8 	JSR        0x02000f18     // 2000f18 <__malloc_unlock>
 2000614:	02 00 0f 18 
 2000618:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 200061c:	78 80 08 dc 	BRA        @0x02000efc    // 2000efc <_malloc_r+0x9a0>
 2000620:	03 41 40 00 	MOV        R5,R0
 2000624:	01 40 00 09 	LSR        $9,R0
 2000628:	78 88 00 b8 	BZ         @0x020006e4    // 20006e4 <_malloc_r+0x188>
 200062c:	04 00 00 05 	CMP        $5,R0
 2000630:	78 b8 00 18 	BNC        @0x0200064c    // 200064c <_malloc_r+0xf0>
 2000634:	03 41 40 00 	MOV        R5,R0
 2000638:	01 40 00 06 	LSR        $6,R0
 200063c:	9f 80 9a 38 	MOV        R0,R3          | ADD        $56,R3
 2000640:	82 39 8f 80 	ADD        $57,R0         | MOV        R0,R1
 2000644:	09 80 00 03 	LSL        $3,R1
 2000648:	78 80 00 ac 	BRA        @0x020006f8    // 20006f8 <_malloc_r+0x19c>
 200064c:	04 00 00 15 	CMP        $21,R0
 2000650:	78 b8 00 18 	BNC        @0x0200066c    // 200066c <_malloc_r+0x110>
 2000654:	1b 40 00 00 	MOV        R0,R3
 2000658:	18 80 00 5b 	ADD        $91,R3
 200065c:	00 80 00 5c 	ADD        $92,R0
 2000660:	0b 40 00 00 	MOV        R0,R1
 2000664:	09 80 00 03 	LSL        $3,R1
 2000668:	78 80 00 8c 	BRA        @0x020006f8    // 20006f8 <_malloc_r+0x19c>
 200066c:	04 00 00 55 	CMP        $85,R0
 2000670:	78 b8 00 20 	BNC        @0x02000694    // 2000694 <_malloc_r+0x138>
 2000674:	03 41 40 00 	MOV        R5,R0
 2000678:	01 40 00 0c 	LSR        $12,R0
 200067c:	1b 40 00 00 	MOV        R0,R3
 2000680:	18 80 00 6e 	ADD        $110,R3
 2000684:	00 80 00 6f 	ADD        $111,R0
 2000688:	0b 40 00 00 	MOV        R0,R1
 200068c:	09 80 00 03 	LSL        $3,R1
 2000690:	78 80 00 64 	BRA        @0x020006f8    // 20006f8 <_malloc_r+0x19c>
 2000694:	04 00 01 55 	CMP        $341,R0
 2000698:	78 b8 00 20 	BNC        @0x020006bc    // 20006bc <_malloc_r+0x160>
 200069c:	03 41 40 00 	MOV        R5,R0
 20006a0:	01 40 00 0f 	LSR        $15,R0
 20006a4:	1b 40 00 00 	MOV        R0,R3
 20006a8:	18 80 00 77 	ADD        $119,R3
 20006ac:	00 80 00 78 	ADD        $120,R0
 20006b0:	0b 40 00 00 	MOV        R0,R1
 20006b4:	09 80 00 03 	LSL        $3,R1
 20006b8:	78 80 00 3c 	BRA        @0x020006f8    // 20006f8 <_malloc_r+0x19c>
 20006bc:	04 00 05 55 	CMP        $1365,R0
 20006c0:	78 b8 00 2c 	BNC        @0x020006f0    // 20006f0 <_malloc_r+0x194>
 20006c4:	03 41 40 00 	MOV        R5,R0
 20006c8:	01 40 00 12 	LSR        $18,R0
 20006cc:	1b 40 00 00 	MOV        R0,R3
 20006d0:	18 80 00 7c 	ADD        $124,R3
 20006d4:	00 80 00 7d 	ADD        $125,R0
 20006d8:	0b 40 00 00 	MOV        R0,R1
 20006dc:	09 80 00 03 	LSL        $3,R1
 20006e0:	78 80 00 14 	BRA        @0x020006f8    // 20006f8 <_malloc_r+0x19c>
 20006e4:	0e 00 02 00 	LDI        $512,R1
 20006e8:	86 40 9e 3f 	LDI        $64,R0         | LDI        $63,R3
 20006ec:	78 80 00 08 	BRA        @0x020006f8    // 20006f8 <_malloc_r+0x19c>
 20006f0:	0e 00 03 f8 	LDI        $1016,R1
 20006f4:	86 7f 9e 7e 	LDI        $127,R0        | LDI        $126,R3
 20006f8:	42 00 00 40 	LDI        0x02001aec,R8  // 2001aec <__malloc_av_>
 20006fc:	42 40 1a ec 
 2000700:	a7 c0 a2 88 	MOV        R8,R4          | ADD        R1,R4
 2000704:	97 a0 92 78 	MOV        R4,R2          | ADD        $-8,R2
 2000708:	4c 85 00 04 	LW         4(R4),R9
 200070c:	14 06 40 00 	CMP        R9,R2
 2000710:	78 88 00 7c 	BZ         @0x02000790    // 2000790 <_malloc_r+0x234>
 2000714:	0c 86 40 04 	LW         4(R9),R1
 2000718:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 200071c:	78 b8 00 1c 	BNC        @0x0200073c    // 200073c <_malloc_r+0x1e0>
 2000720:	78 80 00 60 	BRA        @0x02000784    // 2000784 <_malloc_r+0x228>
 2000724:	0c 86 40 04 	LW         4(R9),R1
 2000728:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 200072c:	78 b8 00 0c 	BNC        @0x0200073c    // 200073c <_malloc_r+0x1e0>
 2000730:	2c 04 40 00 	CMP        R1,R5
 2000734:	78 a8 00 4c 	BNZ        @0x02000784    // 2000784 <_malloc_r+0x228>
 2000738:	78 80 00 14 	BRA        @0x02000750    // 2000750 <_malloc_r+0x1f4>
 200073c:	87 88 80 a8 	MOV        R1,R0          | SUB        R5,R0
 2000740:	04 00 00 10 	CMP        $16,R0
 2000744:	78 98 00 08 	BC         @0x02000750    // 2000750 <_malloc_r+0x1f4>
 2000748:	03 40 c0 00 	MOV        R3,R0
 200074c:	78 80 00 40 	BRA        @0x02000790    // 2000790 <_malloc_r+0x234>
 2000750:	04 86 40 0c 	LW         12(R9),R0
 2000754:	14 86 40 08 	LW         8(R9),R2
 2000758:	04 c4 80 0c 	SW         R0,$12(R2)
 200075c:	14 c4 00 08 	SW         R2,$8(R0)
 2000760:	b7 c8 b2 88 	MOV        R9,R6          | ADD        R1,R6
 2000764:	04 85 80 04 	LW         4(R6),R0
 2000768:	00 c0 00 01 	OR         $1,R0
 200076c:	04 c5 80 04 	SW         R0,$4(R6)
 2000770:	0b 43 00 00 	MOV        R12,R1
 2000774:	87 fa fc f8 	JSR        0x02000f18     // 2000f18 <__malloc_unlock>
 2000778:	02 00 0f 18 
 200077c:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000780:	78 80 07 78 	BRA        @0x02000efc    // 2000efc <_malloc_r+0x9a0>
 2000784:	4c 86 40 0c 	LW         12(R9),R9
 2000788:	14 06 40 00 	CMP        R9,R2
 200078c:	78 ab ff 94 	BNZ        @0x02000724    // 2000724 <_malloc_r+0x1c8>
 2000790:	4c 86 00 10 	LW         16(R8),R9
 2000794:	12 00 00 40 	LDI        0x02001af4,R2  // 2001af4 <__malloc_av_+0x8>
 2000798:	12 40 1a f4 
 200079c:	4c 04 80 00 	CMP        R2,R9
 20007a0:	78 a8 00 08 	BNZ        @0x020007ac    // 20007ac <_malloc_r+0x250>
 20007a4:	24 86 00 04 	LW         4(R8),R4
 20007a8:	78 80 01 f8 	BRA        @0x020009a4    // 20009a4 <_malloc_r+0x448>
 20007ac:	0c 86 40 04 	LW         4(R9),R1
 20007b0:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 20007b4:	78 b8 00 14 	BNC        @0x020007cc    // 20007cc <_malloc_r+0x270>
 20007b8:	14 c6 00 14 	SW         R2,$20(R8)
 20007bc:	14 c6 00 10 	SW         R2,$16(R8)
 20007c0:	0c 00 02 00 	CMP        $512,R1
 20007c4:	78 b8 00 a8 	BNC        @0x02000870    // 2000870 <_malloc_r+0x314>
 20007c8:	78 80 00 4c 	BRA        @0x02000818    // 2000818 <_malloc_r+0x2bc>
 20007cc:	87 88 80 a8 	MOV        R1,R0          | SUB        R5,R0
 20007d0:	04 00 00 10 	CMP        $16,R0
 20007d4:	78 98 06 fc 	BC         @0x02000ed4    // 2000ed4 <_malloc_r+0x978>
 20007d8:	9f c8 9a a8 	MOV        R9,R3          | ADD        R5,R3
 20007dc:	28 c0 00 01 	OR         $1,R5
 20007e0:	2c c6 40 04 	SW         R5,$4(R9)
 20007e4:	1c c6 00 14 	SW         R3,$20(R8)
 20007e8:	1c c6 00 10 	SW         R3,$16(R8)
 20007ec:	14 c4 c0 0c 	SW         R2,$12(R3)
 20007f0:	14 c4 c0 08 	SW         R2,$8(R3)
 20007f4:	13 40 00 00 	MOV        R0,R2
 20007f8:	10 c0 00 01 	OR         $1,R2
 20007fc:	14 c4 c0 04 	SW         R2,$4(R3)
 2000800:	bf c8 ba 88 	MOV        R9,R7          | ADD        R1,R7
 2000804:	85 b8 8f e0 	SW         R0,(R7)        | MOV        R12,R1
 2000808:	87 fa fc f8 	JSR        0x02000f18     // 2000f18 <__malloc_unlock>
 200080c:	02 00 0f 18 
 2000810:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000814:	78 80 06 e4 	BRA        @0x02000efc    // 2000efc <_malloc_r+0x9a0>
 2000818:	09 40 00 03 	LSR        $3,R1
 200081c:	1b 40 40 00 	MOV        R1,R3
 2000820:	19 c0 00 02 	ASR        $2,R3
 2000824:	97 98 92 60 	MOV        R3,R2          | ADD        $-32,R2
 2000828:	78 90 00 08 	BLT        @0x02000834    // 2000834 <_malloc_r+0x2d8>
 200082c:	16 00 00 00 	CLR        R2
 2000830:	78 80 00 08 	BRA        @0x0200083c    // 200083c <_malloc_r+0x2e0>
 2000834:	16 00 00 01 	LDI        $1,R2
 2000838:	11 84 c0 00 	LSL        R3,R2
 200083c:	24 86 00 04 	LW         4(R8),R4
 2000840:	20 c4 80 00 	OR         R2,R4
 2000844:	24 c6 00 04 	SW         R4,$4(R8)
 2000848:	08 80 00 01 	ADD        $1,R1
 200084c:	09 80 00 03 	LSL        $3,R1
 2000850:	97 c0 92 88 	MOV        R8,R2          | ADD        R1,R2
 2000854:	8f 90 94 90 	MOV        R2,R1          | LW         (R2),R2
 2000858:	9f 88 9a 78 	MOV        R1,R3          | ADD        $-8,R3
 200085c:	1c c6 40 0c 	SW         R3,$12(R9)
 2000860:	14 c6 40 08 	SW         R2,$8(R9)
 2000864:	4c c4 40 00 	SW         R9,(R1)
 2000868:	4c c4 80 0c 	SW         R9,$12(R2)
 200086c:	78 80 01 34 	BRA        @0x020009a4    // 20009a4 <_malloc_r+0x448>
 2000870:	13 40 40 00 	MOV        R1,R2
 2000874:	11 40 00 09 	LSR        $9,R2
 2000878:	14 00 00 05 	CMP        $5,R2
 200087c:	78 b8 00 18 	BNC        @0x02000898    // 2000898 <_malloc_r+0x33c>
 2000880:	13 40 40 00 	MOV        R1,R2
 2000884:	11 40 00 06 	LSR        $6,R2
 2000888:	9f 90 9a 38 	MOV        R2,R3          | ADD        $56,R3
 200088c:	10 80 00 39 	ADD        $57,R2
 2000890:	11 80 00 03 	LSL        $3,R2
 2000894:	78 80 00 90 	BRA        @0x02000928    // 2000928 <_malloc_r+0x3cc>
 2000898:	14 00 00 15 	CMP        $21,R2
 200089c:	78 b8 00 14 	BNC        @0x020008b4    // 20008b4 <_malloc_r+0x358>
 20008a0:	1b 40 80 00 	MOV        R2,R3
 20008a4:	18 80 00 5b 	ADD        $91,R3
 20008a8:	10 80 00 5c 	ADD        $92,R2
 20008ac:	11 80 00 03 	LSL        $3,R2
 20008b0:	78 80 00 74 	BRA        @0x02000928    // 2000928 <_malloc_r+0x3cc>
 20008b4:	14 00 00 55 	CMP        $85,R2
 20008b8:	78 b8 00 1c 	BNC        @0x020008d8    // 20008d8 <_malloc_r+0x37c>
 20008bc:	13 40 40 00 	MOV        R1,R2
 20008c0:	11 40 00 0c 	LSR        $12,R2
 20008c4:	1b 40 80 00 	MOV        R2,R3
 20008c8:	18 80 00 6e 	ADD        $110,R3
 20008cc:	10 80 00 6f 	ADD        $111,R2
 20008d0:	11 80 00 03 	LSL        $3,R2
 20008d4:	78 80 00 50 	BRA        @0x02000928    // 2000928 <_malloc_r+0x3cc>
 20008d8:	14 00 01 55 	CMP        $341,R2
 20008dc:	78 b8 00 1c 	BNC        @0x020008fc    // 20008fc <_malloc_r+0x3a0>
 20008e0:	13 40 40 00 	MOV        R1,R2
 20008e4:	11 40 00 0f 	LSR        $15,R2
 20008e8:	1b 40 80 00 	MOV        R2,R3
 20008ec:	18 80 00 77 	ADD        $119,R3
 20008f0:	10 80 00 78 	ADD        $120,R2
 20008f4:	11 80 00 03 	LSL        $3,R2
 20008f8:	78 80 00 2c 	BRA        @0x02000928    // 2000928 <_malloc_r+0x3cc>
 20008fc:	14 00 05 55 	CMP        $1365,R2
 2000900:	78 b8 00 1c 	BNC        @0x02000920    // 2000920 <_malloc_r+0x3c4>
 2000904:	13 40 40 00 	MOV        R1,R2
 2000908:	11 40 00 12 	LSR        $18,R2
 200090c:	1b 40 80 00 	MOV        R2,R3
 2000910:	18 80 00 7c 	ADD        $124,R3
 2000914:	10 80 00 7d 	ADD        $125,R2
 2000918:	11 80 00 03 	LSL        $3,R2
 200091c:	78 80 00 08 	BRA        @0x02000928    // 2000928 <_malloc_r+0x3cc>
 2000920:	16 00 03 f8 	LDI        $1016,R2
 2000924:	1e 00 00 7e 	LDI        $126,R3
 2000928:	a7 c0 a2 90 	MOV        R8,R4          | ADD        R2,R4
 200092c:	b7 a0 b2 78 	MOV        R4,R6          | ADD        $-8,R6
 2000930:	94 a0 b3 90 	LW         (R4),R2        | CMP        R2,R6
 2000934:	78 a8 00 40 	BNZ        @0x02000978    // 2000978 <_malloc_r+0x41c>
 2000938:	19 c0 00 02 	ASR        $2,R3
 200093c:	8f 98 8a 60 	MOV        R3,R1          | ADD        $-32,R1
 2000940:	78 90 00 08 	BLT        @0x0200094c    // 200094c <_malloc_r+0x3f0>
 2000944:	0e 00 00 00 	CLR        R1
 2000948:	78 80 00 08 	BRA        @0x02000954    // 2000954 <_malloc_r+0x3f8>
 200094c:	0e 00 00 01 	LDI        $1,R1
 2000950:	09 84 c0 00 	LSL        R3,R1
 2000954:	24 86 00 04 	LW         4(R8),R4
 2000958:	20 c4 40 00 	OR         R1,R4
 200095c:	24 c6 00 04 	SW         R4,$4(R8)
 2000960:	8f b0 b7 90 	MOV        R6,R1          | MOV        R2,R6
 2000964:	78 80 00 2c 	BRA        @0x02000994    // 2000994 <_malloc_r+0x438>
 2000968:	14 84 80 08 	LW         8(R2),R2
 200096c:	34 04 80 00 	CMP        R2,R6
 2000970:	78 88 00 18 	BZ         @0x0200098c    // 200098c <_malloc_r+0x430>
 2000974:	78 80 00 00 	BRA        @0x02000978    // 2000978 <_malloc_r+0x41c>
 2000978:	1c 84 80 04 	LW         4(R2),R3
 200097c:	99 7c 8b 98 	AND        $-4,R3         | CMP        R3,R1
 2000980:	78 9b ff e4 	BC         @0x02000968    // 2000968 <_malloc_r+0x40c>
 2000984:	33 40 80 00 	MOV        R2,R6
 2000988:	78 80 00 00 	BRA        @0x0200098c    // 200098c <_malloc_r+0x430>
 200098c:	0c 85 80 0c 	LW         12(R6),R1
 2000990:	24 86 00 04 	LW         4(R8),R4
 2000994:	0c c6 40 0c 	SW         R1,$12(R9)
 2000998:	34 c6 40 08 	SW         R6,$8(R9)
 200099c:	4c c4 40 08 	SW         R9,$8(R1)
 20009a0:	4c c5 80 0c 	SW         R9,$12(R6)
 20009a4:	13 40 00 00 	MOV        R0,R2
 20009a8:	11 c0 00 02 	ASR        $2,R2
 20009ac:	8f 90 8a 60 	MOV        R2,R1          | ADD        $-32,R1
 20009b0:	78 90 00 10 	BLT        @0x020009c4    // 20009c4 <_malloc_r+0x468>
 20009b4:	96 01 d6 01 	LDI        $1,R2          | LDI        $1,R10
 20009b8:	51 84 40 00 	LSL        R1,R10
 20009bc:	5e 00 00 00 	CLR        R11
 20009c0:	78 80 00 0c 	BRA        @0x020009d0    // 20009d0 <_malloc_r+0x474>
 20009c4:	d6 00 de 00 	CLR        R10            | CLR        R11
 20009c8:	8e 01 de 01 	LDI        $1,R1          | LDI        $1,R11
 20009cc:	59 84 80 00 	LSL        R2,R11
 20009d0:	9f a0 96 00 	MOV        R4,R3          | CLR        R2
 20009d4:	14 06 80 00 	CMP        R10,R2
 20009d8:	1c 0e c0 00 	CMP.Z      R11,R3
 20009dc:	78 98 01 fc 	BC         @0x02000bdc    // 2000bdc <_malloc_r+0x680>
 20009e0:	b7 d0 bf d8 	MOV        R10,R6         | MOV        R11,R7
 20009e4:	b9 98 b1 90 	AND        R3,R7          | AND        R2,R6
 20009e8:	34 00 00 00 	CMP        $0,R6
 20009ec:	3c 08 00 00 	CMP.Z      $0,R7
 20009f0:	78 a8 00 3c 	BNZ        @0x02000a30    // 2000a30 <_malloc_r+0x4d4>
 20009f4:	81 7c 82 04 	AND        $-4,R0         | ADD        $4,R0
 20009f8:	58 86 c0 00 	ADD        R11,R11
 20009fc:	50 98 00 01 	ADD.C      $1,R10
 2000a00:	d2 d0 b7 90 	ADD        R10,R10        | MOV        R2,R6
 2000a04:	bf 98 b9 d8 	MOV        R3,R7          | AND        R11,R7
 2000a08:	b1 d0 b3 00 	AND        R10,R6         | CMP        $0,R6
 2000a0c:	3c 08 00 00 	CMP.Z      $0,R7
 2000a10:	78 a8 00 1c 	BNZ        @0x02000a30    // 2000a30 <_malloc_r+0x4d4>
 2000a14:	82 04 da d8 	ADD        $4,R0          | ADD        R11,R11
 2000a18:	50 98 00 01 	ADD.C      $1,R10
 2000a1c:	d2 d0 b7 90 	ADD        R10,R10        | MOV        R2,R6
 2000a20:	bf 98 b9 d8 	MOV        R3,R7          | AND        R11,R7
 2000a24:	b1 d0 b3 00 	AND        R10,R6         | CMP        $0,R6
 2000a28:	3c 08 00 00 	CMP.Z      $0,R7
 2000a2c:	78 8b ff e4 	BZ         @0x02000a14    // 2000a14 <_malloc_r+0x4b8>
 2000a30:	0b 40 00 00 	MOV        R0,R1
 2000a34:	09 80 00 03 	LSL        $3,R1
 2000a38:	bf c0 ba 88 	MOV        R8,R7          | ADD        R1,R7
 2000a3c:	9f b8 97 80 	MOV        R7,R3          | MOV        R0,R2
 2000a40:	4c 84 c0 0c 	LW         12(R3),R9
 2000a44:	1c 06 40 00 	CMP        R9,R3
 2000a48:	78 88 00 c8 	BZ         @0x02000b14    // 2000b14 <_malloc_r+0x5b8>
 2000a4c:	0c 86 40 04 	LW         4(R9),R1
 2000a50:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000a54:	78 b8 00 14 	BNC        @0x02000a6c    // 2000a6c <_malloc_r+0x510>
 2000a58:	78 80 00 ac 	BRA        @0x02000b08    // 2000b08 <_malloc_r+0x5ac>
 2000a5c:	0c 86 40 04 	LW         4(R9),R1
 2000a60:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000a64:	78 98 00 a0 	BC         @0x02000b08    // 2000b08 <_malloc_r+0x5ac>
 2000a68:	78 80 00 00 	BRA        @0x02000a6c    // 2000a6c <_malloc_r+0x510>
 2000a6c:	87 88 80 a8 	MOV        R1,R0          | SUB        R5,R0
 2000a70:	04 00 00 10 	CMP        $16,R0
 2000a74:	78 98 00 58 	BC         @0x02000ad0    // 2000ad0 <_malloc_r+0x574>
 2000a78:	97 c8 92 a8 	MOV        R9,R2          | ADD        R5,R2
 2000a7c:	28 c0 00 01 	OR         $1,R5
 2000a80:	2c c6 40 04 	SW         R5,$4(R9)
 2000a84:	1c 86 40 0c 	LW         12(R9),R3
 2000a88:	24 86 40 08 	LW         8(R9),R4
 2000a8c:	1c c5 00 0c 	SW         R3,$12(R4)
 2000a90:	24 c4 c0 08 	SW         R4,$8(R3)
 2000a94:	14 c6 00 14 	SW         R2,$20(R8)
 2000a98:	14 c6 00 10 	SW         R2,$16(R8)
 2000a9c:	32 00 00 40 	LDI        0x02001af4,R6  // 2001af4 <__malloc_av_+0x8>
 2000aa0:	32 40 1a f4 
 2000aa4:	34 c4 80 0c 	SW         R6,$12(R2)
 2000aa8:	34 c4 80 08 	SW         R6,$8(R2)
 2000aac:	1b 40 00 00 	MOV        R0,R3
 2000ab0:	18 c0 00 01 	OR         $1,R3
 2000ab4:	1c c4 80 04 	SW         R3,$4(R2)
 2000ab8:	bf c8 ba 88 	MOV        R9,R7          | ADD        R1,R7
 2000abc:	85 b8 8f e0 	SW         R0,(R7)        | MOV        R12,R1
 2000ac0:	87 fa fc f8 	JSR        0x02000f18     // 2000f18 <__malloc_unlock>
 2000ac4:	02 00 0f 18 
 2000ac8:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000acc:	78 80 04 2c 	BRA        @0x02000efc    // 2000efc <_malloc_r+0x9a0>
 2000ad0:	87 c8 82 88 	MOV        R9,R0          | ADD        R1,R0
 2000ad4:	0b 40 00 00 	MOV        R0,R1
 2000ad8:	04 84 00 04 	LW         4(R0),R0
 2000adc:	00 c0 00 01 	OR         $1,R0
 2000ae0:	04 c4 40 04 	SW         R0,$4(R1)
 2000ae4:	04 86 40 0c 	LW         12(R9),R0
 2000ae8:	0c 86 40 08 	LW         8(R9),R1
 2000aec:	04 c4 40 0c 	SW         R0,$12(R1)
 2000af0:	0c c4 00 08 	SW         R1,$8(R0)
 2000af4:	0b 43 00 00 	MOV        R12,R1
 2000af8:	87 fa fc f8 	JSR        0x02000f18     // 2000f18 <__malloc_unlock>
 2000afc:	02 00 0f 18 
 2000b00:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000b04:	78 80 03 f4 	BRA        @0x02000efc    // 2000efc <_malloc_r+0x9a0>
 2000b08:	4c 86 40 0c 	LW         12(R9),R9
 2000b0c:	1c 06 40 00 	CMP        R9,R3
 2000b10:	78 ab ff 48 	BNZ        @0x02000a5c    // 2000a5c <_malloc_r+0x500>
 2000b14:	9a 08 92 01 	ADD        $8,R3          | ADD        $1,R2
 2000b18:	8f 90 89 03 	MOV        R2,R1          | AND        $3,R1
 2000b1c:	78 ab ff 20 	BNZ        @0x02000a40    // 2000a40 <_malloc_r+0x4e4>
 2000b20:	8f 80 89 03 	MOV        R0,R1          | AND        $3,R1
 2000b24:	78 a8 00 14 	BNZ        @0x02000b3c    // 2000b3c <_malloc_r+0x5e0>
 2000b28:	03 42 c0 00 	MOV        R11,R0
 2000b2c:	01 03 ff ff 	XOR        $-1,R0
 2000b30:	20 44 00 00 	AND        R0,R4
 2000b34:	24 c6 00 04 	SW         R4,$4(R8)
 2000b38:	78 80 00 0c 	BRA        @0x02000b48    // 2000b48 <_malloc_r+0x5ec>
 2000b3c:	82 7f 8c b8 	ADD        $-1,R0         | LW         (R7),R1
 2000b40:	ba 78 bb 88 	ADD        $-8,R7         | CMP        R1,R7
 2000b44:	78 8b ff d8 	BZ         @0x02000b20    // 2000b20 <_malloc_r+0x5c4>
 2000b48:	b7 d0 bf d8 	MOV        R10,R6         | MOV        R11,R7
 2000b4c:	38 86 c0 00 	ADD        R11,R7
 2000b50:	30 98 00 01 	ADD.C      $1,R6
 2000b54:	b2 d0 b5 00 	ADD        R10,R6         | SW         R6,(SP)
 2000b58:	bd 04 d7 b0 	SW         R7,$4(SP)      | MOV        R6,R10
 2000b5c:	df b8 a5 14 	MOV        R7,R11         | SW         R4,$20(SP)
 2000b60:	be 00 bd 10 	CLR        R7             | SW         R7,$16(SP)
 2000b64:	1b 42 80 00 	MOV        R10,R3
 2000b68:	18 c6 c0 00 	OR         R11,R3
 2000b6c:	9b b8 9e 00 	CMP        R7,R3          | CLR        R3
 2000b70:	1a 68 00 01 	LDILO.NZ   $1,R3
 2000b74:	be 01 84 10 	LDI        $1,R7          | LW         16(SP),R0
 2000b78:	8c 14 83 d0 	LW         20(SP),R1      | CMP        R10,R0
 2000b7c:	78 98 00 08 	BC         @0x02000b88    // 2000b88 <_malloc_r+0x62c>
 2000b80:	0c 0e c0 00 	CMP.Z      R11,R1
 2000b84:	78 b8 00 04 	BNC        @0x02000b8c    // 2000b8c <_malloc_r+0x630>
 2000b88:	3e 00 00 00 	CLR        R7
 2000b8c:	18 45 c0 00 	AND        R7,R3
 2000b90:	18 40 00 ff 	AND        $255,R3
 2000b94:	78 88 00 44 	BZ         @0x02000bdc    // 2000bdc <_malloc_r+0x680>
 2000b98:	b4 00 bc 04 	LW         (SP),R6        | LW         4(SP),R7
 2000b9c:	84 10 8c 14 	LW         16(SP),R0      | LW         20(SP),R1
 2000ba0:	b9 88 b1 80 	AND        R1,R7          | AND        R0,R6
 2000ba4:	87 90 b3 00 	MOV        R2,R0          | CMP        $0,R6
 2000ba8:	3c 08 00 00 	CMP.Z      $0,R7
 2000bac:	78 ab fe 80 	BNZ        @0x02000a30    // 2000a30 <_malloc_r+0x4d4>
 2000bb0:	87 90 8f c0 	MOV        R2,R0          | MOV        R8,R1
 2000bb4:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2000bb8:	82 04 da d8 	ADD        $4,R0          | ADD        R11,R11
 2000bbc:	50 98 00 01 	ADD.C      $1,R10
 2000bc0:	d2 d0 97 c0 	ADD        R10,R10        | MOV        R8,R2
 2000bc4:	9f c8 99 d8 	MOV        R9,R3          | AND        R11,R3
 2000bc8:	91 d0 93 00 	AND        R10,R2         | CMP        $0,R2
 2000bcc:	1c 08 00 00 	CMP.Z      $0,R3
 2000bd0:	78 8b ff e4 	BZ         @0x02000bb8    // 2000bb8 <_malloc_r+0x65c>
 2000bd4:	43 40 40 00 	MOV        R1,R8
 2000bd8:	78 83 fe 54 	BRA        @0x02000a30    // 2000a30 <_malloc_r+0x4d4>
 2000bdc:	4c 86 00 08 	LW         8(R8),R9
 2000be0:	54 86 40 04 	LW         4(R9),R10
 2000be4:	d1 7c bf d0 	AND        $-4,R10        | MOV        R10,R7
 2000be8:	b8 a8 b6 00 	SUB        R5,R7          | CLR        R6
 2000bec:	d3 a8 86 00 	CMP        R5,R10         | CLR        R0
 2000bf0:	02 58 00 01 	LDILO.C    $1,R0
 2000bf4:	8e 01 b3 00 	LDI        $1,R1          | CMP        $0,R6
 2000bf8:	78 90 00 10 	BLT        @0x02000c0c    // 2000c0c <_malloc_r+0x6b0>
 2000bfc:	78 a8 00 08 	BNZ        @0x02000c08    // 2000c08 <_malloc_r+0x6ac>
 2000c00:	3c 00 00 0e 	CMP        $14,R7
 2000c04:	78 98 00 04 	BC         @0x02000c0c    // 2000c0c <_malloc_r+0x6b0>
 2000c08:	0e 00 00 00 	CLR        R1
 2000c0c:	00 c4 40 00 	OR         R1,R0
 2000c10:	00 40 00 ff 	AND        $255,R0
 2000c14:	78 88 02 68 	BZ         @0x02000e80    // 2000e80 <_malloc_r+0x924>
 2000c18:	02 00 10 40 	LDI        0x020823a0,R0  // 20823a0 <__malloc_top_pad>
 2000c1c:	02 40 23 a0 
 2000c20:	04 84 00 04 	LW         4(R0),R0
 2000c24:	8f a8 8a 80 	MOV        R5,R1          | ADD        R0,R1
 2000c28:	03 40 40 00 	MOV        R1,R0
 2000c2c:	22 00 00 40 	LDI        0x02001ae0,R4  // 2001ae0 <__malloc_sbrk_base>
 2000c30:	22 40 1a e0 
 2000c34:	8c a0 8b 7f 	LW         (R4),R1        | CMP        $-1,R1
 2000c38:	78 a8 00 0c 	BNZ        @0x02000c48    // 2000c48 <_malloc_r+0x6ec>
 2000c3c:	82 10 85 10 	ADD        $16,R0         | SW         R0,$16(SP)
 2000c40:	13 40 00 00 	MOV        R0,R2
 2000c44:	78 80 00 0c 	BRA        @0x02000c54    // 2000c54 <_malloc_r+0x6f8>
 2000c48:	00 80 10 0f 	ADD        $4111,R0
 2000c4c:	00 43 f0 00 	AND        $-4096,R0
 2000c50:	85 10 97 80 	SW         R0,$16(SP)     | MOV        R0,R2
 2000c54:	8f e0 a5 08 	MOV        R12,R1         | SW         R4,$8(SP)
 2000c58:	87 fa fc f8 	JSR        0x0200183c     // 200183c <_sbrk_r>
 2000c5c:	02 00 18 3c 
 2000c60:	df 88 8b 7f 	MOV        R1,R11         | CMP        $-1,R1
 2000c64:	24 87 40 08 	LW         8(SP),R4
 2000c68:	78 a8 00 10 	BNZ        @0x02000c7c    // 2000c7c <_malloc_r+0x720>
 2000c6c:	4c 86 00 08 	LW         8(R8),R9
 2000c70:	04 86 40 04 	LW         4(R9),R0
 2000c74:	00 43 ff fc 	AND        $-4,R0
 2000c78:	78 80 01 bc 	BRA        @0x02000e38    // 2000e38 <_malloc_r+0x8dc>
 2000c7c:	8f c8 8a d0 	MOV        R9,R1          | ADD        R10,R1
 2000c80:	cb c0 86 00 	CMP        R8,R9          | CLR        R0
 2000c84:	02 68 00 01 	LDILO.NZ   $1,R0
 2000c88:	db 88 96 00 	CMP        R1,R11         | CLR        R2
 2000c8c:	12 58 00 01 	LDILO.C    $1,R2
 2000c90:	00 44 80 00 	AND        R2,R0
 2000c94:	78 88 00 10 	BZ         @0x02000ca8    // 2000ca8 <_malloc_r+0x74c>
 2000c98:	4c 86 00 08 	LW         8(R8),R9
 2000c9c:	04 86 40 04 	LW         4(R9),R0
 2000ca0:	00 43 ff fc 	AND        $-4,R0
 2000ca4:	78 80 01 90 	BRA        @0x02000e38    // 2000e38 <_malloc_r+0x8dc>
 2000ca8:	1a 00 10 40 	LDI        0x02082368,R3  // 2082368 <__malloc_current_mallinfo>
 2000cac:	1a 40 23 68 
 2000cb0:	84 98 94 10 	LW         (R3),R0        | LW         16(SP),R2
 2000cb4:	92 80 95 98 	ADD        R0,R2          | SW         R2,(R3)
 2000cb8:	0c 06 c0 00 	CMP        R11,R1
 2000cbc:	78 a8 00 24 	BNZ        @0x02000ce4    // 2000ce4 <_malloc_r+0x788>
 2000cc0:	03 40 40 00 	MOV        R1,R0
 2000cc4:	00 40 0f ff 	AND        $4095,R0
 2000cc8:	78 a8 00 18 	BNZ        @0x02000ce4    // 2000ce4 <_malloc_r+0x788>
 2000ccc:	0c 86 00 08 	LW         8(R8),R1
 2000cd0:	87 d0 9c 10 	MOV        R10,R0         | LW         16(SP),R3
 2000cd4:	00 84 c0 00 	ADD        R3,R0
 2000cd8:	00 c0 00 01 	OR         $1,R0
 2000cdc:	04 c4 40 04 	SW         R0,$4(R1)
 2000ce0:	78 80 00 e4 	BRA        @0x02000dc8    // 2000dc8 <_malloc_r+0x86c>
 2000ce4:	84 a0 83 7f 	LW         (R4),R0        | CMP        $-1,R0
 2000ce8:	78 a8 00 08 	BNZ        @0x02000cf4    // 2000cf4 <_malloc_r+0x798>
 2000cec:	5c c5 00 00 	SW         R11,(R4)
 2000cf0:	78 80 00 08 	BRA        @0x02000cfc    // 2000cfc <_malloc_r+0x7a0>
 2000cf4:	87 d8 80 88 	MOV        R11,R0         | SUB        R1,R0
 2000cf8:	82 90 85 98 	ADD        R2,R0          | SW         R0,(R3)
 2000cfc:	87 d8 81 07 	MOV        R11,R0         | AND        $7,R0
 2000d00:	78 88 00 14 	BZ         @0x02000d18    // 2000d18 <_malloc_r+0x7bc>
 2000d04:	58 04 00 00 	SUB        R0,R11
 2000d08:	5b 42 c0 08 	MOV        $8+R11,R11
 2000d0c:	16 00 10 08 	LDI        $4104,R2
 2000d10:	10 04 00 00 	SUB        R0,R2
 2000d14:	78 80 00 04 	BRA        @0x02000d1c    // 2000d1c <_malloc_r+0x7c0>
 2000d18:	16 00 10 00 	LDI        $4096,R2
 2000d1c:	87 d8 a4 10 	MOV        R11,R0         | LW         16(SP),R4
 2000d20:	00 85 00 00 	ADD        R4,R0
 2000d24:	00 40 0f ff 	AND        $4095,R0
 2000d28:	a7 90 a0 80 	MOV        R2,R4          | SUB        R0,R4
 2000d2c:	97 a0 8f e0 	MOV        R4,R2          | MOV        R12,R1
 2000d30:	9d 0c a5 08 	SW         R3,$12(SP)     | SW         R4,$8(SP)
 2000d34:	87 fa fc f8 	JSR        0x0200183c     // 200183c <_sbrk_r>
 2000d38:	02 00 18 3c 
 2000d3c:	8b 7f 9c 0c 	CMP        $-1,R1         | LW         12(SP),R3
 2000d40:	24 87 40 08 	LW         8(SP),R4
 2000d44:	78 88 00 10 	BZ         @0x02000d58    // 2000d58 <_malloc_r+0x7fc>
 2000d48:	87 88 80 d8 	MOV        R1,R0          | SUB        R11,R0
 2000d4c:	00 85 00 00 	ADD        R4,R0
 2000d50:	00 c0 00 01 	OR         $1,R0
 2000d54:	78 80 00 04 	BRA        @0x02000d5c    // 2000d5c <_malloc_r+0x800>
 2000d58:	86 01 a6 00 	LDI        $1,R0          | CLR        R4
 2000d5c:	8c 98 97 a0 	LW         (R3),R1        | MOV        R4,R2
 2000d60:	92 88 95 98 	ADD        R1,R2          | SW         R2,(R3)
 2000d64:	5c c6 00 08 	SW         R11,$8(R8)
 2000d68:	04 c6 c0 04 	SW         R0,$4(R11)
 2000d6c:	4c 06 00 00 	CMP        R8,R9
 2000d70:	78 88 00 54 	BZ         @0x02000dc8    // 2000dc8 <_malloc_r+0x86c>
 2000d74:	54 00 00 10 	CMP        $16,R10
 2000d78:	78 b8 00 0c 	BNC        @0x02000d88    // 2000d88 <_malloc_r+0x82c>
 2000d7c:	36 00 00 01 	LDI        $1,R6
 2000d80:	34 c6 c0 04 	SW         R6,$4(R11)
 2000d84:	78 80 00 e4 	BRA        @0x02000e6c    // 2000e6c <_malloc_r+0x910>
 2000d88:	d2 74 d1 78 	ADD        $-12,R10       | AND        $-8,R10
 2000d8c:	04 86 40 04 	LW         4(R9),R0
 2000d90:	00 40 00 01 	AND        $1,R0
 2000d94:	00 c6 80 00 	OR         R10,R0
 2000d98:	04 c6 40 04 	SW         R0,$4(R9)
 2000d9c:	87 c8 82 d0 	MOV        R9,R0          | ADD        R10,R0
 2000da0:	0e 00 00 05 	LDI        $5,R1
 2000da4:	0c c4 00 04 	SW         R1,$4(R0)
 2000da8:	0c c4 00 08 	SW         R1,$8(R0)
 2000dac:	54 00 00 10 	CMP        $16,R10
 2000db0:	78 98 00 14 	BC         @0x02000dc8    // 2000dc8 <_malloc_r+0x86c>
 2000db4:	97 c8 92 08 	MOV        R9,R2          | ADD        $8,R2
 2000db8:	8f e0 9d 0c 	MOV        R12,R1         | SW         R3,$12(SP)
 2000dbc:	87 fa fc f8 	JSR        0x02001098     // 2001098 <_free_r>
 2000dc0:	02 00 10 98 
 2000dc4:	9c 0c 94 98 	LW         12(SP),R3      | LW         (R3),R2
 2000dc8:	8f 90 87 90 	MOV        R2,R1          | MOV        R2,R0
 2000dcc:	01 c0 00 1f 	ASR        $31,R0
 2000dd0:	22 00 10 40 	LDI        0x02082398,R4  // 2082398 <__malloc_max_sbrked_mem>
 2000dd4:	22 40 23 98 
 2000dd8:	14 85 00 00 	LW         (R4),R2
 2000ddc:	1c 85 00 04 	LW         4(R4),R3
 2000de0:	14 04 00 00 	CMP        R0,R2
 2000de4:	78 98 00 08 	BC         @0x02000df0    // 2000df0 <_malloc_r+0x894>
 2000de8:	1c 0c 40 00 	CMP.Z      R1,R3
 2000dec:	78 b8 00 08 	BNC        @0x02000df8    // 2000df8 <_malloc_r+0x89c>
 2000df0:	04 c5 00 00 	SW         R0,(R4)
 2000df4:	0c c5 00 04 	SW         R1,$4(R4)
 2000df8:	22 00 10 40 	LDI        0x02082390,R4  // 2082390 <__malloc_max_total_mem>
 2000dfc:	22 40 23 90 
 2000e00:	14 85 00 00 	LW         (R4),R2
 2000e04:	1c 85 00 04 	LW         4(R4),R3
 2000e08:	14 04 00 00 	CMP        R0,R2
 2000e0c:	1c 0c 40 00 	CMP.Z      R1,R3
 2000e10:	78 98 00 10 	BC         @0x02000e24    // 2000e24 <_malloc_r+0x8c8>
 2000e14:	4c 86 00 08 	LW         8(R8),R9
 2000e18:	04 86 40 04 	LW         4(R9),R0
 2000e1c:	00 43 ff fc 	AND        $-4,R0
 2000e20:	78 80 00 14 	BRA        @0x02000e38    // 2000e38 <_malloc_r+0x8dc>
 2000e24:	04 c5 00 00 	SW         R0,(R4)
 2000e28:	0c c5 00 04 	SW         R1,$4(R4)
 2000e2c:	4c 86 00 08 	LW         8(R8),R9
 2000e30:	04 86 40 04 	LW         4(R9),R0
 2000e34:	00 43 ff fc 	AND        $-4,R0
 2000e38:	bf 80 b8 a8 	MOV        R0,R7          | SUB        R5,R7
 2000e3c:	b6 00 8e 01 	CLR        R6             | LDI        $1,R1
 2000e40:	34 00 00 00 	CMP        $0,R6
 2000e44:	78 90 00 10 	BLT        @0x02000e58    // 2000e58 <_malloc_r+0x8fc>
 2000e48:	78 a8 00 08 	BNZ        @0x02000e54    // 2000e54 <_malloc_r+0x8f8>
 2000e4c:	3c 00 00 0e 	CMP        $14,R7
 2000e50:	78 98 00 04 	BC         @0x02000e58    // 2000e58 <_malloc_r+0x8fc>
 2000e54:	0e 00 00 00 	CLR        R1
 2000e58:	83 a8 86 00 	CMP        R5,R0          | CLR        R0
 2000e5c:	02 58 00 01 	LDILO.C    $1,R0
 2000e60:	00 c4 40 00 	OR         R1,R0
 2000e64:	00 40 00 ff 	AND        $255,R0
 2000e68:	78 88 00 14 	BZ         @0x02000e80    // 2000e80 <_malloc_r+0x924>
 2000e6c:	0b 43 00 00 	MOV        R12,R1
 2000e70:	87 fa fc f8 	JSR        0x02000f18     // 2000f18 <__malloc_unlock>
 2000e74:	02 00 0f 18 
 2000e78:	0e 00 00 00 	CLR        R1
 2000e7c:	78 80 00 7c 	BRA        @0x02000efc    // 2000efc <_malloc_r+0x9a0>
 2000e80:	03 41 40 00 	MOV        R5,R0
 2000e84:	00 c0 00 01 	OR         $1,R0
 2000e88:	04 c6 40 04 	SW         R0,$4(R9)
 2000e8c:	87 c8 82 a8 	MOV        R9,R0          | ADD        R5,R0
 2000e90:	04 c6 00 08 	SW         R0,$8(R8)
 2000e94:	0b 41 c0 00 	MOV        R7,R1
 2000e98:	08 c0 00 01 	OR         $1,R1
 2000e9c:	0c c4 00 04 	SW         R1,$4(R0)
 2000ea0:	0b 43 00 00 	MOV        R12,R1
 2000ea4:	87 fa fc f8 	JSR        0x02000f18     // 2000f18 <__malloc_unlock>
 2000ea8:	02 00 0f 18 
 2000eac:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000eb0:	78 80 00 48 	BRA        @0x02000efc    // 2000efc <_malloc_r+0x9a0>
 2000eb4:	87 fa fc f8 	JSR        0x02000f14     // 2000f14 <__malloc_lock>
 2000eb8:	02 00 0f 14 
 2000ebc:	8e 18 86 02 	LDI        $24,R1         | LDI        $2,R0
 2000ec0:	2e 00 00 10 	LDI        $16,R5
 2000ec4:	78 83 f6 f4 	BRA        @0x020005bc    // 20005bc <_malloc_r+0x60>
 2000ec8:	14 00 00 11 	CMP        $17,R2
 2000ecc:	78 9b ff e4 	BC         @0x02000eb4    // 2000eb4 <_malloc_r+0x958>
 2000ed0:	78 83 f6 c0 	BRA        @0x02000594    // 2000594 <_malloc_r+0x38>
 2000ed4:	14 c6 00 14 	SW         R2,$20(R8)
 2000ed8:	14 c6 00 10 	SW         R2,$16(R8)
 2000edc:	97 c8 92 88 	MOV        R9,R2          | ADD        R1,R2
 2000ee0:	04 84 80 04 	LW         4(R2),R0
 2000ee4:	00 c0 00 01 	OR         $1,R0
 2000ee8:	04 c4 80 04 	SW         R0,$4(R2)
 2000eec:	0b 43 00 00 	MOV        R12,R1
 2000ef0:	87 fa fc f8 	JSR        0x02000f18     // 2000f18 <__malloc_unlock>
 2000ef4:	02 00 0f 18 
 2000ef8:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000efc:	84 18 ac 1c 	LW         24(SP),R0      | LW         28(SP),R5
 2000f00:	b4 20 bc 24 	LW         32(SP),R6      | LW         36(SP),R7
 2000f04:	c4 28 cc 2c 	LW         40(SP),R8      | LW         44(SP),R9
 2000f08:	d4 30 dc 34 	LW         48(SP),R10     | LW         52(SP),R11
 2000f0c:	e4 38 ea 3c 	LW         56(SP),R12     | ADD        $60,SP
 2000f10:	7b 40 00 00 	RTN

02000f14 <__malloc_lock>:
 2000f14:	7b 40 00 00 	RTN

02000f18 <__malloc_unlock>:
 2000f18:	7b 40 00 00 	RTN

02000f1c <_malloc_trim_r>:
 2000f1c:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 2000f20:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2000f24:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2000f28:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2000f2c:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 2000f30:	af 88 e7 90 	MOV        R1,R5          | MOV        R2,R12
 2000f34:	87 fa fc f8 	JSR        0x02000f14     // 2000f14 <__malloc_lock>
 2000f38:	02 00 0f 14 
 2000f3c:	52 00 00 40 	LDI        0x02001aec,R10 // 2001aec <__malloc_av_>
 2000f40:	52 40 1a ec 
 2000f44:	0c 86 80 08 	LW         8(R10),R1
 2000f48:	5c 84 40 04 	LW         4(R1),R11
 2000f4c:	d9 7c cf d8 	AND        $-4,R11        | MOV        R11,R9
 2000f50:	c6 00 bf e0 	CLR        R8             | MOV        R12,R7
 2000f54:	b6 00 86 00 	CLR        R6             | CLR        R0
 2000f58:	8f c8 88 b8 	MOV        R9,R1          | SUB        R7,R1
 2000f5c:	00 18 00 01 	SUB.C      $1,R0
 2000f60:	80 b0 b7 80 	SUB        R6,R0          | MOV        R0,R6
 2000f64:	bf 88 96 00 	MOV        R1,R7          | CLR        R2
 2000f68:	1e 00 0f ef 	LDI        $4079,R3
 2000f6c:	38 84 c0 00 	ADD        R3,R7
 2000f70:	30 98 00 01 	ADD.C      $1,R6
 2000f74:	b2 90 8f b0 	ADD        R2,R6          | MOV        R6,R1
 2000f78:	09 80 00 14 	LSL        $20,R1
 2000f7c:	1b 41 c0 00 	MOV        R7,R3
 2000f80:	19 40 00 0c 	LSR        $12,R3
 2000f84:	08 c4 c0 00 	OR         R3,R1
 2000f88:	9f 88 97 b0 	MOV        R1,R3          | MOV        R6,R2
 2000f8c:	11 40 00 0c 	LSR        $12,R2
 2000f90:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 2000f94:	18 85 c0 00 	ADD        R7,R3
 2000f98:	10 98 00 01 	ADD.C      $1,R2
 2000f9c:	92 b0 8f 98 	ADD        R6,R2          | MOV        R3,R1
 2000fa0:	09 40 00 14 	LSR        $20,R1
 2000fa4:	33 40 80 00 	MOV        R2,R6
 2000fa8:	31 80 00 0c 	LSL        $12,R6
 2000fac:	08 c5 80 00 	OR         R6,R1
 2000fb0:	b7 88 bf 98 	MOV        R1,R6          | MOV        R3,R7
 2000fb4:	39 80 00 0c 	LSL        $12,R7
 2000fb8:	34 00 00 00 	CMP        $0,R6
 2000fbc:	78 90 00 0c 	BLT        @0x02000fcc    // 2000fcc <_malloc_trim_r+0xb0>
 2000fc0:	78 a8 00 1c 	BNZ        @0x02000fe0    // 2000fe0 <_malloc_trim_r+0xc4>
 2000fc4:	3c 00 10 00 	CMP        $4096,R7
 2000fc8:	78 b8 00 14 	BNC        @0x02000fe0    // 2000fe0 <_malloc_trim_r+0xc4>
 2000fcc:	0b 41 40 00 	MOV        R5,R1
 2000fd0:	87 fa fc f8 	JSR        0x02000f18     // 2000f18 <__malloc_unlock>
 2000fd4:	02 00 0f 18 
 2000fd8:	0e 00 00 00 	CLR        R1
 2000fdc:	78 80 00 a0 	BRA        @0x02001080    // 2001080 <_malloc_trim_r+0x164>
 2000fe0:	97 c0 8f a8 	MOV        R8,R2          | MOV        R5,R1
 2000fe4:	87 fa fc f8 	JSR        0x0200183c     // 200183c <_sbrk_r>
 2000fe8:	02 00 18 3c 
 2000fec:	14 86 80 08 	LW         8(R10),R2
 2000ff0:	92 d8 8b 90 	ADD        R11,R2         | CMP        R2,R1
 2000ff4:	78 ab ff d4 	BNZ        @0x02000fcc    // 2000fcc <_malloc_trim_r+0xb0>
 2000ff8:	13 41 df ff 	MOV        $-1+R7,R2
 2000ffc:	11 03 ff ff 	XOR        $-1,R2
 2001000:	0b 41 40 00 	MOV        R5,R1
 2001004:	87 fa fc f8 	JSR        0x0200183c     // 200183c <_sbrk_r>
 2001008:	02 00 18 3c 
 200100c:	0c 03 ff ff 	CMP        $-1,R1
 2001010:	78 a8 00 40 	BNZ        @0x02001054    // 2001054 <_malloc_trim_r+0x138>
 2001014:	97 c0 8f a8 	MOV        R8,R2          | MOV        R5,R1
 2001018:	87 fa fc f8 	JSR        0x0200183c     // 200183c <_sbrk_r>
 200101c:	02 00 18 3c 
 2001020:	1c 86 80 08 	LW         8(R10),R3
 2001024:	97 88 90 98 	MOV        R1,R2          | SUB        R3,R2
 2001028:	14 00 00 10 	CMP        $16,R2
 200102c:	78 93 ff 9c 	BLT        @0x02000fcc    // 2000fcc <_malloc_trim_r+0xb0>
 2001030:	22 00 00 40 	LDI        0x02001ae0,R4  // 2001ae0 <__malloc_sbrk_base>
 2001034:	22 40 1a e0 
 2001038:	a4 a0 88 a0 	LW         (R4),R4        | SUB        R4,R1
 200103c:	22 00 10 40 	LDI        0x02082368,R4  // 2082368 <__malloc_current_mallinfo>
 2001040:	22 40 23 68 
 2001044:	0c c5 00 00 	SW         R1,(R4)
 2001048:	10 c0 00 01 	OR         $1,R2
 200104c:	14 c4 c0 04 	SW         R2,$4(R3)
 2001050:	78 83 ff 78 	BRA        @0x02000fcc    // 2000fcc <_malloc_trim_r+0xb0>
 2001054:	0c 86 80 08 	LW         8(R10),R1
 2001058:	58 05 c0 00 	SUB        R7,R11
 200105c:	58 c0 00 01 	OR         $1,R11
 2001060:	5c c4 40 04 	SW         R11,$4(R1)
 2001064:	12 00 10 40 	LDI        0x02082368,R2  // 2082368 <__malloc_current_mallinfo>
 2001068:	12 40 23 68 
 200106c:	8c 90 88 b8 	LW         (R2),R1        | SUB        R7,R1
 2001070:	8d 90 8f a8 	SW         R1,(R2)        | MOV        R5,R1
 2001074:	87 fa fc f8 	JSR        0x02000f18     // 2000f18 <__malloc_unlock>
 2001078:	02 00 0f 18 
 200107c:	0e 00 00 01 	LDI        $1,R1
 2001080:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2001084:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2001088:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 200108c:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 2001090:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 2001094:	7b 40 00 00 	RTN

02001098 <_free_r>:
 2001098:	14 00 00 00 	CMP        $0,R2
 200109c:	78 88 03 6c 	BZ         @0x0200140c    // 200140c <_free_r+0x374>
 20010a0:	78 80 03 6c 	BRA        @0x02001410    // 2001410 <_free_r+0x378>
 20010a4:	e8 18 85 00 	SUB        $24,SP         | SW         R0,(SP)
 20010a8:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 20010ac:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 20010b0:	cd 14 bf 88 	SW         R9,$20(SP)     | MOV        R1,R7
 20010b4:	43 40 80 00 	MOV        R2,R8
 20010b8:	87 fa fc f8 	JSR        0x02000f14     // 2000f14 <__malloc_lock>
 20010bc:	02 00 0f 14 
 20010c0:	a7 c0 a2 78 	MOV        R8,R4          | ADD        $-8,R4
 20010c4:	8c c4 9f 88 	LW         -4(R8),R1      | MOV        R1,R3
 20010c8:	99 7e b7 a0 	AND        $-2,R3         | MOV        R4,R6
 20010cc:	30 84 c0 00 	ADD        R3,R6
 20010d0:	2c 85 80 04 	LW         4(R6),R5
 20010d4:	28 43 ff fc 	AND        $-4,R5
 20010d8:	4a 00 00 40 	LDI        0x02001aec,R9  // 2001aec <__malloc_av_>
 20010dc:	4a 40 1a ec 
 20010e0:	14 86 40 08 	LW         8(R9),R2
 20010e4:	34 04 80 00 	CMP        R2,R6
 20010e8:	78 a8 00 84 	BNZ        @0x02001170    // 2001170 <_free_r+0xd8>
 20010ec:	9a a8 af 98 	ADD        R5,R3          | MOV        R3,R5
 20010f0:	08 40 00 01 	AND        $1,R1
 20010f4:	78 a8 00 18 	BNZ        @0x02001110    // 2001110 <_free_r+0x78>
 20010f8:	0c 86 3f f8 	LW         -8(R8),R1
 20010fc:	a0 88 aa 88 	SUB        R1,R4          | ADD        R1,R5
 2001100:	0c 85 00 0c 	LW         12(R4),R1
 2001104:	14 85 00 08 	LW         8(R4),R2
 2001108:	0c c4 80 0c 	SW         R1,$12(R2)
 200110c:	14 c4 40 08 	SW         R2,$8(R1)
 2001110:	0b 41 40 00 	MOV        R5,R1
 2001114:	08 c0 00 01 	OR         $1,R1
 2001118:	0c c5 00 04 	SW         R1,$4(R4)
 200111c:	24 c6 40 08 	SW         R4,$8(R9)
 2001120:	9f a8 96 00 	MOV        R5,R3          | CLR        R2
 2001124:	0a 00 00 40 	LDI        0x02001ae4,R1  // 2001ae4 <__malloc_trim_threshold>
 2001128:	0a 40 1a e4 
 200112c:	24 84 40 00 	LW         (R1),R4
 2001130:	2c 84 40 04 	LW         4(R1),R5
 2001134:	14 05 00 00 	CMP        R4,R2
 2001138:	1c 0d 40 00 	CMP.Z      R5,R3
 200113c:	78 98 00 18 	BC         @0x02001158    // 2001158 <_free_r+0xc0>
 2001140:	0a 00 10 40 	LDI        0x020823a0,R1  // 20823a0 <__malloc_top_pad>
 2001144:	0a 40 23 a0 
 2001148:	14 84 40 04 	LW         4(R1),R2
 200114c:	0b 41 c0 00 	MOV        R7,R1
 2001150:	87 fa fc f8 	JSR        0x02000f1c     // 2000f1c <_malloc_trim_r>
 2001154:	02 00 0f 1c 
 2001158:	8f b8 84 00 	MOV        R7,R1          | LW         (SP),R0
 200115c:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2001160:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 2001164:	cc 14 ea 18 	LW         20(SP),R9      | ADD        $24,SP
 2001168:	7c 87 c0 00 	LJMP       @0x02000f18    // 2000f18 <__malloc_unlock>
 200116c:	02 00 0f 18 
 2001170:	2c c5 80 04 	SW         R5,$4(R6)
 2001174:	08 40 00 01 	AND        $1,R1
 2001178:	78 a8 01 f0 	BNZ        @0x0200136c    // 200136c <_free_r+0x2d4>
 200117c:	0c 86 3f f8 	LW         -8(R8),R1
 2001180:	a0 88 9a 88 	SUB        R1,R4          | ADD        R1,R3
 2001184:	0c 85 00 08 	LW         8(R4),R1
 2001188:	0c 06 40 08 	CMP        $8+R9,R1
 200118c:	78 88 02 18 	BZ         @0x020013a8    // 20013a8 <_free_r+0x310>
 2001190:	14 85 00 0c 	LW         12(R4),R2
 2001194:	14 c4 40 0c 	SW         R2,$12(R1)
 2001198:	0c c4 80 08 	SW         R1,$8(R2)
 200119c:	78 80 01 cc 	BRA        @0x0200136c    // 200136c <_free_r+0x2d4>
 20011a0:	24 c6 40 14 	SW         R4,$20(R9)
 20011a4:	24 c6 40 10 	SW         R4,$16(R9)
 20011a8:	0c c5 00 0c 	SW         R1,$12(R4)
 20011ac:	0c c5 00 08 	SW         R1,$8(R4)
 20011b0:	0b 40 c0 00 	MOV        R3,R1
 20011b4:	08 c0 00 01 	OR         $1,R1
 20011b8:	0c c5 00 04 	SW         R1,$4(R4)
 20011bc:	a2 98 9d a0 	ADD        R3,R4          | SW         R3,(R4)
 20011c0:	78 83 ff 94 	BRA        @0x02001158    // 2001158 <_free_r+0xc0>
 20011c4:	1c 00 02 00 	CMP        $512,R3
 20011c8:	78 b8 00 54 	BNC        @0x02001220    // 2001220 <_free_r+0x188>
 20011cc:	19 40 00 03 	LSR        $3,R3
 20011d0:	0b 40 c0 00 	MOV        R3,R1
 20011d4:	09 c0 00 02 	ASR        $2,R1
 20011d8:	97 88 92 60 	MOV        R1,R2          | ADD        $-32,R2
 20011dc:	78 90 00 08 	BLT        @0x020011e8    // 20011e8 <_free_r+0x150>
 20011e0:	16 00 00 00 	CLR        R2
 20011e4:	78 80 00 08 	BRA        @0x020011f0    // 20011f0 <_free_r+0x158>
 20011e8:	16 00 00 01 	LDI        $1,R2
 20011ec:	11 84 40 00 	LSL        R1,R2
 20011f0:	0c 86 40 04 	LW         4(R9),R1
 20011f4:	08 c4 80 00 	OR         R2,R1
 20011f8:	0c c6 40 04 	SW         R1,$4(R9)
 20011fc:	18 80 00 01 	ADD        $1,R3
 2001200:	19 80 00 03 	LSL        $3,R3
 2001204:	ca 98 8c c8 	ADD        R3,R9          | LW         (R9),R1
 2001208:	97 c8 92 78 	MOV        R9,R2          | ADD        $-8,R2
 200120c:	14 c5 00 0c 	SW         R2,$12(R4)
 2001210:	0c c5 00 08 	SW         R1,$8(R4)
 2001214:	24 c6 40 00 	SW         R4,(R9)
 2001218:	24 c4 40 0c 	SW         R4,$12(R1)
 200121c:	78 83 ff 38 	BRA        @0x02001158    // 2001158 <_free_r+0xc0>
 2001220:	0b 40 c0 00 	MOV        R3,R1
 2001224:	09 40 00 09 	LSR        $9,R1
 2001228:	0c 00 00 05 	CMP        $5,R1
 200122c:	78 b8 00 18 	BNC        @0x02001248    // 2001248 <_free_r+0x1b0>
 2001230:	0b 40 c0 00 	MOV        R3,R1
 2001234:	09 40 00 06 	LSR        $6,R1
 2001238:	af 88 aa 38 	MOV        R1,R5          | ADD        $56,R5
 200123c:	08 80 00 39 	ADD        $57,R1
 2001240:	09 80 00 03 	LSL        $3,R1
 2001244:	78 80 00 90 	BRA        @0x020012d8    // 20012d8 <_free_r+0x240>
 2001248:	0c 00 00 15 	CMP        $21,R1
 200124c:	78 b8 00 14 	BNC        @0x02001264    // 2001264 <_free_r+0x1cc>
 2001250:	2b 40 40 00 	MOV        R1,R5
 2001254:	28 80 00 5b 	ADD        $91,R5
 2001258:	08 80 00 5c 	ADD        $92,R1
 200125c:	09 80 00 03 	LSL        $3,R1
 2001260:	78 80 00 74 	BRA        @0x020012d8    // 20012d8 <_free_r+0x240>
 2001264:	0c 00 00 55 	CMP        $85,R1
 2001268:	78 b8 00 1c 	BNC        @0x02001288    // 2001288 <_free_r+0x1f0>
 200126c:	0b 40 c0 00 	MOV        R3,R1
 2001270:	09 40 00 0c 	LSR        $12,R1
 2001274:	2b 40 40 00 	MOV        R1,R5
 2001278:	28 80 00 6e 	ADD        $110,R5
 200127c:	08 80 00 6f 	ADD        $111,R1
 2001280:	09 80 00 03 	LSL        $3,R1
 2001284:	78 80 00 50 	BRA        @0x020012d8    // 20012d8 <_free_r+0x240>
 2001288:	0c 00 01 55 	CMP        $341,R1
 200128c:	78 b8 00 1c 	BNC        @0x020012ac    // 20012ac <_free_r+0x214>
 2001290:	0b 40 c0 00 	MOV        R3,R1
 2001294:	09 40 00 0f 	LSR        $15,R1
 2001298:	2b 40 40 00 	MOV        R1,R5
 200129c:	28 80 00 77 	ADD        $119,R5
 20012a0:	08 80 00 78 	ADD        $120,R1
 20012a4:	09 80 00 03 	LSL        $3,R1
 20012a8:	78 80 00 2c 	BRA        @0x020012d8    // 20012d8 <_free_r+0x240>
 20012ac:	0c 00 05 55 	CMP        $1365,R1
 20012b0:	78 b8 00 1c 	BNC        @0x020012d0    // 20012d0 <_free_r+0x238>
 20012b4:	0b 40 c0 00 	MOV        R3,R1
 20012b8:	09 40 00 12 	LSR        $18,R1
 20012bc:	2b 40 40 00 	MOV        R1,R5
 20012c0:	28 80 00 7c 	ADD        $124,R5
 20012c4:	08 80 00 7d 	ADD        $125,R1
 20012c8:	09 80 00 03 	LSL        $3,R1
 20012cc:	78 80 00 08 	BRA        @0x020012d8    // 20012d8 <_free_r+0x240>
 20012d0:	0e 00 03 f8 	LDI        $1016,R1
 20012d4:	2e 00 00 7e 	LDI        $126,R5
 20012d8:	97 c8 92 88 	MOV        R9,R2          | ADD        R1,R2
 20012dc:	8f 90 8a 78 	MOV        R2,R1          | ADD        $-8,R1
 20012e0:	94 90 8b 90 	LW         (R2),R2        | CMP        R2,R1
 20012e4:	78 a8 00 40 	BNZ        @0x02001328    // 2001328 <_free_r+0x290>
 20012e8:	29 c0 00 02 	ASR        $2,R5
 20012ec:	9f a8 9a 60 	MOV        R5,R3          | ADD        $-32,R3
 20012f0:	78 90 00 08 	BLT        @0x020012fc    // 20012fc <_free_r+0x264>
 20012f4:	2e 00 00 00 	CLR        R5
 20012f8:	78 80 00 0c 	BRA        @0x02001308    // 2001308 <_free_r+0x270>
 20012fc:	1e 00 00 01 	LDI        $1,R3
 2001300:	19 85 40 00 	LSL        R5,R3
 2001304:	2b 40 c0 00 	MOV        R3,R5
 2001308:	1c 86 40 04 	LW         4(R9),R3
 200130c:	18 c5 40 00 	OR         R5,R3
 2001310:	1c c6 40 04 	SW         R3,$4(R9)
 2001314:	9f 88 8f 90 	MOV        R1,R3          | MOV        R2,R1
 2001318:	78 80 00 20 	BRA        @0x0200133c    // 200133c <_free_r+0x2a4>
 200131c:	14 84 80 08 	LW         8(R2),R2
 2001320:	0c 04 80 00 	CMP        R2,R1
 2001324:	78 88 00 10 	BZ         @0x02001338    // 2001338 <_free_r+0x2a0>
 2001328:	2c 84 80 04 	LW         4(R2),R5
 200132c:	a9 7c 9b a8 	AND        $-4,R5         | CMP        R5,R3
 2001330:	78 9b ff e8 	BC         @0x0200131c    // 200131c <_free_r+0x284>
 2001334:	0b 40 80 00 	MOV        R2,R1
 2001338:	1c 84 40 0c 	LW         12(R1),R3
 200133c:	1c c5 00 0c 	SW         R3,$12(R4)
 2001340:	0c c5 00 08 	SW         R1,$8(R4)
 2001344:	24 c4 c0 08 	SW         R4,$8(R3)
 2001348:	24 c4 40 0c 	SW         R4,$12(R1)
 200134c:	78 83 fe 08 	BRA        @0x02001158    // 2001158 <_free_r+0xc0>
 2001350:	18 85 40 00 	ADD        R5,R3
 2001354:	0c 85 80 08 	LW         8(R6),R1
 2001358:	12 00 00 40 	LDI        0x02001af4,R2  // 2001af4 <__malloc_av_+0x8>
 200135c:	12 40 1a f4 
 2001360:	0c 04 80 00 	CMP        R2,R1
 2001364:	78 a8 00 80 	BNZ        @0x020013e8    // 20013e8 <_free_r+0x350>
 2001368:	78 83 fe 34 	BRA        @0x020011a0    // 20011a0 <_free_r+0x108>
 200136c:	8f b0 8a a8 	MOV        R6,R1          | ADD        R5,R1
 2001370:	0c 84 40 04 	LW         4(R1),R1
 2001374:	08 40 00 01 	AND        $1,R1
 2001378:	78 a8 00 40 	BNZ        @0x020013bc    // 20013bc <_free_r+0x324>
 200137c:	78 83 ff d0 	BRA        @0x02001350    // 2001350 <_free_r+0x2b8>
 2001380:	28 84 c0 00 	ADD        R3,R5
 2001384:	14 85 80 08 	LW         8(R6),R2
 2001388:	0c 85 80 0c 	LW         12(R6),R1
 200138c:	0c c4 80 0c 	SW         R1,$12(R2)
 2001390:	14 c4 40 08 	SW         R2,$8(R1)
 2001394:	0b 41 40 00 	MOV        R5,R1
 2001398:	08 c0 00 01 	OR         $1,R1
 200139c:	0c c5 00 04 	SW         R1,$4(R4)
 20013a0:	a2 a8 ad a0 	ADD        R5,R4          | SW         R5,(R4)
 20013a4:	78 83 fd b0 	BRA        @0x02001158    // 2001158 <_free_r+0xc0>
 20013a8:	8f b0 8a a8 	MOV        R6,R1          | ADD        R5,R1
 20013ac:	0c 84 40 04 	LW         4(R1),R1
 20013b0:	08 40 00 01 	AND        $1,R1
 20013b4:	78 8b ff c8 	BZ         @0x02001380    // 2001380 <_free_r+0x2e8>
 20013b8:	78 80 00 18 	BRA        @0x020013d4    // 20013d4 <_free_r+0x33c>
 20013bc:	0b 40 c0 00 	MOV        R3,R1
 20013c0:	08 c0 00 01 	OR         $1,R1
 20013c4:	0c c5 00 04 	SW         R1,$4(R4)
 20013c8:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 20013cc:	1c c4 40 00 	SW         R3,(R1)
 20013d0:	78 83 fd f0 	BRA        @0x020011c4    // 20011c4 <_free_r+0x12c>
 20013d4:	0b 40 c0 00 	MOV        R3,R1
 20013d8:	08 c0 00 01 	OR         $1,R1
 20013dc:	0c c5 00 04 	SW         R1,$4(R4)
 20013e0:	1c c5 80 00 	SW         R3,(R6)
 20013e4:	78 83 fd 70 	BRA        @0x02001158    // 2001158 <_free_r+0xc0>
 20013e8:	14 85 80 0c 	LW         12(R6),R2
 20013ec:	14 c4 40 0c 	SW         R2,$12(R1)
 20013f0:	0c c4 80 08 	SW         R1,$8(R2)
 20013f4:	0b 40 c0 00 	MOV        R3,R1
 20013f8:	08 c0 00 01 	OR         $1,R1
 20013fc:	0c c5 00 04 	SW         R1,$4(R4)
 2001400:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 2001404:	1c c4 40 00 	SW         R3,(R1)
 2001408:	78 83 fd b8 	BRA        @0x020011c4    // 20011c4 <_free_r+0x12c>
 200140c:	7b 40 00 00 	RTN
 2001410:	78 83 fc 90 	BRA        @0x020010a4    // 20010a4 <_free_r+0xc>

02001414 <_outbyte>:
 2001414:	08 40 00 ff 	AND        $255,R1
 2001418:	0c 00 00 0a 	CMP        $10,R1
 200141c:	78 a8 00 18 	BNZ        @0x02001438    // 2001438 <_outbyte+0x24>
 2001420:	1a 00 03 00 	BREV       $768,R3
 2001424:	14 84 c0 04 	LW         4(R3),R2
 2001428:	10 41 00 00 	AND        $65536,R2
 200142c:	78 ab ff f4 	BNZ        @0x02001424    // 2001424 <_outbyte+0x10>
 2001430:	16 00 00 0d 	LDI        $13,R2
 2001434:	14 c4 c0 0c 	SW         R2,$12(R3)
 2001438:	1a 00 03 00 	BREV       $768,R3
 200143c:	14 84 c0 04 	LW         4(R3),R2
 2001440:	10 41 00 00 	AND        $65536,R2
 2001444:	78 ab ff f4 	BNZ        @0x0200143c    // 200143c <_outbyte+0x28>
 2001448:	0c c4 c0 0c 	SW         R1,$12(R3)
 200144c:	7b 40 00 00 	RTN

02001450 <_inbyte>:
 2001450:	0a 00 03 00 	BREV       $768,R1
 2001454:	0c 84 40 08 	LW         8(R1),R1
 2001458:	13 40 40 00 	MOV        R1,R2
 200145c:	10 40 01 00 	AND        $256,R2
 2001460:	78 a8 00 8c 	BNZ        @0x020014f0    // 20014f0 <_inbyte+0xa0>
 2001464:	0c 00 00 0d 	CMP        $13,R1
 2001468:	78 a8 00 14 	BNZ        @0x02001480    // 2001480 <_inbyte+0x30>
 200146c:	0a 00 10 40 	LDI        0x020823ac,R1  // 20823ac <last_was_cr.2996>
 2001470:	0a 40 23 ac 
 2001474:	96 01 95 88 	LDI        $1,R2          | SW         R2,(R1)
 2001478:	a6 0a 8f a0 	LDI        $10,R4         | MOV        R4,R1
 200147c:	78 80 00 78 	BRA        @0x020014f8    // 20014f8 <_inbyte+0xa8>
 2001480:	0c 00 00 0a 	CMP        $10,R1
 2001484:	78 a8 00 18 	BNZ        @0x020014a0    // 20014a0 <_inbyte+0x50>
 2001488:	1a 00 10 40 	LDI        0x020823ac,R3  // 20823ac <last_was_cr.2996>
 200148c:	1a 40 23 ac 
 2001490:	a4 98 a3 00 	LW         (R3),R4        | CMP        $0,R4
 2001494:	78 88 00 5c 	BZ         @0x020014f4    // 20014f4 <_inbyte+0xa4>
 2001498:	95 98 8e ff 	SW         R2,(R3)        | LDI        $-1,R1
 200149c:	7b 40 00 00 	RTN
 20014a0:	1a 00 10 40 	LDI        0x020823ac,R3  // 20823ac <last_was_cr.2996>
 20014a4:	1a 40 23 ac 
 20014a8:	95 98 97 88 	SW         R2,(R3)        | MOV        R1,R2
 20014ac:	10 40 00 ff 	AND        $255,R2
 20014b0:	23 40 40 00 	MOV        R1,R4
 20014b4:	20 40 00 ff 	AND        $255,R4
 20014b8:	14 00 00 0a 	CMP        $10,R2
 20014bc:	78 a8 00 18 	BNZ        @0x020014d8    // 20014d8 <_inbyte+0x88>
 20014c0:	78 80 00 34 	BRA        @0x020014f8    // 20014f8 <_inbyte+0xa8>
 20014c4:	14 84 c0 04 	LW         4(R3),R2
 20014c8:	10 41 00 00 	AND        $65536,R2
 20014cc:	78 ab ff f4 	BNZ        @0x020014c4    // 20014c4 <_inbyte+0x74>
 20014d0:	16 00 00 0d 	LDI        $13,R2
 20014d4:	14 c4 c0 0c 	SW         R2,$12(R3)
 20014d8:	1a 00 03 00 	BREV       $768,R3
 20014dc:	14 84 c0 04 	LW         4(R3),R2
 20014e0:	10 41 00 00 	AND        $65536,R2
 20014e4:	78 ab ff f4 	BNZ        @0x020014dc    // 20014dc <_inbyte+0x8c>
 20014e8:	24 c4 c0 0c 	SW         R4,$12(R3)
 20014ec:	7b 40 00 00 	RTN
 20014f0:	8e ff ff 80 	LDI        $-1,R1         | RTN
 20014f4:	23 40 40 00 	MOV        R1,R4
 20014f8:	1a 00 03 00 	BREV       $768,R3
 20014fc:	78 83 ff c4 	BRA        @0x020014c4    // 20014c4 <_inbyte+0x74>

02001500 <_close_r>:
 2001500:	96 09 95 88 	LDI        $9,R2          | SW         R2,(R1)
 2001504:	8e ff ff 80 	LDI        $-1,R1         | RTN

02001508 <_execve_r>:
 2001508:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200150c:	8e ff ff 80 	LDI        $-1,R1         | RTN

02001510 <_fork_r>:
 2001510:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 2001514:	8e ff ff 80 	LDI        $-1,R1         | RTN

02001518 <_fstat_r>:
 2001518:	14 00 00 03 	CMP        $3,R2
 200151c:	78 b8 00 0c 	BNC        @0x0200152c    // 200152c <_fstat_r+0x14>
 2001520:	0e 00 20 00 	LDI        $8192,R1
 2001524:	0c c4 c0 04 	SW         R1,$4(R3)
 2001528:	8e 00 ff 80 	CLR        R1             | RTN
 200152c:	96 09 95 88 	LDI        $9,R2          | SW         R2,(R1)
 2001530:	0e 7f ff ff 	LDI        $-1,R1
 2001534:	7b 40 00 00 	RTN

02001538 <_getpid_r>:
 2001538:	8e 01 ff 80 	LDI        $1,R1          | RTN

0200153c <_gettimeofday_r>:
 200153c:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 2001540:	8e ff ff 80 	LDI        $-1,R1         | RTN

02001544 <_isatty_r>:
 2001544:	93 03 8e 00 	CMP        $3,R2          | CLR        R1
 2001548:	0a 58 00 01 	LDILO.C    $1,R1
 200154c:	7b 40 00 00 	RTN

02001550 <_kill_r>:
 2001550:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 2001554:	8e ff ff 80 	LDI        $-1,R1         | RTN

02001558 <_link_r>:
 2001558:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200155c:	8e ff ff 80 	LDI        $-1,R1         | RTN

02001560 <_lseek_r>:
 2001560:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 2001564:	8e ff 96 ff 	LDI        $-1,R1         | LDI        $-1,R2
 2001568:	7b 40 00 00 	RTN

0200156c <_open_r>:
 200156c:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 2001570:	8e ff ff 80 	LDI        $-1,R1         | RTN

02001574 <_read_r>:
 2001574:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 2001578:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200157c:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2001580:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2001584:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 2001588:	14 00 00 00 	CMP        $0,R2
 200158c:	78 a8 01 a0 	BNZ        @0x02001730    // 2001730 <_read_r+0x1bc>
 2001590:	0a 00 10 40 	LDI        0x020823ac,R1  // 20823ac <last_was_cr.2996>
 2001594:	0a 40 23 ac 
 2001598:	44 84 40 00 	LW         (R1),R8
 200159c:	2a 00 03 00 	BREV       $768,R5
 20015a0:	cf 90 b6 01 	MOV        R2,R9          | LDI        $1,R6
 20015a4:	0c 85 40 08 	LW         8(R5),R1
 20015a8:	3b 40 40 00 	MOV        R1,R7
 20015ac:	38 40 01 00 	AND        $256,R7
 20015b0:	78 ab ff f0 	BNZ        @0x020015a4    // 20015a4 <_read_r+0x30>
 20015b4:	0c 00 00 0d 	CMP        $13,R1
 20015b8:	78 88 00 38 	BZ         @0x020015f4    // 20015f4 <_read_r+0x80>
 20015bc:	0c 00 00 0a 	CMP        $10,R1
 20015c0:	78 a8 00 10 	BNZ        @0x020015d4    // 20015d4 <_read_r+0x60>
 20015c4:	44 00 00 00 	CMP        $0,R8
 20015c8:	78 a8 01 78 	BNZ        @0x02001744    // 2001744 <_read_r+0x1d0>
 20015cc:	33 40 40 00 	MOV        R1,R6
 20015d0:	78 80 00 28 	BRA        @0x020015fc    // 20015fc <_read_r+0x88>
 20015d4:	43 40 40 00 	MOV        R1,R8
 20015d8:	40 40 00 ff 	AND        $255,R8
 20015dc:	33 40 40 00 	MOV        R1,R6
 20015e0:	30 40 00 ff 	AND        $255,R6
 20015e4:	96 01 c3 0a 	LDI        $1,R2          | CMP        $10,R8
 20015e8:	78 a8 00 30 	BNZ        @0x0200161c    // 200161c <_read_r+0xa8>
 20015ec:	c7 b8 96 01 	MOV        R7,R8          | LDI        $1,R2
 20015f0:	78 80 00 08 	BRA        @0x020015fc    // 20015fc <_read_r+0x88>
 20015f4:	96 01 c6 01 	LDI        $1,R2          | LDI        $1,R8
 20015f8:	36 00 00 0a 	LDI        $10,R6
 20015fc:	2a 00 03 00 	BREV       $768,R5
 2001600:	0c 85 40 04 	LW         4(R5),R1
 2001604:	08 41 00 00 	AND        $65536,R1
 2001608:	78 ab ff f4 	BNZ        @0x02001600    // 2001600 <_read_r+0x8c>
 200160c:	0e 00 00 0d 	LDI        $13,R1
 2001610:	0c c5 40 0c 	SW         R1,$12(R5)
 2001614:	bf c0 c6 0a 	MOV        R8,R7          | LDI        $10,R8
 2001618:	78 80 00 00 	BRA        @0x0200161c    // 200161c <_read_r+0xa8>
 200161c:	2a 00 03 00 	BREV       $768,R5
 2001620:	0c 85 40 04 	LW         4(R5),R1
 2001624:	08 41 00 00 	AND        $65536,R1
 2001628:	78 ab ff f4 	BNZ        @0x02001620    // 2001620 <_read_r+0xac>
 200162c:	34 c5 40 0c 	SW         R6,$12(R5)
 2001630:	14 00 00 00 	CMP        $0,R2
 2001634:	12 28 10 40 	LDI.NZ     0x020823ac,R2  // 20823ac <last_was_cr.2996>
 2001638:	12 68 23 ac 
 200163c:	3c ec 80 00 	SW.NZ      R7,(R2)
 2001640:	b7 98 b2 01 	MOV        R3,R6          | ADD        $1,R6
 2001644:	45 c4 c0 00 	SB         R8,(R3)
 2001648:	8e 01 a3 02 	LDI        $1,R1          | CMP        $2,R4
 200164c:	78 98 01 0c 	BC         @0x0200175c    // 200175c <_read_r+0x1e8>
 2001650:	78 80 00 18 	BRA        @0x0200166c    // 200166c <_read_r+0xf8>
 2001654:	4c 00 00 00 	CMP        $0,R9
 2001658:	78 88 01 00 	BZ         @0x0200175c    // 200175c <_read_r+0x1e8>
 200165c:	1a 00 10 40 	LDI        0x020823ac,R3  // 20823ac <last_was_cr.2996>
 2001660:	1a 40 23 ac 
 2001664:	44 c4 c0 00 	SW         R8,(R3)
 2001668:	78 80 00 f0 	BRA        @0x0200175c    // 200175c <_read_r+0x1e8>
 200166c:	0a 00 10 40 	LDI        0x020823ac,R1  // 20823ac <last_was_cr.2996>
 2001670:	0a 40 23 ac 
 2001674:	c4 88 ce 00 	LW         (R1),R8        | CLR        R9
 2001678:	0e 00 00 01 	LDI        $1,R1
 200167c:	1a 00 03 00 	BREV       $768,R3
 2001680:	de 0a d6 01 	LDI        $10,R11        | LDI        $1,R10
 2001684:	66 00 00 01 	LDI        $1,R12
 2001688:	2c 84 c0 08 	LW         8(R3),R5
 200168c:	13 41 40 00 	MOV        R5,R2
 2001690:	10 40 01 00 	AND        $256,R2
 2001694:	78 a8 00 b4 	BNZ        @0x0200174c    // 200174c <_read_r+0x1d8>
 2001698:	2c 00 00 0d 	CMP        $13,R5
 200169c:	78 88 00 3c 	BZ         @0x020016dc    // 20016dc <_read_r+0x168>
 20016a0:	2c 00 00 0a 	CMP        $10,R5
 20016a4:	78 a8 00 18 	BNZ        @0x020016c0    // 20016c0 <_read_r+0x14c>
 20016a8:	44 00 00 00 	CMP        $0,R8
 20016ac:	78 88 00 38 	BZ         @0x020016e8    // 20016e8 <_read_r+0x174>
 20016b0:	1a 00 10 40 	LDI        0x020823ac,R3  // 20823ac <last_was_cr.2996>
 20016b4:	1a 40 23 ac 
 20016b8:	14 c4 c0 00 	SW         R2,(R3)
 20016bc:	78 80 00 9c 	BRA        @0x0200175c    // 200175c <_read_r+0x1e8>
 20016c0:	3b 41 40 00 	MOV        R5,R7
 20016c4:	38 40 00 ff 	AND        $255,R7
 20016c8:	28 40 00 ff 	AND        $255,R5
 20016cc:	c6 00 cf d0 	CLR        R8             | MOV        R10,R9
 20016d0:	3c 00 00 0a 	CMP        $10,R7
 20016d4:	78 88 00 14 	BZ         @0x020016ec    // 20016ec <_read_r+0x178>
 20016d8:	78 80 00 2c 	BRA        @0x02001708    // 2001708 <_read_r+0x194>
 20016dc:	af d8 cf d0 	MOV        R11,R5         | MOV        R10,R9
 20016e0:	43 43 00 00 	MOV        R12,R8
 20016e4:	78 80 00 04 	BRA        @0x020016ec    // 20016ec <_read_r+0x178>
 20016e8:	2b 42 c0 00 	MOV        R11,R5
 20016ec:	14 84 c0 04 	LW         4(R3),R2
 20016f0:	10 41 00 00 	AND        $65536,R2
 20016f4:	78 ab ff f4 	BNZ        @0x020016ec    // 20016ec <_read_r+0x178>
 20016f8:	16 00 00 0d 	LDI        $13,R2
 20016fc:	14 c4 c0 0c 	SW         R2,$12(R3)
 2001700:	3b 42 c0 00 	MOV        R11,R7
 2001704:	78 80 00 04 	BRA        @0x0200170c    // 200170c <_read_r+0x198>
 2001708:	c6 00 cf d0 	CLR        R8             | MOV        R10,R9
 200170c:	14 84 c0 04 	LW         4(R3),R2
 2001710:	10 41 00 00 	AND        $65536,R2
 2001714:	78 ab ff f4 	BNZ        @0x0200170c    // 200170c <_read_r+0x198>
 2001718:	2c c4 c0 0c 	SW         R5,$12(R3)
 200171c:	30 80 00 01 	ADD        $1,R6
 2001720:	3d c5 bf ff 	SB         R7,$-1(R6)
 2001724:	8a 01 8b a0 	ADD        $1,R1          | CMP        R4,R1
 2001728:	78 ab ff 5c 	BNZ        @0x02001688    // 2001688 <_read_r+0x114>
 200172c:	78 83 ff 24 	BRA        @0x02001654    // 2001654 <_read_r+0xe0>
 2001730:	87 fa fc f8 	JSR        0x02001870     // 2001870 <__errno>
 2001734:	02 00 18 70 
 2001738:	9e 58 9d 88 	LDI        $88,R3         | SW         R3,(R1)
 200173c:	0e 7f ff ff 	LDI        $-1,R1
 2001740:	78 80 00 18 	BRA        @0x0200175c    // 200175c <_read_r+0x1e8>
 2001744:	c7 c8 97 b0 	MOV        R9,R8          | MOV        R6,R2
 2001748:	78 83 fe 58 	BRA        @0x020015a4    // 20015a4 <_read_r+0x30>
 200174c:	4c 00 00 00 	CMP        $0,R9
 2001750:	12 28 10 40 	LDI.NZ     0x020823ac,R2  // 20823ac <last_was_cr.2996>
 2001754:	12 68 23 ac 
 2001758:	44 ec 80 00 	SW.NZ      R8,(R2)
 200175c:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2001760:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2001764:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2001768:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 200176c:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 2001770:	7b 40 00 00 	RTN

02001774 <_readlink_r>:
 2001774:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 2001778:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200177c <_stat_r>:
 200177c:	96 05 95 88 	LDI        $5,R2          | SW         R2,(R1)
 2001780:	8e ff ff 80 	LDI        $-1,R1         | RTN

02001784 <_unlink_r>:
 2001784:	96 05 95 88 	LDI        $5,R2          | SW         R2,(R1)
 2001788:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200178c <_times>:
 200178c:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2001790:	87 fa fc f8 	JSR        0x02001870     // 2001870 <__errno>
 2001794:	02 00 18 70 
 2001798:	96 0d 95 88 	LDI        $13,R2         | SW         R2,(R1)
 200179c:	8e ff 84 00 	LDI        $-1,R1         | LW         (SP),R0
 20017a0:	ea 04 ff 80 	ADD        $4,SP          | RTN

020017a4 <_write_r>:
 20017a4:	92 7f 93 02 	ADD        $-1,R2         | CMP        $2,R2
 20017a8:	78 b8 00 60 	BNC        @0x0200180c    // 200180c <_write_r+0x68>
 20017ac:	24 00 00 00 	CMP        $0,R4
 20017b0:	78 a8 00 0c 	BNZ        @0x020017c0    // 20017c0 <_write_r+0x1c>
 20017b4:	78 80 00 64 	BRA        @0x0200181c    // 200181c <_write_r+0x78>
 20017b8:	0b 41 00 00 	MOV        R4,R1
 20017bc:	78 80 00 54 	BRA        @0x02001814    // 2001814 <_write_r+0x70>
 20017c0:	e8 08 ad 00 	SUB        $8,SP          | SW         R5,(SP)
 20017c4:	b5 04 b7 98 	SW         R6,$4(SP)      | MOV        R3,R6
 20017c8:	30 85 00 00 	ADD        R4,R6
 20017cc:	0a 00 03 00 	BREV       $768,R1
 20017d0:	2d 84 c0 00 	LB         (R3),R5
 20017d4:	2c 00 00 0a 	CMP        $10,R5
 20017d8:	78 a8 00 14 	BNZ        @0x020017f0    // 20017f0 <_write_r+0x4c>
 20017dc:	14 84 40 04 	LW         4(R1),R2
 20017e0:	10 41 00 00 	AND        $65536,R2
 20017e4:	78 ab ff f4 	BNZ        @0x020017dc    // 20017dc <_write_r+0x38>
 20017e8:	16 00 00 0d 	LDI        $13,R2
 20017ec:	14 c4 40 0c 	SW         R2,$12(R1)
 20017f0:	14 84 40 04 	LW         4(R1),R2
 20017f4:	10 41 00 00 	AND        $65536,R2
 20017f8:	78 ab ff f4 	BNZ        @0x020017f0    // 20017f0 <_write_r+0x4c>
 20017fc:	2c c4 40 0c 	SW         R5,$12(R1)
 2001800:	9a 01 b3 98 	ADD        $1,R3          | CMP        R3,R6
 2001804:	78 ab ff c8 	BNZ        @0x020017d0    // 20017d0 <_write_r+0x2c>
 2001808:	78 83 ff ac 	BRA        @0x020017b8    // 20017b8 <_write_r+0x14>
 200180c:	96 09 95 88 	LDI        $9,R2          | SW         R2,(R1)
 2001810:	8e ff ff 80 	LDI        $-1,R1         | RTN
 2001814:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2001818:	ea 08 ff 80 	ADD        $8,SP          | RTN
 200181c:	0b 41 00 00 	MOV        R4,R1
 2001820:	7b 40 00 00 	RTN

02001824 <_wait>:
 2001824:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2001828:	87 fa fc f8 	JSR        0x02001870     // 2001870 <__errno>
 200182c:	02 00 18 70 
 2001830:	96 0a 95 88 	LDI        $10,R2         | SW         R2,(R1)
 2001834:	8e ff 84 00 	LDI        $-1,R1         | LW         (SP),R0
 2001838:	ea 04 ff 80 	ADD        $4,SP          | RTN

0200183c <_sbrk_r>:
 200183c:	1a 00 00 40 	LDI        0x02002328,R3  // 2002328 <heap>
 2001840:	1a 40 23 28 
 2001844:	0c 84 c0 00 	LW         (R3),R1
 2001848:	11 80 00 02 	LSL        $2,R2
 200184c:	a7 88 a2 90 	MOV        R1,R4          | ADD        R2,R4
 2001850:	a5 98 ff 80 	SW         R4,(R3)        | RTN

02001854 <_exit>:
 2001854:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2001858:	1a 00 03 00 	BREV       $768,R3
 200185c:	14 84 c0 0c 	LW         12(R3),R2
 2001860:	10 40 01 00 	AND        $256,R2
 2001864:	78 ab ff f4 	BNZ        @0x0200185c    // 200185c <_exit+0x8>
 2001868:	87 fa fc f8 	JSR        0x0200002c     // 200002c <_hw_shutdown>
 200186c:	02 00 00 2c 

02001870 <__errno>:
 2001870:	0a 00 00 40 	LDI        0x02001ef4,R1  // 2001ef4 <_impure_ptr>
 2001874:	0a 40 1e f4 
 2001878:	8c 88 ff 80 	LW         (R1),R1        | RTN

0200187c <exit>:
 200187c:	e8 08 85 00 	SUB        $8,SP          | SW         R0,(SP)
 2001880:	ad 04 af 88 	SW         R5,$4(SP)      | MOV        R1,R5
 2001884:	16 00 00 00 	CLR        R2
 2001888:	87 fa fc f8 	JSR        0x020018b8     // 20018b8 <__call_exitprocs>
 200188c:	02 00 18 b8 
 2001890:	0a 00 00 40 	LDI        0x02001adc,R1  // 2001adc <_global_impure_ptr>
 2001894:	0a 40 1a dc 
 2001898:	0c 84 40 00 	LW         (R1),R1
 200189c:	14 84 40 3c 	LW         60(R1),R2
 20018a0:	14 00 00 00 	CMP        $0,R2
 20018a4:	78 88 00 04 	BZ         @0x020018ac    // 20018ac <exit+0x30>
 20018a8:	87 f9 ff 90 	JSR        R2
 20018ac:	0b 41 40 00 	MOV        R5,R1
 20018b0:	87 fa fc f8 	JSR        0x02001854     // 2001854 <_exit>
 20018b4:	02 00 18 54 

020018b8 <__call_exitprocs>:
 20018b8:	e8 2c 85 08 	SUB        $44,SP         | SW         R0,$8(SP)
 20018bc:	ad 0c b5 10 	SW         R5,$12(SP)     | SW         R6,$16(SP)
 20018c0:	bd 14 c5 18 	SW         R7,$20(SP)     | SW         R8,$24(SP)
 20018c4:	cd 1c d5 20 	SW         R9,$28(SP)     | SW         R10,$32(SP)
 20018c8:	dd 24 e5 28 	SW         R11,$36(SP)    | SW         R12,$40(SP)
 20018cc:	df 88 c7 90 	MOV        R1,R11         | MOV        R2,R8
 20018d0:	0a 00 00 40 	LDI        0x02001adc,R1  // 2001adc <_global_impure_ptr>
 20018d4:	0a 40 1a dc 
 20018d8:	8c 88 8d 00 	LW         (R1),R1        | SW         R1,(SP)
 20018dc:	08 80 01 48 	ADD        $328,R1
 20018e0:	8d 04 d6 01 	SW         R1,$4(SP)      | LDI        $1,R10
 20018e4:	78 80 00 04 	BRA        @0x020018ec    // 20018ec <__call_exitprocs+0x34>
 20018e8:	78 80 00 00 	BRA        @0x020018ec    // 20018ec <__call_exitprocs+0x34>
 20018ec:	0c 87 40 00 	LW         (SP),R1
 20018f0:	3c 84 41 48 	LW         328(R1),R7
 20018f4:	3c 00 00 00 	CMP        $0,R7
 20018f8:	78 88 01 c8 	BZ         @0x02001ac4    // 2001ac4 <__call_exitprocs+0x20c>
 20018fc:	64 87 40 04 	LW         4(SP),R12
 2001900:	0c 85 c0 04 	LW         4(R7),R1
 2001904:	af 88 aa 7f 	MOV        R1,R5          | ADD        $-1,R5
 2001908:	78 b0 00 18 	BGE        @0x02001924    // 2001924 <__call_exitprocs+0x6c>
 200190c:	78 80 00 00 	BRA        @0x02001910    // 2001910 <__call_exitprocs+0x58>
 2001910:	0a 00 00 40 	LDI        0x0200053c,R1  // 200053c <free>
 2001914:	0a 40 05 3c 
 2001918:	0c 00 00 00 	CMP        $0,R1
 200191c:	78 a8 01 48 	BNZ        @0x02001a68    // 2001a68 <__call_exitprocs+0x1b0>
 2001920:	78 80 01 a0 	BRA        @0x02001ac4    // 2001ac4 <__call_exitprocs+0x20c>
 2001924:	44 00 00 00 	CMP        $0,R8
 2001928:	78 a8 00 ac 	BNZ        @0x020019d8    // 20019d8 <__call_exitprocs+0x120>
 200192c:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 2001930:	11 80 00 02 	LSL        $2,R2
 2001934:	b7 b8 b2 90 	MOV        R7,R6          | ADD        R2,R6
 2001938:	9c b0 cf 88 	LW         (R6),R3        | MOV        R1,R9
 200193c:	2c 04 7f ff 	CMP        $-1+R1,R5
 2001940:	78 a8 00 6c 	BNZ        @0x020019b0    // 20019b0 <__call_exitprocs+0xf8>
 2001944:	78 80 00 70 	BRA        @0x020019b8    // 20019b8 <__call_exitprocs+0x100>
 2001948:	1c 00 00 00 	CMP        $0,R3
 200194c:	78 88 00 74 	BZ         @0x020019c4    // 20019c4 <__call_exitprocs+0x10c>
 2001950:	0b 42 80 00 	MOV        R10,R1
 2001954:	09 85 40 00 	LSL        R5,R1
 2001958:	14 85 c1 88 	LW         392(R7),R2
 200195c:	87 88 81 90 	MOV        R1,R0          | AND        R2,R0
 2001960:	78 88 00 44 	BZ         @0x020019a8    // 20019a8 <__call_exitprocs+0xf0>
 2001964:	78 80 00 18 	BRA        @0x02001980    // 2001980 <__call_exitprocs+0xc8>
 2001968:	0c 85 c0 04 	LW         4(R7),R1
 200196c:	0c 06 40 00 	CMP        R9,R1
 2001970:	78 ab ff 74 	BNZ        @0x020018e8    // 20018e8 <__call_exitprocs+0x30>
 2001974:	8c e0 8b b8 	LW         (R12),R1       | CMP        R7,R1
 2001978:	78 88 00 48 	BZ         @0x020019c4    // 20019c4 <__call_exitprocs+0x10c>
 200197c:	78 83 ff 6c 	BRA        @0x020018ec    // 20018ec <__call_exitprocs+0x34>
 2001980:	14 85 c1 8c 	LW         396(R7),R2
 2001984:	08 44 80 00 	AND        R2,R1
 2001988:	78 88 00 0c 	BZ         @0x02001998    // 2001998 <__call_exitprocs+0xe0>
 200198c:	0c 85 80 80 	LW         128(R6),R1
 2001990:	87 f9 ff 98 	JSR        R3
 2001994:	78 83 ff d0 	BRA        @0x02001968    // 2001968 <__call_exitprocs+0xb0>
 2001998:	14 85 80 80 	LW         128(R6),R2
 200199c:	0b 42 c0 00 	MOV        R11,R1
 20019a0:	87 f9 ff 98 	JSR        R3
 20019a4:	78 83 ff c0 	BRA        @0x02001968    // 2001968 <__call_exitprocs+0xb0>
 20019a8:	87 f9 ff 98 	JSR        R3
 20019ac:	78 83 ff b8 	BRA        @0x02001968    // 2001968 <__call_exitprocs+0xb0>
 20019b0:	8e 00 8d b0 	CLR        R1             | SW         R1,(R6)
 20019b4:	78 83 ff 90 	BRA        @0x02001948    // 2001948 <__call_exitprocs+0x90>
 20019b8:	2c c5 c0 04 	SW         R5,$4(R7)
 20019bc:	4b 41 40 00 	MOV        R5,R9
 20019c0:	78 83 ff 84 	BRA        @0x02001948    // 2001948 <__call_exitprocs+0x90>
 20019c4:	aa 7f b2 7c 	ADD        $-1,R5         | ADD        $-4,R6
 20019c8:	2c 03 ff ff 	CMP        $-1,R5
 20019cc:	78 8b ff 40 	BZ         @0x02001910    // 2001910 <__call_exitprocs+0x58>
 20019d0:	0c 85 c0 04 	LW         4(R7),R1
 20019d4:	78 83 ff 60 	BRA        @0x02001938    // 2001938 <__call_exitprocs+0x80>
 20019d8:	08 80 00 01 	ADD        $1,R1
 20019dc:	09 80 00 02 	LSL        $2,R1
 20019e0:	b7 b8 b2 88 	MOV        R7,R6          | ADD        R1,R6
 20019e4:	0c 85 81 00 	LW         256(R6),R1
 20019e8:	44 04 40 00 	CMP        R1,R8
 20019ec:	78 88 00 10 	BZ         @0x02001a00    // 2001a00 <__call_exitprocs+0x148>
 20019f0:	aa 7f b2 7c 	ADD        $-1,R5         | ADD        $-4,R6
 20019f4:	2c 03 ff ff 	CMP        $-1,R5
 20019f8:	78 ab ff e8 	BNZ        @0x020019e4    // 20019e4 <__call_exitprocs+0x12c>
 20019fc:	78 83 ff 10 	BRA        @0x02001910    // 2001910 <__call_exitprocs+0x58>
 2001a00:	1c 85 80 00 	LW         (R6),R3
 2001a04:	4c 85 c0 04 	LW         4(R7),R9
 2001a08:	8f c8 8a 7f 	MOV        R9,R1          | ADD        $-1,R1
 2001a0c:	0c 05 40 00 	CMP        R5,R1
 2001a10:	2c cd c0 04 	SW.Z       R5,$4(R7)
 2001a14:	4b 49 40 00 	MOV.Z      R5,R9
 2001a18:	0a 28 00 00 	CLR.NZ     $0,R1
 2001a1c:	0c ed 80 00 	SW.NZ      R1,(R6)
 2001a20:	78 80 00 94 	BRA        @0x02001ab8    // 2001ab8 <__call_exitprocs+0x200>
 2001a24:	87 f9 ff 98 	JSR        R3
 2001a28:	78 80 00 24 	BRA        @0x02001a50    // 2001a50 <__call_exitprocs+0x198>
 2001a2c:	14 85 c1 8c 	LW         396(R7),R2
 2001a30:	08 44 80 00 	AND        R2,R1
 2001a34:	78 a8 00 10 	BNZ        @0x02001a48    // 2001a48 <__call_exitprocs+0x190>
 2001a38:	14 85 80 80 	LW         128(R6),R2
 2001a3c:	0b 42 c0 00 	MOV        R11,R1
 2001a40:	87 f9 ff 98 	JSR        R3
 2001a44:	78 80 00 08 	BRA        @0x02001a50    // 2001a50 <__call_exitprocs+0x198>
 2001a48:	0c 85 80 80 	LW         128(R6),R1
 2001a4c:	87 f9 ff 98 	JSR        R3
 2001a50:	0c 85 c0 04 	LW         4(R7),R1
 2001a54:	0c 06 40 00 	CMP        R9,R1
 2001a58:	78 ab fe 90 	BNZ        @0x020018ec    // 20018ec <__call_exitprocs+0x34>
 2001a5c:	8c e0 8b b8 	LW         (R12),R1       | CMP        R7,R1
 2001a60:	78 8b ff 8c 	BZ         @0x020019f0    // 20019f0 <__call_exitprocs+0x138>
 2001a64:	78 83 fe 84 	BRA        @0x020018ec    // 20018ec <__call_exitprocs+0x34>
 2001a68:	0c 85 c0 04 	LW         4(R7),R1
 2001a6c:	0c 00 00 00 	CMP        $0,R1
 2001a70:	78 a8 00 1c 	BNZ        @0x02001a90    // 2001a90 <__call_exitprocs+0x1d8>
 2001a74:	8c b8 8b 00 	LW         (R7),R1        | CMP        $0,R1
 2001a78:	78 88 00 48 	BZ         @0x02001ac4    // 2001ac4 <__call_exitprocs+0x20c>
 2001a7c:	8d e0 8f b8 	SW         R1,(R12)       | MOV        R7,R1
 2001a80:	87 fa fc f8 	JSR        0x0200053c     // 200053c <free>
 2001a84:	02 00 05 3c 
 2001a88:	3c 87 00 00 	LW         (R12),R7
 2001a8c:	78 80 00 04 	BRA        @0x02001a94    // 2001a94 <__call_exitprocs+0x1dc>
 2001a90:	e7 b8 bc b8 	MOV        R7,R12         | LW         (R7),R7
 2001a94:	3c 00 00 00 	CMP        $0,R7
 2001a98:	78 ab fe 64 	BNZ        @0x02001900    // 2001900 <__call_exitprocs+0x48>
 2001a9c:	78 80 00 24 	BRA        @0x02001ac4    // 2001ac4 <__call_exitprocs+0x20c>
 2001aa0:	0b 42 80 00 	MOV        R10,R1
 2001aa4:	09 85 40 00 	LSL        R5,R1
 2001aa8:	14 85 c1 88 	LW         392(R7),R2
 2001aac:	87 88 81 90 	MOV        R1,R0          | AND        R2,R0
 2001ab0:	78 8b ff 70 	BZ         @0x02001a24    // 2001a24 <__call_exitprocs+0x16c>
 2001ab4:	78 83 ff 74 	BRA        @0x02001a2c    // 2001a2c <__call_exitprocs+0x174>
 2001ab8:	1c 00 00 00 	CMP        $0,R3
 2001abc:	78 ab ff e0 	BNZ        @0x02001aa0    // 2001aa0 <__call_exitprocs+0x1e8>
 2001ac0:	78 83 ff 2c 	BRA        @0x020019f0    // 20019f0 <__call_exitprocs+0x138>
 2001ac4:	84 08 ac 0c 	LW         8(SP),R0       | LW         12(SP),R5
 2001ac8:	b4 10 bc 14 	LW         16(SP),R6      | LW         20(SP),R7
 2001acc:	c4 18 cc 1c 	LW         24(SP),R8      | LW         28(SP),R9
 2001ad0:	d4 20 dc 24 	LW         32(SP),R10     | LW         36(SP),R11
 2001ad4:	e4 28 ea 2c 	LW         40(SP),R12     | ADD        $44,SP
 2001ad8:	7b 40 00 00 	RTN

02001adc <_global_impure_ptr>:
 2001adc:	02 00 1e f8                                         ....

02001ae0 <__malloc_sbrk_base>:
 2001ae0:	ff ff ff ff                                         ....

02001ae4 <__malloc_trim_threshold>:
 2001ae4:	00 00 00 00 00 02 00 00                             ........

02001aec <__malloc_av_>:
	...
 2001af4:	02 00 1a ec 02 00 1a ec 02 00 1a f4 02 00 1a f4     ................
 2001b04:	02 00 1a fc 02 00 1a fc 02 00 1b 04 02 00 1b 04     ................
 2001b14:	02 00 1b 0c 02 00 1b 0c 02 00 1b 14 02 00 1b 14     ................
 2001b24:	02 00 1b 1c 02 00 1b 1c 02 00 1b 24 02 00 1b 24     ...........$...$
 2001b34:	02 00 1b 2c 02 00 1b 2c 02 00 1b 34 02 00 1b 34     ...,...,...4...4
 2001b44:	02 00 1b 3c 02 00 1b 3c 02 00 1b 44 02 00 1b 44     ...<...<...D...D
 2001b54:	02 00 1b 4c 02 00 1b 4c 02 00 1b 54 02 00 1b 54     ...L...L...T...T
 2001b64:	02 00 1b 5c 02 00 1b 5c 02 00 1b 64 02 00 1b 64     ...\...\...d...d
 2001b74:	02 00 1b 6c 02 00 1b 6c 02 00 1b 74 02 00 1b 74     ...l...l...t...t
 2001b84:	02 00 1b 7c 02 00 1b 7c 02 00 1b 84 02 00 1b 84     ...|...|........
 2001b94:	02 00 1b 8c 02 00 1b 8c 02 00 1b 94 02 00 1b 94     ................
 2001ba4:	02 00 1b 9c 02 00 1b 9c 02 00 1b a4 02 00 1b a4     ................
 2001bb4:	02 00 1b ac 02 00 1b ac 02 00 1b b4 02 00 1b b4     ................
 2001bc4:	02 00 1b bc 02 00 1b bc 02 00 1b c4 02 00 1b c4     ................
 2001bd4:	02 00 1b cc 02 00 1b cc 02 00 1b d4 02 00 1b d4     ................
 2001be4:	02 00 1b dc 02 00 1b dc 02 00 1b e4 02 00 1b e4     ................
 2001bf4:	02 00 1b ec 02 00 1b ec 02 00 1b f4 02 00 1b f4     ................
 2001c04:	02 00 1b fc 02 00 1b fc 02 00 1c 04 02 00 1c 04     ................
 2001c14:	02 00 1c 0c 02 00 1c 0c 02 00 1c 14 02 00 1c 14     ................
 2001c24:	02 00 1c 1c 02 00 1c 1c 02 00 1c 24 02 00 1c 24     ...........$...$
 2001c34:	02 00 1c 2c 02 00 1c 2c 02 00 1c 34 02 00 1c 34     ...,...,...4...4
 2001c44:	02 00 1c 3c 02 00 1c 3c 02 00 1c 44 02 00 1c 44     ...<...<...D...D
 2001c54:	02 00 1c 4c 02 00 1c 4c 02 00 1c 54 02 00 1c 54     ...L...L...T...T
 2001c64:	02 00 1c 5c 02 00 1c 5c 02 00 1c 64 02 00 1c 64     ...\...\...d...d
 2001c74:	02 00 1c 6c 02 00 1c 6c 02 00 1c 74 02 00 1c 74     ...l...l...t...t
 2001c84:	02 00 1c 7c 02 00 1c 7c 02 00 1c 84 02 00 1c 84     ...|...|........
 2001c94:	02 00 1c 8c 02 00 1c 8c 02 00 1c 94 02 00 1c 94     ................
 2001ca4:	02 00 1c 9c 02 00 1c 9c 02 00 1c a4 02 00 1c a4     ................
 2001cb4:	02 00 1c ac 02 00 1c ac 02 00 1c b4 02 00 1c b4     ................
 2001cc4:	02 00 1c bc 02 00 1c bc 02 00 1c c4 02 00 1c c4     ................
 2001cd4:	02 00 1c cc 02 00 1c cc 02 00 1c d4 02 00 1c d4     ................
 2001ce4:	02 00 1c dc 02 00 1c dc 02 00 1c e4 02 00 1c e4     ................
 2001cf4:	02 00 1c ec 02 00 1c ec 02 00 1c f4 02 00 1c f4     ................
 2001d04:	02 00 1c fc 02 00 1c fc 02 00 1d 04 02 00 1d 04     ................
 2001d14:	02 00 1d 0c 02 00 1d 0c 02 00 1d 14 02 00 1d 14     ................
 2001d24:	02 00 1d 1c 02 00 1d 1c 02 00 1d 24 02 00 1d 24     ...........$...$
 2001d34:	02 00 1d 2c 02 00 1d 2c 02 00 1d 34 02 00 1d 34     ...,...,...4...4
 2001d44:	02 00 1d 3c 02 00 1d 3c 02 00 1d 44 02 00 1d 44     ...<...<...D...D
 2001d54:	02 00 1d 4c 02 00 1d 4c 02 00 1d 54 02 00 1d 54     ...L...L...T...T
 2001d64:	02 00 1d 5c 02 00 1d 5c 02 00 1d 64 02 00 1d 64     ...\...\...d...d
 2001d74:	02 00 1d 6c 02 00 1d 6c 02 00 1d 74 02 00 1d 74     ...l...l...t...t
 2001d84:	02 00 1d 7c 02 00 1d 7c 02 00 1d 84 02 00 1d 84     ...|...|........
 2001d94:	02 00 1d 8c 02 00 1d 8c 02 00 1d 94 02 00 1d 94     ................
 2001da4:	02 00 1d 9c 02 00 1d 9c 02 00 1d a4 02 00 1d a4     ................
 2001db4:	02 00 1d ac 02 00 1d ac 02 00 1d b4 02 00 1d b4     ................
 2001dc4:	02 00 1d bc 02 00 1d bc 02 00 1d c4 02 00 1d c4     ................
 2001dd4:	02 00 1d cc 02 00 1d cc 02 00 1d d4 02 00 1d d4     ................
 2001de4:	02 00 1d dc 02 00 1d dc 02 00 1d e4 02 00 1d e4     ................
 2001df4:	02 00 1d ec 02 00 1d ec 02 00 1d f4 02 00 1d f4     ................
 2001e04:	02 00 1d fc 02 00 1d fc 02 00 1e 04 02 00 1e 04     ................
 2001e14:	02 00 1e 0c 02 00 1e 0c 02 00 1e 14 02 00 1e 14     ................
 2001e24:	02 00 1e 1c 02 00 1e 1c 02 00 1e 24 02 00 1e 24     ...........$...$
 2001e34:	02 00 1e 2c 02 00 1e 2c 02 00 1e 34 02 00 1e 34     ...,...,...4...4
 2001e44:	02 00 1e 3c 02 00 1e 3c 02 00 1e 44 02 00 1e 44     ...<...<...D...D
 2001e54:	02 00 1e 4c 02 00 1e 4c 02 00 1e 54 02 00 1e 54     ...L...L...T...T
 2001e64:	02 00 1e 5c 02 00 1e 5c 02 00 1e 64 02 00 1e 64     ...\...\...d...d
 2001e74:	02 00 1e 6c 02 00 1e 6c 02 00 1e 74 02 00 1e 74     ...l...l...t...t
 2001e84:	02 00 1e 7c 02 00 1e 7c 02 00 1e 84 02 00 1e 84     ...|...|........
 2001e94:	02 00 1e 8c 02 00 1e 8c 02 00 1e 94 02 00 1e 94     ................
 2001ea4:	02 00 1e 9c 02 00 1e 9c 02 00 1e a4 02 00 1e a4     ................
 2001eb4:	02 00 1e ac 02 00 1e ac 02 00 1e b4 02 00 1e b4     ................
 2001ec4:	02 00 1e bc 02 00 1e bc 02 00 1e c4 02 00 1e c4     ................
 2001ed4:	02 00 1e cc 02 00 1e cc 02 00 1e d4 02 00 1e d4     ................
 2001ee4:	02 00 1e dc 02 00 1e dc 02 00 1e e4 02 00 1e e4     ................

02001ef4 <_impure_ptr>:
 2001ef4:	02 00 1e f8                                         ....

02001ef8 <impure_data>:
 2001ef8:	00 00 00 00 02 00 21 e4 02 00 22 50 02 00 22 bc     ......!..."P..".
	...
 2001fa0:	00 00 00 01 33 0e ab cd 12 34 e6 6d de ec 00 05     ....3....4.m....
 2001fb0:	00 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...

02002328 <heap>:
 2002328:	02 08 23 b0                                         ..#.

0200232c <environ>:
 200232c:	02 08 23 a8                                         ..#.

02002330 <ptrs>:
	...

02082368 <__malloc_current_mallinfo>:
	...

02082390 <__malloc_max_total_mem>:
	...

02082398 <__malloc_max_sbrked_mem>:
	...

020823a0 <__malloc_top_pad>:
	...

020823a8 <__env>:
 20823a8:	00 00 00 00                                         ....

020823ac <last_was_cr.2996>:
 20823ac:	00 00 00 00                                         ....
