Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot address_path_tb_behav xil_defaultlib.address_path_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AMD/vivado-am2940-dma-generator/rtl/register.v" Line 23. Module register has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AMD/vivado-am2940-dma-generator/rtl/register.v" Line 23. Module register has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AMD/vivado-am2940-dma-generator/vivado_proj/am2940/am2940.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AMD/vivado-am2940-dma-generator/vivado_proj/am2940/am2940.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2_to_1_4bit
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.address_path
Compiling module xil_defaultlib.address_path_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot address_path_tb_behav
