--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Comparator4.twx Comparator4.ncd -o Comparator4.twr
Comparator4.pcf -ucf Comparator4.ucf

Design file:              Comparator4.ncd
Physical constraint file: Comparator4.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |E              |   12.277|
A<0>           |G              |   11.800|
A<0>           |L              |   11.221|
A<1>           |E              |   12.336|
A<1>           |G              |   11.883|
A<1>           |L              |   11.304|
A<2>           |E              |   12.851|
A<2>           |G              |   10.868|
A<2>           |L              |   11.516|
A<3>           |E              |   12.039|
A<3>           |G              |   10.149|
A<3>           |L              |   10.704|
B<0>           |E              |   12.544|
B<0>           |G              |   12.091|
B<0>           |L              |   11.512|
B<1>           |E              |   12.902|
B<1>           |G              |   12.438|
B<1>           |L              |   11.859|
B<2>           |E              |   12.636|
B<2>           |G              |   11.284|
B<2>           |L              |   11.301|
B<3>           |E              |   12.681|
B<3>           |G              |   10.686|
B<3>           |L              |   11.346|
---------------+---------------+---------+


Analysis completed Wed Feb 27 14:41:56 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



