Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/griseous/Documents/csse232/Milestone6/work/top_test_isim_beh.exe -prj /home/griseous/Documents/csse232/Milestone6/work/top_test_beh.prj work.top_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../SignExtender6to16.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../SignExtender12to16.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../RegisterFile.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../PC.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../OutputRegister.v" into library work
WARNING:HDLCompiler:485 - "/home/griseous/Documents/csse232/Milestone6/work/../OutputRegister.v" Line 30: Illegal format specifier i for display
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../Mux3in3b.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../Mux3in16b.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../Mux2in16b.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../Memory.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../InstructionRegister.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../DataReg16b.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../Control.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../ALU_Control.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../ALU.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../TopLevel.v" into library work
Analyzing Verilog file "/home/griseous/Documents/csse232/Milestone6/work/../top_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/griseous/Documents/csse232/Milestone6/work/../TopLevel.v" Line 58: Size mismatch in connection of port <in2>. Formal port size is 16-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 94776 KB
Fuse CPU Usage: 1050 ms
Compiling module PC
Compiling module Memory
Compiling module InstructionRegister
Compiling module RegisterFile
Compiling module ALU
Compiling module DataReg16b
Compiling module OutputRegister
Compiling module Mux2in16b
Compiling module Mux3in16b
Compiling module Mux3in3b
Compiling module SignExtender6to16
Compiling module SignExtender12to16
Compiling module MIPS_control_unit
Compiling module ALU_Control
Compiling module TopLevel
Compiling module top_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable /home/griseous/Documents/csse232/Milestone6/work/top_test_isim_beh.exe
Fuse Memory Usage: 1179500 KB
Fuse CPU Usage: 1120 ms
GCC CPU Usage: 1160 ms
