$date
	Sat May 16 18:07:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lfsr_test_tb $end
$var wire 4 ! lfsr_out_w [3:0] $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$var integer 32 $ done [31:0] $end
$var integer 32 % in_seed [31:0] $end
$var integer 32 & niter [31:0] $end
$var integer 32 ' seed [31:0] $end
$var integer 32 ( start [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 4 ) seed [3:0] $end
$var wire 4 * out [3:0] $end
$var reg 4 + dff [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
b11 )
b0 (
b0 '
b0 &
b11 %
b0 $
0#
0"
bx !
$end
#1000
1#
#2000
b11 !
b11 *
b11 +
1"
#4000
0"
b1 (
b11 '
0#
#6000
b110 !
b110 *
b110 +
b1 &
1"
#8000
0"
#10000
b1101 !
b1101 *
b1101 +
b10 &
1"
#12000
0"
#14000
b1010 !
b1010 *
b1010 +
b11 &
1"
#16000
0"
#18000
b101 !
b101 *
b101 +
b100 &
1"
#20000
0"
#22000
b1011 !
b1011 *
b1011 +
b101 &
1"
#24000
0"
#26000
b111 !
b111 *
b111 +
b110 &
1"
#28000
0"
#30000
b1111 !
b1111 *
b1111 +
b111 &
1"
#32000
0"
#34000
b1110 !
b1110 *
b1110 +
b1000 &
1"
#36000
0"
#38000
b1100 !
b1100 *
b1100 +
b1001 &
1"
#40000
0"
#42000
b1000 !
b1000 *
b1000 +
b1010 &
1"
#44000
0"
#46000
b1 !
b1 *
b1 +
b1011 &
1"
#48000
0"
#50000
b10 !
b10 *
b10 +
b1100 &
1"
#52000
0"
#54000
b100 !
b100 *
b100 +
b1101 &
1"
#56000
0"
#58000
b1001 !
b1001 *
b1001 +
b1110 &
1"
#60000
0"
#62000
b11 !
b11 *
b11 +
b1111 &
1"
#64000
0"
#66000
b110 !
b110 *
b110 +
b0 (
b1 $
1"
#68000
0"
#70000
b1101 !
b1101 *
b1101 +
1"
#72000
0"
#74000
b1010 !
b1010 *
b1010 +
1"
#76000
0"
#78000
b101 !
b101 *
b101 +
1"
#80000
0"
#82000
b1011 !
b1011 *
b1011 +
1"
#84000
0"
#86000
b111 !
b111 *
b111 +
1"
#88000
0"
#90000
b1111 !
b1111 *
b1111 +
1"
#92000
0"
#94000
b1110 !
b1110 *
b1110 +
1"
#96000
0"
#98000
b1100 !
b1100 *
b1100 +
1"
#100000
0"
