{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601918065416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601918065417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  5 14:14:25 2020 " "Processing started: Mon Oct  5 14:14:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601918065417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1601918065417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sigmoid -c sigmoid " "Command: quartus_sta sigmoid -c sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1601918065417 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1601918065449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1601918065512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1601918065512 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1601918065570 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1601918065570 ""}
{ "Info" "ISTA_SDC_FOUND" "sigmoid.sdc " "Reading SDC File: 'sigmoid.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1601918065723 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[0\] rising virtclk fall min " "Port \"x\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065725 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[0\] rising virtclk rise min " "Port \"x\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065725 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[10\] rising virtclk fall min " "Port \"x\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065725 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[10\] rising virtclk rise min " "Port \"x\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065725 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[11\] rising virtclk fall min " "Port \"x\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065725 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[11\] rising virtclk rise min " "Port \"x\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065725 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[12\] rising virtclk fall min " "Port \"x\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065725 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[12\] rising virtclk rise min " "Port \"x\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[13\] rising virtclk fall min " "Port \"x\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[13\] rising virtclk rise min " "Port \"x\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[14\] rising virtclk fall min " "Port \"x\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[14\] rising virtclk rise min " "Port \"x\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[15\] rising virtclk fall min " "Port \"x\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[15\] rising virtclk rise min " "Port \"x\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[1\] rising virtclk fall min " "Port \"x\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[1\] rising virtclk rise min " "Port \"x\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[2\] rising virtclk fall min " "Port \"x\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[2\] rising virtclk rise min " "Port \"x\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[3\] rising virtclk fall min " "Port \"x\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[3\] rising virtclk rise min " "Port \"x\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[4\] rising virtclk fall min " "Port \"x\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[4\] rising virtclk rise min " "Port \"x\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[5\] rising virtclk fall min " "Port \"x\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[5\] rising virtclk rise min " "Port \"x\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[6\] rising virtclk fall min " "Port \"x\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[6\] rising virtclk rise min " "Port \"x\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[7\] rising virtclk fall min " "Port \"x\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[7\] rising virtclk rise min " "Port \"x\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[8\] rising virtclk fall min " "Port \"x\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[8\] rising virtclk rise min " "Port \"x\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[9\] rising virtclk fall min " "Port \"x\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[9\] rising virtclk rise min " "Port \"x\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[0\] rising virtclk fall min " "Port \"y\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[0\] rising virtclk rise min " "Port \"y\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[10\] rising virtclk fall min " "Port \"y\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[10\] rising virtclk rise min " "Port \"y\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[11\] rising virtclk fall min " "Port \"y\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[11\] rising virtclk rise min " "Port \"y\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[12\] rising virtclk fall min " "Port \"y\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[12\] rising virtclk rise min " "Port \"y\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[13\] rising virtclk fall min " "Port \"y\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[13\] rising virtclk rise min " "Port \"y\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[14\] rising virtclk fall min " "Port \"y\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[14\] rising virtclk rise min " "Port \"y\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[15\] rising virtclk fall min " "Port \"y\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[15\] rising virtclk rise min " "Port \"y\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[1\] rising virtclk fall min " "Port \"y\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[1\] rising virtclk rise min " "Port \"y\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[2\] rising virtclk fall min " "Port \"y\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[2\] rising virtclk rise min " "Port \"y\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[3\] rising virtclk fall min " "Port \"y\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065726 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[3\] rising virtclk rise min " "Port \"y\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[4\] rising virtclk fall min " "Port \"y\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[4\] rising virtclk rise min " "Port \"y\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[5\] rising virtclk fall min " "Port \"y\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[5\] rising virtclk rise min " "Port \"y\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[6\] rising virtclk fall min " "Port \"y\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[6\] rising virtclk rise min " "Port \"y\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[7\] rising virtclk fall min " "Port \"y\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[7\] rising virtclk rise min " "Port \"y\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[8\] rising virtclk fall min " "Port \"y\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[8\] rising virtclk rise min " "Port \"y\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[9\] rising virtclk fall min " "Port \"y\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[9\] rising virtclk rise min " "Port \"y\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "virtclk (Rise) virtclk (Rise) setup and hold " "From virtclk (Rise) to virtclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1601918065727 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1601918065727 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1601918065728 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1601918065730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.504 " "Worst-case setup slack is 0.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918065737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918065737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 virtclk  " "    0.504               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918065737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601918065737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 15.163 " "Worst-case hold slack is 15.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918065738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918065738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.163               0.000 virtclk  " "   15.163               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918065738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601918065738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601918065739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601918065740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601918065740 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.504 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.504" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065754 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918065754 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.504  " "Path #1: Setup slack is 0.504 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[12\] " "From Node    : x\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[1\] " "To Node      : y\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  F  iExt  x\[12\] " "     5.000      5.000  F  iExt  x\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 FF    IC  x\[12\]~input\|i " "     5.000      0.000 FF    IC  x\[12\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.761      0.761 FF  CELL  x\[12\]~input\|o " "     5.761      0.761 FF  CELL  x\[12\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.589      0.828 FF    IC  Equal0~0\|dataa " "     6.589      0.828 FF    IC  Equal0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.896      0.307 FF  CELL  Equal0~0\|combout " "     6.896      0.307 FF  CELL  Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.417      0.521 FF    IC  Add0~0\|dataa " "     7.417      0.521 FF    IC  Add0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.853      0.436 FR  CELL  Add0~0\|cout " "     7.853      0.436 FR  CELL  Add0~0\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.853      0.000 RR    IC  Add0~2\|cin " "     7.853      0.000 RR    IC  Add0~2\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.911      0.058 RF  CELL  Add0~2\|cout " "     7.911      0.058 RF  CELL  Add0~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.911      0.000 FF    IC  Add0~4\|cin " "     7.911      0.000 FF    IC  Add0~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.969      0.058 FR  CELL  Add0~4\|cout " "     7.969      0.058 FR  CELL  Add0~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.969      0.000 RR    IC  Add0~6\|cin " "     7.969      0.000 RR    IC  Add0~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.406      0.437 RF  CELL  Add0~6\|combout " "     8.406      0.437 RF  CELL  Add0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.657      0.251 FF    IC  LessThan78~1\|dataa " "     8.657      0.251 FF    IC  LessThan78~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.976      0.319 FF  CELL  LessThan78~1\|combout " "     8.976      0.319 FF  CELL  LessThan78~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.349      0.373 FF    IC  LessThan78~2\|datac " "     9.349      0.373 FF    IC  LessThan78~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.591      0.242 FF  CELL  LessThan78~2\|combout " "     9.591      0.242 FF  CELL  LessThan78~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.800      0.209 FF    IC  LessThan78~3\|datac " "     9.800      0.209 FF    IC  LessThan78~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.041      0.241 FF  CELL  LessThan78~3\|combout " "    10.041      0.241 FF  CELL  LessThan78~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.294      0.253 FF    IC  LessThan78~4\|datad " "    10.294      0.253 FF    IC  LessThan78~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.404      0.110 FF  CELL  LessThan78~4\|combout " "    10.404      0.110 FF  CELL  LessThan78~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.674      0.270 FF    IC  LessThan78~5\|dataa " "    10.674      0.270 FF    IC  LessThan78~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.993      0.319 FF  CELL  LessThan78~5\|combout " "    10.993      0.319 FF  CELL  LessThan78~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.876      0.883 FF    IC  y~56\|dataa " "    11.876      0.883 FF    IC  y~56\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.200      0.324 FR  CELL  y~56\|combout " "    12.200      0.324 FR  CELL  y~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.410      0.210 RR    IC  y~57\|datab " "    12.410      0.210 RR    IC  y~57\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.716      0.306 RR  CELL  y~57\|combout " "    12.716      0.306 RR  CELL  y~57\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.892      0.176 RR    IC  y~58\|datad " "    12.892      0.176 RR    IC  y~58\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.022      0.130 RR  CELL  y~58\|combout " "    13.022      0.130 RR  CELL  y~58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.884      0.862 RR    IC  y\[1\]~output\|i " "    13.884      0.862 RR    IC  y\[1\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.496      2.612 RR  CELL  y\[1\]~output\|o " "    16.496      2.612 RR  CELL  y\[1\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.496      0.000 RR  CELL  y\[1\] " "    16.496      0.000 RR  CELL  y\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000     22.000           latch edge time " "    22.000     22.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000      0.000  R        clock network delay " "    22.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.000     -5.000  R  oExt  y\[1\] " "    17.000     -5.000  R  oExt  y\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.496 " "Data Arrival Time  :    16.496" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.000 " "Data Required Time :    17.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.504  " "Slack              :     0.504 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065755 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918065755 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 15.163 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 15.163" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918065757 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 15.163  " "Path #1: Hold slack is 15.163 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[15\] " "From Node    : x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[5\] " "To Node      : y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  R  iExt  x\[15\] " "     5.000      5.000  R  iExt  x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 RR    IC  x\[15\]~input\|i " "     5.000      0.000 RR    IC  x\[15\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.596      0.596 RR  CELL  x\[15\]~input\|o " "     5.596      0.596 RR  CELL  x\[15\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.577      0.981 RR    IC  y~99\|datac " "     6.577      0.981 RR    IC  y~99\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.796      0.219 RF  CELL  y~99\|combout " "     6.796      0.219 RF  CELL  y~99\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.655      0.859 FF    IC  y\[5\]~output\|i " "     7.655      0.859 FF    IC  y\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.163      2.508 FF  CELL  y\[5\]~output\|o " "    10.163      2.508 FF  CELL  y\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.163      0.000 FF  CELL  y\[5\] " "    10.163      0.000 FF  CELL  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -5.000     -5.000  F  oExt  y\[5\] " "    -5.000     -5.000  F  oExt  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.163 " "Data Arrival Time  :    10.163" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -5.000 " "Data Required Time :    -5.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.163  " "Slack              :    15.163 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918065757 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918065757 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1601918065758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1601918065777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1601918066095 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "virtclk (Rise) virtclk (Rise) setup and hold " "From virtclk (Rise) to virtclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1601918066124 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1601918066124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.723 " "Worst-case setup slack is 1.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.723               0.000 virtclk  " "    1.723               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601918066128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 14.646 " "Worst-case hold slack is 14.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.646               0.000 virtclk  " "   14.646               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601918066130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601918066131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601918066132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601918066133 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.723 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.723" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066152 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918066152 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.723  " "Path #1: Setup slack is 1.723 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[12\] " "From Node    : x\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[1\] " "To Node      : y\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  F  iExt  x\[12\] " "     5.000      5.000  F  iExt  x\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 FF    IC  x\[12\]~input\|i " "     5.000      0.000 FF    IC  x\[12\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.723      0.723 FF  CELL  x\[12\]~input\|o " "     5.723      0.723 FF  CELL  x\[12\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.453      0.730 FF    IC  Equal0~0\|dataa " "     6.453      0.730 FF    IC  Equal0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.722      0.269 FF  CELL  Equal0~0\|combout " "     6.722      0.269 FF  CELL  Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.190      0.468 FF    IC  Add0~0\|dataa " "     7.190      0.468 FF    IC  Add0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.566      0.376 FR  CELL  Add0~0\|cout " "     7.566      0.376 FR  CELL  Add0~0\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.566      0.000 RR    IC  Add0~2\|cin " "     7.566      0.000 RR    IC  Add0~2\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.616      0.050 RF  CELL  Add0~2\|cout " "     7.616      0.050 RF  CELL  Add0~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.616      0.000 FF    IC  Add0~4\|cin " "     7.616      0.000 FF    IC  Add0~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.666      0.050 FR  CELL  Add0~4\|cout " "     7.666      0.050 FR  CELL  Add0~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.666      0.000 RR    IC  Add0~6\|cin " "     7.666      0.000 RR    IC  Add0~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.053      0.387 RF  CELL  Add0~6\|combout " "     8.053      0.387 RF  CELL  Add0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.279      0.226 FF    IC  LessThan78~1\|dataa " "     8.279      0.226 FF    IC  LessThan78~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.559      0.280 FF  CELL  LessThan78~1\|combout " "     8.559      0.280 FF  CELL  LessThan78~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.889      0.330 FF    IC  LessThan78~2\|datac " "     8.889      0.330 FF    IC  LessThan78~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.105      0.216 FF  CELL  LessThan78~2\|combout " "     9.105      0.216 FF  CELL  LessThan78~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.296      0.191 FF    IC  LessThan78~3\|datac " "     9.296      0.191 FF    IC  LessThan78~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.511      0.215 FF  CELL  LessThan78~3\|combout " "     9.511      0.215 FF  CELL  LessThan78~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.740      0.229 FF    IC  LessThan78~4\|datad " "     9.740      0.229 FF    IC  LessThan78~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.835      0.095 FF  CELL  LessThan78~4\|combout " "     9.835      0.095 FF  CELL  LessThan78~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.079      0.244 FF    IC  LessThan78~5\|dataa " "    10.079      0.244 FF    IC  LessThan78~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.359      0.280 FF  CELL  LessThan78~5\|combout " "    10.359      0.280 FF  CELL  LessThan78~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.143      0.784 FF    IC  y~56\|dataa " "    11.143      0.784 FF    IC  y~56\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.430      0.287 FR  CELL  y~56\|combout " "    11.430      0.287 FR  CELL  y~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.621      0.191 RR    IC  y~57\|datab " "    11.621      0.191 RR    IC  y~57\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.896      0.275 RR  CELL  y~57\|combout " "    11.896      0.275 RR  CELL  y~57\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.057      0.161 RR    IC  y~58\|datad " "    12.057      0.161 RR    IC  y~58\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.176      0.119 RR  CELL  y~58\|combout " "    12.176      0.119 RR  CELL  y~58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.982      0.806 RR    IC  y\[1\]~output\|i " "    12.982      0.806 RR    IC  y\[1\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.277      2.295 RR  CELL  y\[1\]~output\|o " "    15.277      2.295 RR  CELL  y\[1\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.277      0.000 RR  CELL  y\[1\] " "    15.277      0.000 RR  CELL  y\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000     22.000           latch edge time " "    22.000     22.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000      0.000  R        clock network delay " "    22.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.000     -5.000  R  oExt  y\[1\] " "    17.000     -5.000  R  oExt  y\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.277 " "Data Arrival Time  :    15.277" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.000 " "Data Required Time :    17.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.723  " "Slack              :     1.723 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066153 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918066153 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 14.646 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 14.646" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066154 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918066154 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 14.646  " "Path #1: Hold slack is 14.646 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[15\] " "From Node    : x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[5\] " "To Node      : y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  R  iExt  x\[15\] " "     5.000      5.000  R  iExt  x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 RR    IC  x\[15\]~input\|i " "     5.000      0.000 RR    IC  x\[15\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.581      0.581 RR  CELL  x\[15\]~input\|o " "     5.581      0.581 RR  CELL  x\[15\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.481      0.900 RR    IC  y~99\|datac " "     6.481      0.900 RR    IC  y~99\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.675      0.194 RF  CELL  y~99\|combout " "     6.675      0.194 RF  CELL  y~99\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.441      0.766 FF    IC  y\[5\]~output\|i " "     7.441      0.766 FF    IC  y\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.646      2.205 FF  CELL  y\[5\]~output\|o " "     9.646      2.205 FF  CELL  y\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.646      0.000 FF  CELL  y\[5\] " "     9.646      0.000 FF  CELL  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -5.000     -5.000  F  oExt  y\[5\] " "    -5.000     -5.000  F  oExt  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.646 " "Data Arrival Time  :     9.646" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -5.000 " "Data Required Time :    -5.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.646  " "Slack              :    14.646 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918066155 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1601918066156 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "virtclk (Rise) virtclk (Rise) setup and hold " "From virtclk (Rise) to virtclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1601918066213 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1601918066213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.089 " "Worst-case setup slack is 5.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.089               0.000 virtclk  " "    5.089               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601918066215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 13.050 " "Worst-case hold slack is 13.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.050               0.000 virtclk  " "   13.050               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601918066216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601918066216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601918066218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601918066219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601918066220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.089 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.089" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918066235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.089  " "Path #1: Setup slack is 5.089 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[12\] " "From Node    : x\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[1\] " "To Node      : y\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  F  iExt  x\[12\] " "     5.000      5.000  F  iExt  x\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 FF    IC  x\[12\]~input\|i " "     5.000      0.000 FF    IC  x\[12\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.698      0.698 FF  CELL  x\[12\]~input\|o " "     5.698      0.698 FF  CELL  x\[12\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.196      0.498 FF    IC  Equal0~0\|dataa " "     6.196      0.498 FF    IC  Equal0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.369      0.173 FF  CELL  Equal0~0\|combout " "     6.369      0.173 FF  CELL  Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.674      0.305 FF    IC  Add0~0\|dataa " "     6.674      0.305 FF    IC  Add0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.924      0.250 FR  CELL  Add0~0\|cout " "     6.924      0.250 FR  CELL  Add0~0\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.924      0.000 RR    IC  Add0~2\|cin " "     6.924      0.000 RR    IC  Add0~2\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.958      0.034 RF  CELL  Add0~2\|cout " "     6.958      0.034 RF  CELL  Add0~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.958      0.000 FF    IC  Add0~4\|cin " "     6.958      0.000 FF    IC  Add0~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.992      0.034 FR  CELL  Add0~4\|cout " "     6.992      0.034 FR  CELL  Add0~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.992      0.000 RR    IC  Add0~6\|cin " "     6.992      0.000 RR    IC  Add0~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.226      0.234 RF  CELL  Add0~6\|combout " "     7.226      0.234 RF  CELL  Add0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.366      0.140 FF    IC  LessThan78~1\|dataa " "     7.366      0.140 FF    IC  LessThan78~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.545      0.179 FF  CELL  LessThan78~1\|combout " "     7.545      0.179 FF  CELL  LessThan78~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.759      0.214 FF    IC  LessThan78~2\|datac " "     7.759      0.214 FF    IC  LessThan78~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.892      0.133 FF  CELL  LessThan78~2\|combout " "     7.892      0.133 FF  CELL  LessThan78~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.005      0.113 FF    IC  LessThan78~3\|datac " "     8.005      0.113 FF    IC  LessThan78~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.138      0.133 FF  CELL  LessThan78~3\|combout " "     8.138      0.133 FF  CELL  LessThan78~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.279      0.141 FF    IC  LessThan78~4\|datad " "     8.279      0.141 FF    IC  LessThan78~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.342      0.063 FF  CELL  LessThan78~4\|combout " "     8.342      0.063 FF  CELL  LessThan78~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.492      0.150 FF    IC  LessThan78~5\|dataa " "     8.492      0.150 FF    IC  LessThan78~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.671      0.179 FF  CELL  LessThan78~5\|combout " "     8.671      0.179 FF  CELL  LessThan78~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.204      0.533 FF    IC  y~56\|dataa " "     9.204      0.533 FF    IC  y~56\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.390      0.186 FR  CELL  y~56\|combout " "     9.390      0.186 FR  CELL  y~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.499      0.109 RR    IC  y~57\|datab " "     9.499      0.109 RR    IC  y~57\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.666      0.167 RR  CELL  y~57\|combout " "     9.666      0.167 RR  CELL  y~57\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.757      0.091 RR    IC  y~58\|datad " "     9.757      0.091 RR    IC  y~58\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.825      0.068 RR  CELL  y~58\|combout " "     9.825      0.068 RR  CELL  y~58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.299      0.474 RR    IC  y\[1\]~output\|i " "    10.299      0.474 RR    IC  y\[1\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.911      1.612 RR  CELL  y\[1\]~output\|o " "    11.911      1.612 RR  CELL  y\[1\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.911      0.000 RR  CELL  y\[1\] " "    11.911      0.000 RR  CELL  y\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000     22.000           latch edge time " "    22.000     22.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000      0.000  R        clock network delay " "    22.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.000     -5.000  R  oExt  y\[1\] " "    17.000     -5.000  R  oExt  y\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.911 " "Data Arrival Time  :    11.911" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.000 " "Data Required Time :    17.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.089  " "Slack              :     5.089 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066236 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918066236 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 13.050 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 13.050" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918066238 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 13.050  " "Path #1: Hold slack is 13.050 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[15\] " "From Node    : x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[5\] " "To Node      : y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  R  iExt  x\[15\] " "     5.000      5.000  R  iExt  x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 RR    IC  x\[15\]~input\|i " "     5.000      0.000 RR    IC  x\[15\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.318      0.318 RR  CELL  x\[15\]~input\|o " "     5.318      0.318 RR  CELL  x\[15\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.846      0.528 RR    IC  y~99\|datac " "     5.846      0.528 RR    IC  y~99\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.965      0.119 RF  CELL  y~99\|combout " "     5.965      0.119 RF  CELL  y~99\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.480      0.515 FF    IC  y\[5\]~output\|i " "     6.480      0.515 FF    IC  y\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.050      1.570 FF  CELL  y\[5\]~output\|o " "     8.050      1.570 FF  CELL  y\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.050      0.000 FF  CELL  y\[5\] " "     8.050      0.000 FF  CELL  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -5.000     -5.000  F  oExt  y\[5\] " "    -5.000     -5.000  F  oExt  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.050 " "Data Arrival Time  :     8.050" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -5.000 " "Data Required Time :    -5.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.050  " "Slack              :    13.050 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601918066238 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601918066238 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1601918066536 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1601918066536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 71 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601918066561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  5 14:14:26 2020 " "Processing ended: Mon Oct  5 14:14:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601918066561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601918066561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601918066561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1601918066561 ""}
