(pcb /Users/Daniel/Documents/Arduino/VHS/VHSBase/VHSBase.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.1-3-g963ef8bb5)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  134950 -106600  86950 -106600  86950 -58600  134950 -58600
            134950 -106600)
    )
    (plane GND (polygon B.Cu 0  134950 -106600  134950 -58600  86950 -58600  86950 -106600
            134950 -106600))
    (plane GND (polygon F.Cu 0  134950 -106600  134950 -58600  86950 -58600  86950 -106600
            134950 -106600))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 127)
      (clearance 127.1)
      (clearance 127.1 (type default_smd))
      (clearance 31.75 (type smd_smd))
    )
  )
  (placement
    (component Modules:Arduino_Nano
      (place A1 100975 -63695 front 0 (PN Arduino_Nano_v3.x))
    )
    (component Pin_Headers:Pin_Header_Straight_1x10_Pitch2.54mm
      (place J7 97282 -78486 front 0 (PN Conn_01x10_Female))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (place J1 93646 -73196 front 180 (PN Conn_01x03_Female))
      (place J8 97456 -73196 front 180 (PN Conn_01x03_Female))
      (place SRVO1 132558 -61944 front 0 (PN Conn_01x03_Female))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (place J9 132558 -74644 front 180 (PN Conn_01x02_Female))
      (place J2 89136 -70638 front 0 (PN Conn_01x02_Female))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm::1
      (place J10 132558 -82264 front 180 (PN Conn_01x02_Female))
    )
    (component Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P2.54mm_Vertical
      (place R1 128526 -80710 front 270 (PN R))
    )
    (component Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P2.54mm_Vertical::1
      (place R2 124462 -80710 front 270 (PN R))
    )
    (component Mounting_Holes:MountingHole_3.2mm_M3
      (place H2 90950 -93600 front 0 (PN MountingHole_3.2mm_M3))
      (place H1 130950 -93600 front 0 (PN MountingHole_3.2mm_M3))
    )
    (component Capacitors_THT:CP_Radial_D5.0mm_P2.00mm
      (place C1 91886 -62198 front 180 (PN CP))
    )
    (component Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm
      (place J3 120921 -75105 front 90 (PN Conn_01x04_Female))
      (place J4 120921 -71455 front 90 (PN Conn_01x04_Female))
      (place J11 120921 -64155 front 90 (PN Conn_01x04_Female))
    )
    (component Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm::1
      (place J5 120921 -67805 front 90 (PN Conn_01x04_Female))
      (place J12 120921 -60505 front 90 (PN Conn_01x04_Female))
    )
    (component Pin_Headers:Pin_Header_Straight_1x08_Pitch2.54mm
      (place J6 120200 -104100 front 180 (PN Conn_01x07_Female))
    )
  )
  (library
    (image Modules:Arduino_Nano
      (outline (path signal 50  16750 -42160  -1530 -42160))
      (outline (path signal 50  16750 -42160  16750 4060))
      (outline (path signal 50  -1530 4060  -1530 -42160))
      (outline (path signal 50  -1530 4060  16750 4060))
      (outline (path signal 100  16510 3810  16510 -39370))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  -1270 -39370  -1270 2540))
      (outline (path signal 100  16510 -39370  -1270 -39370))
      (outline (path signal 120  16640 3940  -1400 3940))
      (outline (path signal 120  16640 -39500  16640 3940))
      (outline (path signal 120  -1400 -39500  16640 -39500))
      (outline (path signal 100  3810 -41910  3810 -31750))
      (outline (path signal 100  11430 -41910  3810 -41910))
      (outline (path signal 100  11430 -31750  11430 -41910))
      (outline (path signal 100  3810 -31750  11430 -31750))
      (outline (path signal 120  1270 -36830  -1400 -36830))
      (outline (path signal 120  1270 -1270  1270 -36830))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  13970 -36830  16640 -36830))
      (outline (path signal 120  13970 1270  13970 -36830))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  -1400 3940  -1400 1270))
      (outline (path signal 120  -1400 -1270  -1400 -39500))
      (outline (path signal 120  1270 1270  -1400 1270))
      (outline (path signal 120  1270 -1270  1270 1270))
      (pin Oval[A]Pad_1600x1600_um 16 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 30 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x10_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -24650  1800 1800))
      (outline (path signal 50  -1800 -24650  1800 -24650))
      (outline (path signal 50  -1800 1800  -1800 -24650))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -24190))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  -1330 -24190  1330 -24190))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -24130  -1270 635))
      (outline (path signal 100  1270 -24130  -1270 -24130))
      (outline (path signal 100  1270 1270  1270 -24130))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P2.54mm_Vertical
      (outline (path signal 50  3650 1950  -1950 1950))
      (outline (path signal 50  3650 -1950  3650 1950))
      (outline (path signal 50  -1950 -1950  3650 -1950))
      (outline (path signal 50  -1950 1950  -1950 -1950))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 100  1600 0  1521.69 -494.427  1294.43 -940.456  940.456 -1294.43
            494.427 -1521.69  0 -1600  -494.427 -1521.69  -940.456 -1294.43
            -1294.43 -940.456  -1521.69 -494.427  -1600 0  -1521.69 494.427
            -1294.43 940.456  -940.456 1294.43  -494.427 1521.69  0 1600
            494.427 1521.69  940.456 1294.43  1294.43 940.456  1521.69 494.427
            1600 0))
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P2.54mm_Vertical::1
      (outline (path signal 100  1600 0  1521.69 -494.427  1294.43 -940.456  940.456 -1294.43
            494.427 -1521.69  0 -1600  -494.427 -1521.69  -940.456 -1294.43
            -1294.43 -940.456  -1521.69 -494.427  -1600 0  -1521.69 494.427
            -1294.43 940.456  -940.456 1294.43  -494.427 1521.69  0 1600
            494.427 1521.69  940.456 1294.43  1294.43 940.456  1521.69 494.427
            1600 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 50  -1950 1950  -1950 -1950))
      (outline (path signal 50  -1950 -1950  3650 -1950))
      (outline (path signal 50  3650 -1950  3650 1950))
      (outline (path signal 50  3650 1950  -1950 1950))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
    )
    (image Mounting_Holes:MountingHole_3.2mm_M3
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image Capacitors_THT:CP_Radial_D5.0mm_P2.00mm
      (outline (path signal 50  3850 2850  -1850 2850))
      (outline (path signal 50  3850 -2850  3850 2850))
      (outline (path signal 50  -1850 -2850  3850 -2850))
      (outline (path signal 50  -1850 2850  -1850 -2850))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  3561 354  3561 -354))
      (outline (path signal 120  3521 559  3521 -559))
      (outline (path signal 120  3481 707  3481 -707))
      (outline (path signal 120  3441 829  3441 -829))
      (outline (path signal 120  3401 934  3401 -934))
      (outline (path signal 120  3361 1028  3361 -1028))
      (outline (path signal 120  3321 1112  3321 -1112))
      (outline (path signal 120  3281 1189  3281 -1189))
      (outline (path signal 120  3241 1261  3241 -1261))
      (outline (path signal 120  3201 1327  3201 -1327))
      (outline (path signal 120  3161 1390  3161 -1390))
      (outline (path signal 120  3121 1448  3121 -1448))
      (outline (path signal 120  3081 1504  3081 -1504))
      (outline (path signal 120  3041 1556  3041 -1556))
      (outline (path signal 120  3001 1606  3001 -1606))
      (outline (path signal 120  2961 -980  2961 -1654))
      (outline (path signal 120  2961 1654  2961 980))
      (outline (path signal 120  2921 -980  2921 -1699))
      (outline (path signal 120  2921 1699  2921 980))
      (outline (path signal 120  2881 -980  2881 -1742))
      (outline (path signal 120  2881 1742  2881 980))
      (outline (path signal 120  2841 -980  2841 -1783))
      (outline (path signal 120  2841 1783  2841 980))
      (outline (path signal 120  2801 -980  2801 -1823))
      (outline (path signal 120  2801 1823  2801 980))
      (outline (path signal 120  2761 -980  2761 -1861))
      (outline (path signal 120  2761 1861  2761 980))
      (outline (path signal 120  2721 -980  2721 -1897))
      (outline (path signal 120  2721 1897  2721 980))
      (outline (path signal 120  2681 -980  2681 -1932))
      (outline (path signal 120  2681 1932  2681 980))
      (outline (path signal 120  2641 -980  2641 -1965))
      (outline (path signal 120  2641 1965  2641 980))
      (outline (path signal 120  2601 -980  2601 -1997))
      (outline (path signal 120  2601 1997  2601 980))
      (outline (path signal 120  2561 -980  2561 -2028))
      (outline (path signal 120  2561 2028  2561 980))
      (outline (path signal 120  2521 -980  2521 -2058))
      (outline (path signal 120  2521 2058  2521 980))
      (outline (path signal 120  2481 -980  2481 -2086))
      (outline (path signal 120  2481 2086  2481 980))
      (outline (path signal 120  2441 -980  2441 -2113))
      (outline (path signal 120  2441 2113  2441 980))
      (outline (path signal 120  2401 -980  2401 -2140))
      (outline (path signal 120  2401 2140  2401 980))
      (outline (path signal 120  2361 -980  2361 -2165))
      (outline (path signal 120  2361 2165  2361 980))
      (outline (path signal 120  2321 -980  2321 -2189))
      (outline (path signal 120  2321 2189  2321 980))
      (outline (path signal 120  2281 -980  2281 -2212))
      (outline (path signal 120  2281 2212  2281 980))
      (outline (path signal 120  2241 -980  2241 -2234))
      (outline (path signal 120  2241 2234  2241 980))
      (outline (path signal 120  2201 -980  2201 -2256))
      (outline (path signal 120  2201 2256  2201 980))
      (outline (path signal 120  2161 -980  2161 -2276))
      (outline (path signal 120  2161 2276  2161 980))
      (outline (path signal 120  2121 -980  2121 -2296))
      (outline (path signal 120  2121 2296  2121 980))
      (outline (path signal 120  2081 -980  2081 -2315))
      (outline (path signal 120  2081 2315  2081 980))
      (outline (path signal 120  2041 -980  2041 -2333))
      (outline (path signal 120  2041 2333  2041 980))
      (outline (path signal 120  2001 -980  2001 -2350))
      (outline (path signal 120  2001 2350  2001 980))
      (outline (path signal 120  1961 -980  1961 -2366))
      (outline (path signal 120  1961 2366  1961 980))
      (outline (path signal 120  1921 -980  1921 -2382))
      (outline (path signal 120  1921 2382  1921 980))
      (outline (path signal 120  1881 -980  1881 -2396))
      (outline (path signal 120  1881 2396  1881 980))
      (outline (path signal 120  1841 -980  1841 -2410))
      (outline (path signal 120  1841 2410  1841 980))
      (outline (path signal 120  1801 -980  1801 -2424))
      (outline (path signal 120  1801 2424  1801 980))
      (outline (path signal 120  1761 -980  1761 -2436))
      (outline (path signal 120  1761 2436  1761 980))
      (outline (path signal 120  1721 -980  1721 -2448))
      (outline (path signal 120  1721 2448  1721 980))
      (outline (path signal 120  1680 -980  1680 -2460))
      (outline (path signal 120  1680 2460  1680 980))
      (outline (path signal 120  1640 -980  1640 -2470))
      (outline (path signal 120  1640 2470  1640 980))
      (outline (path signal 120  1600 -980  1600 -2480))
      (outline (path signal 120  1600 2480  1600 980))
      (outline (path signal 120  1560 -980  1560 -2489))
      (outline (path signal 120  1560 2489  1560 980))
      (outline (path signal 120  1520 -980  1520 -2498))
      (outline (path signal 120  1520 2498  1520 980))
      (outline (path signal 120  1480 -980  1480 -2506))
      (outline (path signal 120  1480 2506  1480 980))
      (outline (path signal 120  1440 -980  1440 -2513))
      (outline (path signal 120  1440 2513  1440 980))
      (outline (path signal 120  1400 -980  1400 -2519))
      (outline (path signal 120  1400 2519  1400 980))
      (outline (path signal 120  1360 -980  1360 -2525))
      (outline (path signal 120  1360 2525  1360 980))
      (outline (path signal 120  1320 -980  1320 -2531))
      (outline (path signal 120  1320 2531  1320 980))
      (outline (path signal 120  1280 -980  1280 -2535))
      (outline (path signal 120  1280 2535  1280 980))
      (outline (path signal 120  1240 -980  1240 -2539))
      (outline (path signal 120  1240 2539  1240 980))
      (outline (path signal 120  1200 -980  1200 -2543))
      (outline (path signal 120  1200 2543  1200 980))
      (outline (path signal 120  1160 -980  1160 -2546))
      (outline (path signal 120  1160 2546  1160 980))
      (outline (path signal 120  1120 -980  1120 -2548))
      (outline (path signal 120  1120 2548  1120 980))
      (outline (path signal 120  1080 -980  1080 -2549))
      (outline (path signal 120  1080 2549  1080 980))
      (outline (path signal 120  1040 -980  1040 -2550))
      (outline (path signal 120  1040 2550  1040 980))
      (outline (path signal 120  1000 2550  1000 -2550))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  3500 0  3421.46 -621.725  3190.77 -1204.38  2822.42 -1711.37
            2339.57 -2110.82  1772.54 -2377.64  1156.98 -2495.07  531.547 -2455.72
            -64.448 -2262.07  -593.56 -1926.28  -1022.54 -1469.46  -1324.44 -920.311
            -1480.29 -313.333  -1480.29 313.333  -1324.44 920.311  -1022.54 1469.46
            -593.56 1926.28  -64.448 2262.07  531.547 2455.72  1156.98 2495.07
            1772.54 2377.64  2339.57 2110.82  2822.42 1711.37  3190.77 1204.38
            3421.46 621.725  3500 0))
      (pin Round[A]Pad_1600_um 2 2000 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Pin_Headers:Pin_Header_Straight_1x08_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /SCK
      (pins A1-16 J7-5)
    )
    (net /MISO
      (pins A1-15 J7-7)
    )
    (net +VDC
      (pins A1-30 J1-3 J1-2 J1-1)
    )
    (net /MOSI
      (pins A1-14 J7-6)
    )
    (net GND
      (pins A1-29 A1-4 J7-9 J8-3 J8-2 J8-1 J9-2 J10-2 J2-2 C1-2 J3-1 J4-1 J5-1 J11-1
        J12-1 SRVO1-1)
    )
    (net /XCS
      (pins A1-13 J7-4)
    )
    (net "Net-(A1-Pad28)"
      (pins A1-28)
    )
    (net /XRESET
      (pins A1-12 J7-3)
    )
    (net +5V
      (pins A1-27 J7-10 C1-1 J3-2 J4-2 J5-2 J11-2 J12-2 SRVO1-2)
    )
    (net /XDCS
      (pins A1-11 J7-2)
    )
    (net "Net-(A1-Pad26)"
      (pins A1-26)
    )
    (net "Net-(A1-Pad25)"
      (pins A1-25)
    )
    (net /COL3
      (pins A1-9 R2-2 J6-3)
    )
    (net /SCL
      (pins A1-24 J3-4 J4-4 J5-4 J11-4 J12-4)
    )
    (net /COL2
      (pins A1-8 R1-2 J6-2 SRVO1-3)
    )
    (net /SDA
      (pins A1-23 J3-3 J4-3 J5-3 J11-3 J12-3)
    )
    (net /SDCS
      (pins A1-7 J7-8)
    )
    (net /ROW4
      (pins A1-22 J6-7)
    )
    (net /DREQ
      (pins A1-6 J7-1)
    )
    (net /ROW3
      (pins A1-21 J6-6)
    )
    (net /COL1
      (pins A1-5 J6-1)
    )
    (net /ROW2
      (pins A1-20 J6-5)
    )
    (net /ROW1
      (pins A1-19 J6-4)
    )
    (net "Net-(A1-Pad3)"
      (pins A1-3)
    )
    (net "Net-(A1-Pad18)"
      (pins A1-18)
    )
    (net /RX
      (pins A1-2)
    )
    (net /TX
      (pins A1-1)
    )
    (net "Net-(J9-Pad1)"
      (pins J9-1 R1-1)
    )
    (net "Net-(J10-Pad1)"
      (pins J10-1 R2-1)
    )
    (net +3V3
      (pins A1-17 J2-1)
    )
    (net /D7
      (pins A1-10 J6-8)
    )
    (class kicad_default "" +3V3 /COL1 /COL2 /COL3 /D7 /DREQ /MISO /MOSI /ROW1
      /ROW2 /ROW3 /ROW4 /RX /SCK /SCL /SDA /SDCS /TX /XCS /XDCS /XRESET "Net-(A1-Pad18)"
      "Net-(A1-Pad25)" "Net-(A1-Pad26)" "Net-(A1-Pad28)" "Net-(A1-Pad3)" "Net-(J10-Pad1)"
      "Net-(J9-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 127)
        (clearance 127.1)
      )
    )
    (class Power +5V +VDC GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
