-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/19/2024 11:39:04"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	recop IS
    PORT (
	rf_init : OUT std_logic;
	CLOCK_50 : IN std_logic;
	instruction : OUT std_logic_vector(31 DOWNTO 0);
	pc_count : OUT std_logic_vector(15 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	clr_z_flag : OUT std_logic;
	alu_opsel : OUT std_logic_vector(6 DOWNTO 0);
	rxData : OUT std_logic_vector(15 DOWNTO 0);
	ld_r : OUT std_logic;
	memData : OUT std_logic_vector(15 DOWNTO 0);
	wren : OUT std_logic;
	alu_z : OUT std_logic;
	addrSel : OUT std_logic_vector(1 DOWNTO 0);
	dataSel : OUT std_logic_vector(1 DOWNTO 0);
	opcode : OUT std_logic_vector(5 DOWNTO 0);
	rzData : OUT std_logic_vector(15 DOWNTO 0);
	rf_sel : OUT std_logic_vector(3 DOWNTO 0);
	rx_sel : OUT std_logic_vector(3 DOWNTO 0);
	rz_sel : OUT std_logic_vector(3 DOWNTO 0);
	sip_r : OUT std_logic_vector(9 DOWNTO 0);
	dpcr_wr : OUT std_logic;
	sop_wr : OUT std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	increment : OUT std_logic_vector(3 DOWNTO 0);
	state : OUT std_logic_vector(3 DOWNTO 0);
	present_sz_jmp : OUT std_logic_vector(1 DOWNTO 0);
	clk : OUT std_logic;
	alu_output : OUT std_logic_vector(15 DOWNTO 0);
	am : OUT std_logic_vector(1 DOWNTO 0);
	dpcr : OUT std_logic_vector(31 DOWNTO 0);
	LEDR : OUT std_logic_vector(5 DOWNTO 0);
	operand_out : OUT std_logic_vector(15 DOWNTO 0);
	sop : OUT std_logic_vector(15 DOWNTO 0);
	storedData : OUT std_logic_vector(15 DOWNTO 0)
	);
END recop;

-- Design Ports Information
-- rf_init	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[31]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[30]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[29]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[28]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[27]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[26]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[25]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[24]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[23]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[22]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[21]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[20]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[19]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[18]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[17]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[16]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[15]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[14]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[13]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[12]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[11]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[10]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[9]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[8]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[7]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[6]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[5]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[3]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[0]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[15]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[14]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[13]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[12]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[11]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[10]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[9]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[8]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[6]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[5]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[4]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[3]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[2]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[1]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc_count[0]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clr_z_flag	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_opsel[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_opsel[5]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_opsel[4]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_opsel[3]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_opsel[2]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_opsel[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_opsel[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[15]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[14]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[13]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[12]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[11]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[10]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[9]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[8]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[7]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[6]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[5]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[4]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[3]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[2]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[1]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rxData[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ld_r	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[15]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[14]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[13]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[12]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[11]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[10]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[9]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[8]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[7]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[4]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[3]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- memData[0]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wren	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_z	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addrSel[1]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addrSel[0]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataSel[1]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dataSel[0]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[5]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[4]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[3]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[2]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[1]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- opcode[0]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[15]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[14]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[13]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[12]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[11]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[10]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[9]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[8]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[7]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[5]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[4]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[2]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[1]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rzData[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rf_sel[3]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rf_sel[2]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rf_sel[1]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rf_sel[0]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rx_sel[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rx_sel[2]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rx_sel[1]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rx_sel[0]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rz_sel[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rz_sel[2]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rz_sel[1]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rz_sel[0]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_r[9]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_r[8]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_r[7]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_r[6]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_r[5]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_r[4]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_r[3]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_r[2]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_r[1]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sip_r[0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr_wr	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop_wr	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- increment[3]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- increment[2]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- increment[1]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- increment[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state[2]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- state[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- present_sz_jmp[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- present_sz_jmp[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[15]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[14]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[13]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[12]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[11]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[10]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[9]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[7]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[6]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[5]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[3]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[2]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alu_output[0]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- am[1]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- am[0]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[31]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[30]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[29]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[28]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[27]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[26]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[25]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[24]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[23]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[22]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[21]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[20]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[19]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[18]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[17]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[16]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[15]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[14]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[13]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[12]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[10]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[9]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[8]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[7]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[6]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[5]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[4]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[3]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[1]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dpcr[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[15]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[14]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[13]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[12]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[11]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[10]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[9]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[8]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[7]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[6]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[5]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[4]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[2]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[1]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- operand_out[0]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[15]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[14]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[13]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[12]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[11]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[10]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[8]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[7]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[5]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[4]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[1]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sop[0]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[15]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[14]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[13]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[12]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[11]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[10]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[9]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[8]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[7]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[6]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[4]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[3]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[2]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- storedData[0]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF recop IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_rf_init : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_instruction : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_pc_count : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_clr_z_flag : std_logic;
SIGNAL ww_alu_opsel : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_rxData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ld_r : std_logic;
SIGNAL ww_memData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_wren : std_logic;
SIGNAL ww_alu_z : std_logic;
SIGNAL ww_addrSel : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_dataSel : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_opcode : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_rzData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rf_sel : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_rx_sel : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_rz_sel : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_sip_r : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_dpcr_wr : std_logic;
SIGNAL ww_sop_wr : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_increment : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_state : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_present_sz_jmp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_alu_output : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_am : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_dpcr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_operand_out : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sop : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_storedData : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \inst7|nextState.idle~feeder_combout\ : std_logic;
SIGNAL \inst7|nextState.idle~q\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\ : std_logic;
SIGNAL \inst|Add0~62\ : std_logic;
SIGNAL \inst|Add0~57_sumout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\ : std_logic;
SIGNAL \inst|Add0~58\ : std_logic;
SIGNAL \inst|Add0~54\ : std_logic;
SIGNAL \inst|Add0~50\ : std_logic;
SIGNAL \inst|Add0~45_sumout\ : std_logic;
SIGNAL \inst|Add0~46\ : std_logic;
SIGNAL \inst|Add0~41_sumout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\ : std_logic;
SIGNAL \inst|Add0~42\ : std_logic;
SIGNAL \inst|Add0~38\ : std_logic;
SIGNAL \inst|Add0~33_sumout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\ : std_logic;
SIGNAL \inst|Add0~34\ : std_logic;
SIGNAL \inst|Add0~30\ : std_logic;
SIGNAL \inst|Add0~25_sumout\ : std_logic;
SIGNAL \inst|Add0~26\ : std_logic;
SIGNAL \inst|Add0~21_sumout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a107\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a203\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a139\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a171\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a235\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a215\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a183\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a247\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a151\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a87\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a119\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a117\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a85\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a149\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a213\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a181\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a245\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|Decoder0~0_combout\ : std_logic;
SIGNAL \inst3|regs[0][11]~q\ : std_logic;
SIGNAL \inst3|Decoder0~2_combout\ : std_logic;
SIGNAL \inst3|regs[2][11]~q\ : std_logic;
SIGNAL \inst3|regs[1][11]~feeder_combout\ : std_logic;
SIGNAL \inst3|Decoder0~1_combout\ : std_logic;
SIGNAL \inst3|regs[1][11]~q\ : std_logic;
SIGNAL \inst3|Decoder0~3_combout\ : std_logic;
SIGNAL \inst3|regs[3][11]~q\ : std_logic;
SIGNAL \inst3|Mux36~0_combout\ : std_logic;
SIGNAL \inst3|Decoder0~13_combout\ : std_logic;
SIGNAL \inst3|regs[13][11]~q\ : std_logic;
SIGNAL \inst3|regs[12][11]~feeder_combout\ : std_logic;
SIGNAL \inst3|Decoder0~12_combout\ : std_logic;
SIGNAL \inst3|regs[12][11]~q\ : std_logic;
SIGNAL \inst3|Decoder0~14_combout\ : std_logic;
SIGNAL \inst3|regs[14][11]~q\ : std_logic;
SIGNAL \inst3|regs[15][11]~feeder_combout\ : std_logic;
SIGNAL \inst3|Decoder0~15_combout\ : std_logic;
SIGNAL \inst3|regs[15][11]~q\ : std_logic;
SIGNAL \inst3|Mux36~3_combout\ : std_logic;
SIGNAL \inst3|Decoder0~10_combout\ : std_logic;
SIGNAL \inst3|regs[10][11]~q\ : std_logic;
SIGNAL \inst3|Decoder0~9_combout\ : std_logic;
SIGNAL \inst3|regs[9][11]~q\ : std_logic;
SIGNAL \inst3|Decoder0~11_combout\ : std_logic;
SIGNAL \inst3|regs[11][11]~q\ : std_logic;
SIGNAL \inst3|Mux36~2_combout\ : std_logic;
SIGNAL \inst3|Decoder0~6_combout\ : std_logic;
SIGNAL \inst3|regs[6][11]~q\ : std_logic;
SIGNAL \inst3|Decoder0~4_combout\ : std_logic;
SIGNAL \inst3|regs[4][11]~q\ : std_logic;
SIGNAL \inst3|Decoder0~5_combout\ : std_logic;
SIGNAL \inst3|regs[5][11]~q\ : std_logic;
SIGNAL \inst3|regs[7][11]~feeder_combout\ : std_logic;
SIGNAL \inst3|Decoder0~7_combout\ : std_logic;
SIGNAL \inst3|regs[7][11]~q\ : std_logic;
SIGNAL \inst3|Mux36~1_combout\ : std_logic;
SIGNAL \inst3|Mux36~4_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a125\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a189\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a253\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a157\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a221\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|nextState~17_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|nextState~18_combout\ : std_logic;
SIGNAL \inst7|nextState.decode2~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|Equal5~0_combout\ : std_logic;
SIGNAL \inst7|Mux61~0_combout\ : std_logic;
SIGNAL \inst7|Selector14~0_combout\ : std_logic;
SIGNAL \inst7|nextState.decode3~q\ : std_logic;
SIGNAL \inst7|nextState.storeAluResult~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|Mux46~3_combout\ : std_logic;
SIGNAL \inst7|Mux47~0_combout\ : std_logic;
SIGNAL \inst7|Mux46~0_combout\ : std_logic;
SIGNAL \inst7|Mux46~1_combout\ : std_logic;
SIGNAL \inst7|Mux46~2_combout\ : std_logic;
SIGNAL \inst7|Mux46~4_combout\ : std_logic;
SIGNAL \inst7|Selector24~0_combout\ : std_logic;
SIGNAL \inst7|Mux48~3_combout\ : std_logic;
SIGNAL \inst7|Mux48~4_combout\ : std_logic;
SIGNAL \inst7|Mux48~0_combout\ : std_logic;
SIGNAL \inst7|Mux48~1_combout\ : std_logic;
SIGNAL \inst7|Mux48~2_combout\ : std_logic;
SIGNAL \inst7|Mux48~5_combout\ : std_logic;
SIGNAL \inst7|Selector26~0_combout\ : std_logic;
SIGNAL \inst7|Mux45~1_combout\ : std_logic;
SIGNAL \inst7|Mux45~2_combout\ : std_logic;
SIGNAL \inst7|Mux45~5_combout\ : std_logic;
SIGNAL \inst7|Mux45~3_combout\ : std_logic;
SIGNAL \inst7|Mux45~4_combout\ : std_logic;
SIGNAL \inst7|Mux45~6_combout\ : std_logic;
SIGNAL \inst7|Selector23~0_combout\ : std_logic;
SIGNAL \inst7|Mux47~2_combout\ : std_logic;
SIGNAL \inst7|Mux47~3_combout\ : std_logic;
SIGNAL \inst7|Mux47~1_combout\ : std_logic;
SIGNAL \inst7|Mux47~4_combout\ : std_logic;
SIGNAL \inst7|Mux47~5_combout\ : std_logic;
SIGNAL \inst7|Selector25~0_combout\ : std_logic;
SIGNAL \inst7|rf_sel[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|Mux45~0_combout\ : std_logic;
SIGNAL \inst7|Mux55~0_combout\ : std_logic;
SIGNAL \inst7|Mux55~1_combout\ : std_logic;
SIGNAL \inst7|Mux53~0_combout\ : std_logic;
SIGNAL \inst7|alu_opsel[2]~8_combout\ : std_logic;
SIGNAL \inst7|alu_opsel[2]~7_combout\ : std_logic;
SIGNAL \inst7|alu_opsel[6]~0_combout\ : std_logic;
SIGNAL \inst7|alu_opsel[2]~9_combout\ : std_logic;
SIGNAL \inst7|Mux52~1_combout\ : std_logic;
SIGNAL \inst7|Mux52~0_combout\ : std_logic;
SIGNAL \inst7|Mux52~2_combout\ : std_logic;
SIGNAL \inst7|Mux52~4_combout\ : std_logic;
SIGNAL \inst7|Mux52~3_combout\ : std_logic;
SIGNAL \inst9|Mux4~0_combout\ : std_logic;
SIGNAL \inst7|Mux55~2_combout\ : std_logic;
SIGNAL \inst9|Mux20~0_combout\ : std_logic;
SIGNAL \inst3|regs[12][15]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[12][15]~q\ : std_logic;
SIGNAL \inst3|regs[13][15]~q\ : std_logic;
SIGNAL \inst3|regs[14][15]~q\ : std_logic;
SIGNAL \inst3|regs[15][15]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[15][15]~q\ : std_logic;
SIGNAL \inst3|Mux32~3_combout\ : std_logic;
SIGNAL \inst3|regs[1][15]~q\ : std_logic;
SIGNAL \inst3|regs[0][15]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[0][15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|regs[2][15]~q\ : std_logic;
SIGNAL \inst3|regs[3][15]~q\ : std_logic;
SIGNAL \inst3|Mux32~0_combout\ : std_logic;
SIGNAL \inst3|Decoder0~8_combout\ : std_logic;
SIGNAL \inst3|regs[8][15]~q\ : std_logic;
SIGNAL \inst3|regs[10][15]~q\ : std_logic;
SIGNAL \inst3|regs[11][15]~q\ : std_logic;
SIGNAL \inst3|Mux32~2_combout\ : std_logic;
SIGNAL \inst3|regs[5][15]~q\ : std_logic;
SIGNAL \inst3|regs[7][15]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[7][15]~q\ : std_logic;
SIGNAL \inst3|regs[4][15]~q\ : std_logic;
SIGNAL \inst3|regs[6][15]~q\ : std_logic;
SIGNAL \inst3|Mux32~1_combout\ : std_logic;
SIGNAL \inst3|Mux32~4_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a111\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a143\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a207\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a239\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a175\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|data_input_z[13]~0_combout\ : std_logic;
SIGNAL \inst7|Mux51~0_combout\ : std_logic;
SIGNAL \inst7|alu_opsel[1]~1_combout\ : std_logic;
SIGNAL \inst7|alu_opsel[1]~2_combout\ : std_logic;
SIGNAL \inst7|alu_opsel[5]~6_combout\ : std_logic;
SIGNAL \inst9|Mux0~0_combout\ : std_logic;
SIGNAL \inst7|Mux50~0_combout\ : std_logic;
SIGNAL \inst7|alu_opsel[6]~3_combout\ : std_logic;
SIGNAL \inst7|alu_opsel[6]~4_combout\ : std_logic;
SIGNAL \inst7|alu_opsel[6]~5_combout\ : std_logic;
SIGNAL \inst3|regs[2][14]~q\ : std_logic;
SIGNAL \inst3|regs[10][14]~q\ : std_logic;
SIGNAL \inst3|regs[14][14]~q\ : std_logic;
SIGNAL \inst3|regs[6][14]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[6][14]~q\ : std_logic;
SIGNAL \inst3|Mux33~2_combout\ : std_logic;
SIGNAL \inst3|regs[5][14]~q\ : std_logic;
SIGNAL \inst3|regs[9][14]~q\ : std_logic;
SIGNAL \inst3|regs[13][14]~q\ : std_logic;
SIGNAL \inst3|regs[1][14]~q\ : std_logic;
SIGNAL \inst3|Mux33~1_combout\ : std_logic;
SIGNAL \inst3|regs[8][14]~q\ : std_logic;
SIGNAL \inst3|regs[0][14]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[0][14]~q\ : std_logic;
SIGNAL \inst3|regs[4][14]~q\ : std_logic;
SIGNAL \inst3|Mux33~0_combout\ : std_logic;
SIGNAL \inst3|regs[7][14]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[7][14]~q\ : std_logic;
SIGNAL \inst3|regs[3][14]~q\ : std_logic;
SIGNAL \inst3|regs[15][14]~q\ : std_logic;
SIGNAL \inst3|regs[11][14]~q\ : std_logic;
SIGNAL \inst3|Mux33~3_combout\ : std_logic;
SIGNAL \inst3|Mux33~4_combout\ : std_logic;
SIGNAL \inst3|data_input_z[13]~1_combout\ : std_logic;
SIGNAL \inst9|Mux17~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux1~0_combout\ : std_logic;
SIGNAL \inst3|regs[0][4]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[0][4]~q\ : std_logic;
SIGNAL \inst3|regs[12][4]~q\ : std_logic;
SIGNAL \inst3|regs[4][4]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[4][4]~q\ : std_logic;
SIGNAL \inst3|Mux27~0_combout\ : std_logic;
SIGNAL \inst3|regs[6][4]~q\ : std_logic;
SIGNAL \inst3|regs[14][4]~q\ : std_logic;
SIGNAL \inst3|regs[2][4]~q\ : std_logic;
SIGNAL \inst3|regs[10][4]~q\ : std_logic;
SIGNAL \inst3|Mux27~2_combout\ : std_logic;
SIGNAL \inst3|regs[13][4]~q\ : std_logic;
SIGNAL \inst3|regs[5][4]~q\ : std_logic;
SIGNAL \inst3|regs[1][4]~q\ : std_logic;
SIGNAL \inst3|regs[9][4]~q\ : std_logic;
SIGNAL \inst3|Mux27~1_combout\ : std_logic;
SIGNAL \inst3|regs[3][4]~q\ : std_logic;
SIGNAL \inst3|regs[15][4]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[15][4]~q\ : std_logic;
SIGNAL \inst3|regs[7][4]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[7][4]~q\ : std_logic;
SIGNAL \inst3|regs[11][4]~q\ : std_logic;
SIGNAL \inst3|Mux27~3_combout\ : std_logic;
SIGNAL \inst3|Mux27~4_combout\ : std_logic;
SIGNAL \inst9|Mux27~0_combout\ : std_logic;
SIGNAL \inst9|Mux28~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux29~0_combout\ : std_logic;
SIGNAL \inst9|Mux30~0_combout\ : std_logic;
SIGNAL \inst7|nextState.fetch~q\ : std_logic;
SIGNAL \inst7|Mux1~0_combout\ : std_logic;
SIGNAL \inst7|nextState~26_combout\ : std_logic;
SIGNAL \inst7|nextState~27_combout\ : std_logic;
SIGNAL \inst7|nextState.selStore~q\ : std_logic;
SIGNAL \inst7|nextState.storeData~q\ : std_logic;
SIGNAL \inst7|Selector20~0_combout\ : std_logic;
SIGNAL \inst7|wren~q\ : std_logic;
SIGNAL \inst7|dataSel[1]~0_combout\ : std_logic;
SIGNAL \inst7|Mux59~0_combout\ : std_logic;
SIGNAL \inst7|dataSel[0]~3_combout\ : std_logic;
SIGNAL \inst6|Mux31~0_combout\ : std_logic;
SIGNAL \inst7|dataSel[1]~1_combout\ : std_logic;
SIGNAL \inst7|dataSel[1]~2_combout\ : std_logic;
SIGNAL \inst6|dataOut[6]~0_combout\ : std_logic;
SIGNAL \inst3|regs[8][0]~q\ : std_logic;
SIGNAL \inst3|regs[0][0]~q\ : std_logic;
SIGNAL \inst3|regs[4][0]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[4][0]~q\ : std_logic;
SIGNAL \inst3|Mux47~0_combout\ : std_logic;
SIGNAL \inst3|regs[10][0]~q\ : std_logic;
SIGNAL \inst3|regs[2][0]~q\ : std_logic;
SIGNAL \inst3|regs[6][0]~q\ : std_logic;
SIGNAL \inst3|regs[14][0]~q\ : std_logic;
SIGNAL \inst3|Mux47~2_combout\ : std_logic;
SIGNAL \inst3|regs[9][0]~q\ : std_logic;
SIGNAL \inst3|regs[1][0]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[1][0]~q\ : std_logic;
SIGNAL \inst3|regs[5][0]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[5][0]~q\ : std_logic;
SIGNAL \inst3|regs[13][0]~q\ : std_logic;
SIGNAL \inst3|Mux47~1_combout\ : std_logic;
SIGNAL \inst3|regs[7][0]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[7][0]~q\ : std_logic;
SIGNAL \inst3|regs[15][0]~q\ : std_logic;
SIGNAL \inst3|regs[3][0]~q\ : std_logic;
SIGNAL \inst3|regs[11][0]~q\ : std_logic;
SIGNAL \inst3|Mux47~3_combout\ : std_logic;
SIGNAL \inst3|Mux47~4_combout\ : std_logic;
SIGNAL \inst7|Mux57~0_combout\ : std_logic;
SIGNAL \inst7|Mux58~0_combout\ : std_logic;
SIGNAL \inst7|Mux58~1_combout\ : std_logic;
SIGNAL \inst7|addrSel[0]~3_combout\ : std_logic;
SIGNAL \inst7|addrSel[0]~4_combout\ : std_logic;
SIGNAL \inst7|addrSel[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|Mux15~0_combout\ : std_logic;
SIGNAL \inst7|addrSel[1]~0_combout\ : std_logic;
SIGNAL \inst7|addrSel[1]~1_combout\ : std_logic;
SIGNAL \inst7|addrSel[1]~2_combout\ : std_logic;
SIGNAL \inst6|addrOut[2]~0_combout\ : std_logic;
SIGNAL \inst6|Mux14~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a129\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a225\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a161\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a193\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a97\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a65\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst6|Mux13~0_combout\ : std_logic;
SIGNAL \inst6|Mux12~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a227\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a195\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a163\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a131\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a67\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a99\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst6|Mux11~0_combout\ : std_logic;
SIGNAL \inst6|Mux10~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a101\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a69\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a165\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a197\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a133\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a229\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst6|Mux25~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][7]~q\ : std_logic;
SIGNAL \inst3|regs[5][7]~q\ : std_logic;
SIGNAL \inst3|regs[7][7]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[7][7]~q\ : std_logic;
SIGNAL \inst3|regs[6][7]~q\ : std_logic;
SIGNAL \inst3|Mux24~1_combout\ : std_logic;
SIGNAL \inst3|regs[3][7]~q\ : std_logic;
SIGNAL \inst3|regs[1][7]~q\ : std_logic;
SIGNAL \inst3|regs[2][7]~q\ : std_logic;
SIGNAL \inst3|Mux24~0_combout\ : std_logic;
SIGNAL \inst3|regs[8][7]~q\ : std_logic;
SIGNAL \inst3|regs[11][7]~q\ : std_logic;
SIGNAL \inst3|regs[9][7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|regs[10][7]~q\ : std_logic;
SIGNAL \inst3|Mux24~2_combout\ : std_logic;
SIGNAL \inst3|regs[14][7]~q\ : std_logic;
SIGNAL \inst3|regs[15][7]~q\ : std_logic;
SIGNAL \inst3|regs[12][7]~q\ : std_logic;
SIGNAL \inst3|regs[13][7]~q\ : std_logic;
SIGNAL \inst3|Mux24~3_combout\ : std_logic;
SIGNAL \inst3|Mux24~4_combout\ : std_logic;
SIGNAL \inst9|Mux8~0_combout\ : std_logic;
SIGNAL \inst9|Mux24~0_combout\ : std_logic;
SIGNAL \inst3|regs[0][6]~q\ : std_logic;
SIGNAL \inst3|regs[8][6]~q\ : std_logic;
SIGNAL \inst3|regs[4][6]~q\ : std_logic;
SIGNAL \inst3|regs[12][6]~q\ : std_logic;
SIGNAL \inst3|Mux41~0_combout\ : std_logic;
SIGNAL \inst3|regs[1][6]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[1][6]~q\ : std_logic;
SIGNAL \inst3|regs[9][6]~q\ : std_logic;
SIGNAL \inst3|regs[13][6]~q\ : std_logic;
SIGNAL \inst3|Mux41~1_combout\ : std_logic;
SIGNAL \inst3|regs[3][6]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[3][6]~q\ : std_logic;
SIGNAL \inst3|regs[7][6]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[7][6]~q\ : std_logic;
SIGNAL \inst3|regs[11][6]~q\ : std_logic;
SIGNAL \inst3|regs[15][6]~q\ : std_logic;
SIGNAL \inst3|Mux41~3_combout\ : std_logic;
SIGNAL \inst3|regs[2][6]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[2][6]~q\ : std_logic;
SIGNAL \inst3|regs[6][6]~q\ : std_logic;
SIGNAL \inst3|regs[10][6]~q\ : std_logic;
SIGNAL \inst3|regs[14][6]~q\ : std_logic;
SIGNAL \inst3|Mux41~2_combout\ : std_logic;
SIGNAL \inst3|Mux41~4_combout\ : std_logic;
SIGNAL \inst9|Mux9~0_combout\ : std_logic;
SIGNAL \inst9|Mux10~0_combout\ : std_logic;
SIGNAL \inst9|Add0~2\ : std_logic;
SIGNAL \inst9|Add0~38\ : std_logic;
SIGNAL \inst9|Add0~34\ : std_logic;
SIGNAL \inst9|Add0~29_sumout\ : std_logic;
SIGNAL \inst9|Mux40~0_combout\ : std_logic;
SIGNAL \inst9|Mux40~1_combout\ : std_logic;
SIGNAL \inst9|result[13]~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][8]~q\ : std_logic;
SIGNAL \inst3|regs[8][8]~q\ : std_logic;
SIGNAL \inst3|regs[12][8]~q\ : std_logic;
SIGNAL \inst3|regs[0][8]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[0][8]~q\ : std_logic;
SIGNAL \inst3|Mux39~0_combout\ : std_logic;
SIGNAL \inst3|regs[9][8]~q\ : std_logic;
SIGNAL \inst3|regs[5][8]~q\ : std_logic;
SIGNAL \inst3|regs[1][8]~q\ : std_logic;
SIGNAL \inst3|regs[13][8]~q\ : std_logic;
SIGNAL \inst3|Mux39~1_combout\ : std_logic;
SIGNAL \inst3|regs[15][8]~q\ : std_logic;
SIGNAL \inst3|regs[3][8]~q\ : std_logic;
SIGNAL \inst3|regs[11][8]~q\ : std_logic;
SIGNAL \inst3|Mux39~3_combout\ : std_logic;
SIGNAL \inst3|regs[10][8]~q\ : std_logic;
SIGNAL \inst3|regs[6][8]~q\ : std_logic;
SIGNAL \inst3|regs[14][8]~q\ : std_logic;
SIGNAL \inst3|regs[2][8]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[2][8]~q\ : std_logic;
SIGNAL \inst3|Mux39~2_combout\ : std_logic;
SIGNAL \inst3|Mux39~4_combout\ : std_logic;
SIGNAL \inst6|Mux7~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|regs[0][9]~q\ : std_logic;
SIGNAL \inst3|regs[2][9]~q\ : std_logic;
SIGNAL \inst3|regs[1][9]~q\ : std_logic;
SIGNAL \inst3|regs[3][9]~q\ : std_logic;
SIGNAL \inst3|Mux38~0_combout\ : std_logic;
SIGNAL \inst3|regs[8][9]~q\ : std_logic;
SIGNAL \inst3|regs[9][9]~q\ : std_logic;
SIGNAL \inst3|regs[10][9]~q\ : std_logic;
SIGNAL \inst3|regs[11][9]~q\ : std_logic;
SIGNAL \inst3|Mux38~2_combout\ : std_logic;
SIGNAL \inst3|regs[7][9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|regs[5][9]~q\ : std_logic;
SIGNAL \inst3|regs[4][9]~q\ : std_logic;
SIGNAL \inst3|regs[6][9]~q\ : std_logic;
SIGNAL \inst3|Mux38~1_combout\ : std_logic;
SIGNAL \inst3|regs[12][9]~q\ : std_logic;
SIGNAL \inst3|regs[13][9]~q\ : std_logic;
SIGNAL \inst3|regs[14][9]~q\ : std_logic;
SIGNAL \inst3|Mux38~3_combout\ : std_logic;
SIGNAL \inst3|Mux38~4_combout\ : std_logic;
SIGNAL \inst6|Mux6~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst6|Mux21~0_combout\ : std_logic;
SIGNAL \inst6|Mux4~0_combout\ : std_logic;
SIGNAL \inst6|Mux20~0_combout\ : std_logic;
SIGNAL \inst9|Mux21~0_combout\ : std_logic;
SIGNAL \inst9|Mux5~0_combout\ : std_logic;
SIGNAL \inst9|Mux6~0_combout\ : std_logic;
SIGNAL \inst9|Mux7~0_combout\ : std_logic;
SIGNAL \inst9|Add0~30\ : std_logic;
SIGNAL \inst9|Add0~26\ : std_logic;
SIGNAL \inst9|Add0~22\ : std_logic;
SIGNAL \inst9|Add0~41_sumout\ : std_logic;
SIGNAL \inst9|Mux37~0_combout\ : std_logic;
SIGNAL \inst9|Mux37~1_combout\ : std_logic;
SIGNAL \inst9|result[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Mux5~0_combout\ : std_logic;
SIGNAL \inst3|Mux5~1_combout\ : std_logic;
SIGNAL \inst3|data_input_z[13]~2_combout\ : std_logic;
SIGNAL \inst3|regs~5_combout\ : std_logic;
SIGNAL \inst3|regs[0][10]~q\ : std_logic;
SIGNAL \inst3|regs[4][10]~q\ : std_logic;
SIGNAL \inst3|regs[12][10]~q\ : std_logic;
SIGNAL \inst3|regs[8][10]~q\ : std_logic;
SIGNAL \inst3|Mux37~0_combout\ : std_logic;
SIGNAL \inst3|regs[15][10]~q\ : std_logic;
SIGNAL \inst3|regs[3][10]~q\ : std_logic;
SIGNAL \inst3|regs[7][10]~q\ : std_logic;
SIGNAL \inst3|regs[11][10]~q\ : std_logic;
SIGNAL \inst3|Mux37~3_combout\ : std_logic;
SIGNAL \inst3|regs[6][10]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[6][10]~q\ : std_logic;
SIGNAL \inst3|regs[2][10]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[2][10]~q\ : std_logic;
SIGNAL \inst3|regs[14][10]~q\ : std_logic;
SIGNAL \inst3|regs[10][10]~q\ : std_logic;
SIGNAL \inst3|Mux37~2_combout\ : std_logic;
SIGNAL \inst3|regs[5][10]~q\ : std_logic;
SIGNAL \inst3|regs[1][10]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[1][10]~q\ : std_logic;
SIGNAL \inst3|regs[9][10]~q\ : std_logic;
SIGNAL \inst3|regs[13][10]~q\ : std_logic;
SIGNAL \inst3|Mux37~1_combout\ : std_logic;
SIGNAL \inst3|Mux37~4_combout\ : std_logic;
SIGNAL \inst6|Mux5~0_combout\ : std_logic;
SIGNAL \inst6|Mux24~0_combout\ : std_logic;
SIGNAL \inst3|Mux8~0_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \inst8|sip_r[7]~feeder_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \inst3|data_input_z[7]~3_combout\ : std_logic;
SIGNAL \inst3|regs~8_combout\ : std_logic;
SIGNAL \inst3|regs[0][7]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[0][7]~q\ : std_logic;
SIGNAL \inst3|Mux40~0_combout\ : std_logic;
SIGNAL \inst3|regs[9][7]~q\ : std_logic;
SIGNAL \inst3|Mux40~2_combout\ : std_logic;
SIGNAL \inst3|Mux40~3_combout\ : std_logic;
SIGNAL \inst3|Mux40~1_combout\ : std_logic;
SIGNAL \inst3|Mux40~4_combout\ : std_logic;
SIGNAL \inst6|Mux8~0_combout\ : std_logic;
SIGNAL \inst9|Mux25~0_combout\ : std_logic;
SIGNAL \inst9|Add0~33_sumout\ : std_logic;
SIGNAL \inst9|Mux41~0_combout\ : std_logic;
SIGNAL \inst9|Mux41~1_combout\ : std_logic;
SIGNAL \inst3|Mux9~0_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \inst8|sip_r[6]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs~9_combout\ : std_logic;
SIGNAL \inst3|regs[5][6]~q\ : std_logic;
SIGNAL \inst3|Mux25~1_combout\ : std_logic;
SIGNAL \inst3|Mux25~2_combout\ : std_logic;
SIGNAL \inst3|Mux25~0_combout\ : std_logic;
SIGNAL \inst3|Mux25~3_combout\ : std_logic;
SIGNAL \inst3|Mux25~4_combout\ : std_logic;
SIGNAL \inst6|Mux9~0_combout\ : std_logic;
SIGNAL \inst6|Mux30~0_combout\ : std_logic;
SIGNAL \inst9|Mux15~0_combout\ : std_logic;
SIGNAL \inst9|Add0~66_cout\ : std_logic;
SIGNAL \inst9|Add0~53_sumout\ : std_logic;
SIGNAL \inst9|Mux31~0_combout\ : std_logic;
SIGNAL \inst9|Mux47~0_combout\ : std_logic;
SIGNAL \inst9|Mux47~1_combout\ : std_logic;
SIGNAL \inst9|alu_result[0]~feeder_combout\ : std_logic;
SIGNAL \inst3|Mux15~0_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \inst3|regs~15_combout\ : std_logic;
SIGNAL \inst3|regs[12][0]~q\ : std_logic;
SIGNAL \inst3|regs[0][0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Mux31~0_combout\ : std_logic;
SIGNAL \inst3|Mux31~3_combout\ : std_logic;
SIGNAL \inst3|Mux31~2_combout\ : std_logic;
SIGNAL \inst3|Mux31~1_combout\ : std_logic;
SIGNAL \inst3|Mux31~4_combout\ : std_logic;
SIGNAL \inst9|Add0~54\ : std_logic;
SIGNAL \inst9|Add0~49_sumout\ : std_logic;
SIGNAL \inst9|Mux46~0_combout\ : std_logic;
SIGNAL \inst9|Mux46~1_combout\ : std_logic;
SIGNAL \inst3|Mux14~0_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \inst8|sip_r[1]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs~14_combout\ : std_logic;
SIGNAL \inst3|regs[12][1]~q\ : std_logic;
SIGNAL \inst3|regs[13][1]~q\ : std_logic;
SIGNAL \inst3|regs[15][1]~q\ : std_logic;
SIGNAL \inst3|regs[14][1]~q\ : std_logic;
SIGNAL \inst3|Mux46~3_combout\ : std_logic;
SIGNAL \inst3|regs[1][1]~q\ : std_logic;
SIGNAL \inst3|regs[2][1]~q\ : std_logic;
SIGNAL \inst3|regs[3][1]~q\ : std_logic;
SIGNAL \inst3|regs[0][1]~q\ : std_logic;
SIGNAL \inst3|Mux46~0_combout\ : std_logic;
SIGNAL \inst3|regs[6][1]~q\ : std_logic;
SIGNAL \inst3|regs[7][1]~q\ : std_logic;
SIGNAL \inst3|regs[4][1]~q\ : std_logic;
SIGNAL \inst3|regs[5][1]~q\ : std_logic;
SIGNAL \inst3|Mux46~1_combout\ : std_logic;
SIGNAL \inst3|regs[10][1]~q\ : std_logic;
SIGNAL \inst3|regs[8][1]~q\ : std_logic;
SIGNAL \inst3|regs[11][1]~q\ : std_logic;
SIGNAL \inst3|regs[9][1]~q\ : std_logic;
SIGNAL \inst3|Mux46~2_combout\ : std_logic;
SIGNAL \inst3|Mux46~4_combout\ : std_logic;
SIGNAL \inst9|Mux14~0_combout\ : std_logic;
SIGNAL \inst9|Add0~50\ : std_logic;
SIGNAL \inst9|Add0~5_sumout\ : std_logic;
SIGNAL \inst9|Mux45~0_combout\ : std_logic;
SIGNAL \inst9|Mux45~1_combout\ : std_logic;
SIGNAL \inst6|Mux29~0_combout\ : std_logic;
SIGNAL \inst6|Mux28~0_combout\ : std_logic;
SIGNAL \inst3|Mux13~0_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \inst8|sip_r[2]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs~13_combout\ : std_logic;
SIGNAL \inst3|regs[4][2]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[4][2]~q\ : std_logic;
SIGNAL \inst3|regs[0][2]~q\ : std_logic;
SIGNAL \inst3|regs[8][2]~q\ : std_logic;
SIGNAL \inst3|regs[12][2]~q\ : std_logic;
SIGNAL \inst3|Mux45~0_combout\ : std_logic;
SIGNAL \inst3|regs[2][2]~q\ : std_logic;
SIGNAL \inst3|regs[10][2]~q\ : std_logic;
SIGNAL \inst3|regs[14][2]~q\ : std_logic;
SIGNAL \inst3|regs[6][2]~q\ : std_logic;
SIGNAL \inst3|Mux45~2_combout\ : std_logic;
SIGNAL \inst3|regs[9][2]~q\ : std_logic;
SIGNAL \inst3|regs[1][2]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[1][2]~q\ : std_logic;
SIGNAL \inst3|regs[5][2]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[5][2]~q\ : std_logic;
SIGNAL \inst3|regs[13][2]~q\ : std_logic;
SIGNAL \inst3|Mux45~1_combout\ : std_logic;
SIGNAL \inst3|regs[15][2]~q\ : std_logic;
SIGNAL \inst3|regs[3][2]~q\ : std_logic;
SIGNAL \inst3|regs[7][2]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[7][2]~q\ : std_logic;
SIGNAL \inst3|regs[11][2]~q\ : std_logic;
SIGNAL \inst3|Mux45~3_combout\ : std_logic;
SIGNAL \inst3|Mux45~4_combout\ : std_logic;
SIGNAL \inst9|Mux13~0_combout\ : std_logic;
SIGNAL \inst9|Add0~6\ : std_logic;
SIGNAL \inst9|Add0~45_sumout\ : std_logic;
SIGNAL \inst9|Mux44~0_combout\ : std_logic;
SIGNAL \inst9|Mux44~1_combout\ : std_logic;
SIGNAL \inst3|Mux12~0_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \inst3|regs~12_combout\ : std_logic;
SIGNAL \inst3|regs[15][3]~q\ : std_logic;
SIGNAL \inst3|regs[12][3]~q\ : std_logic;
SIGNAL \inst3|regs[13][3]~q\ : std_logic;
SIGNAL \inst3|regs[14][3]~q\ : std_logic;
SIGNAL \inst3|Mux44~3_combout\ : std_logic;
SIGNAL \inst3|regs[9][3]~q\ : std_logic;
SIGNAL \inst3|regs[8][3]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[8][3]~q\ : std_logic;
SIGNAL \inst3|regs[10][3]~q\ : std_logic;
SIGNAL \inst3|regs[11][3]~q\ : std_logic;
SIGNAL \inst3|Mux44~2_combout\ : std_logic;
SIGNAL \inst3|regs[0][3]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[0][3]~q\ : std_logic;
SIGNAL \inst3|regs[1][3]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[1][3]~q\ : std_logic;
SIGNAL \inst3|regs[2][3]~q\ : std_logic;
SIGNAL \inst3|regs[3][3]~q\ : std_logic;
SIGNAL \inst3|Mux44~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][3]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[4][3]~q\ : std_logic;
SIGNAL \inst3|regs[7][3]~q\ : std_logic;
SIGNAL \inst3|regs[6][3]~q\ : std_logic;
SIGNAL \inst3|regs[5][3]~q\ : std_logic;
SIGNAL \inst3|Mux44~1_combout\ : std_logic;
SIGNAL \inst3|Mux44~4_combout\ : std_logic;
SIGNAL \inst9|Mux12~0_combout\ : std_logic;
SIGNAL \inst9|Add0~46\ : std_logic;
SIGNAL \inst9|Add0~1_sumout\ : std_logic;
SIGNAL \inst9|Mux43~0_combout\ : std_logic;
SIGNAL \inst9|Mux43~1_combout\ : std_logic;
SIGNAL \inst6|Mux27~0_combout\ : std_logic;
SIGNAL \inst6|Mux26~0_combout\ : std_logic;
SIGNAL \inst3|Mux11~0_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \inst8|sip_r[4]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs~11_combout\ : std_logic;
SIGNAL \inst3|regs[8][4]~q\ : std_logic;
SIGNAL \inst3|regs[0][4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Mux43~0_combout\ : std_logic;
SIGNAL \inst3|Mux43~1_combout\ : std_logic;
SIGNAL \inst3|Mux43~3_combout\ : std_logic;
SIGNAL \inst3|Mux43~2_combout\ : std_logic;
SIGNAL \inst3|Mux43~4_combout\ : std_logic;
SIGNAL \inst9|Mux11~0_combout\ : std_logic;
SIGNAL \inst9|LessThan0~4_combout\ : std_logic;
SIGNAL \inst9|LessThan0~1_combout\ : std_logic;
SIGNAL \inst9|LessThan0~2_combout\ : std_logic;
SIGNAL \inst9|LessThan0~3_combout\ : std_logic;
SIGNAL \inst9|Mux26~0_combout\ : std_logic;
SIGNAL \inst9|LessThan0~5_combout\ : std_logic;
SIGNAL \inst9|LessThan0~0_combout\ : std_logic;
SIGNAL \inst9|LessThan0~6_combout\ : std_logic;
SIGNAL \inst9|Mux23~0_combout\ : std_logic;
SIGNAL \inst9|Mux22~0_combout\ : std_logic;
SIGNAL \inst9|LessThan0~7_combout\ : std_logic;
SIGNAL \inst9|LessThan0~10_combout\ : std_logic;
SIGNAL \inst3|regs[6][13]~q\ : std_logic;
SIGNAL \inst3|regs[7][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|regs[4][13]~q\ : std_logic;
SIGNAL \inst3|regs[5][13]~q\ : std_logic;
SIGNAL \inst3|Mux34~1_combout\ : std_logic;
SIGNAL \inst3|regs[8][13]~q\ : std_logic;
SIGNAL \inst3|regs[10][13]~q\ : std_logic;
SIGNAL \inst3|regs[9][13]~q\ : std_logic;
SIGNAL \inst3|regs[11][13]~q\ : std_logic;
SIGNAL \inst3|Mux34~2_combout\ : std_logic;
SIGNAL \inst3|regs[1][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|regs[0][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|regs[2][13]~q\ : std_logic;
SIGNAL \inst3|regs[3][13]~q\ : std_logic;
SIGNAL \inst3|Mux34~0_combout\ : std_logic;
SIGNAL \inst3|regs[13][13]~q\ : std_logic;
SIGNAL \inst3|regs[12][13]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[12][13]~q\ : std_logic;
SIGNAL \inst3|regs[15][13]~q\ : std_logic;
SIGNAL \inst3|Mux34~3_combout\ : std_logic;
SIGNAL \inst3|Mux34~4_combout\ : std_logic;
SIGNAL \inst9|Mux2~0_combout\ : std_logic;
SIGNAL \inst9|Mux18~0_combout\ : std_logic;
SIGNAL \inst3|regs[8][12]~q\ : std_logic;
SIGNAL \inst3|regs[4][12]~q\ : std_logic;
SIGNAL \inst3|regs[12][12]~q\ : std_logic;
SIGNAL \inst3|regs[0][12]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[0][12]~q\ : std_logic;
SIGNAL \inst3|Mux35~0_combout\ : std_logic;
SIGNAL \inst3|regs[9][12]~q\ : std_logic;
SIGNAL \inst3|regs[5][12]~q\ : std_logic;
SIGNAL \inst3|regs[1][12]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[1][12]~q\ : std_logic;
SIGNAL \inst3|regs[13][12]~q\ : std_logic;
SIGNAL \inst3|Mux35~1_combout\ : std_logic;
SIGNAL \inst3|regs[6][12]~q\ : std_logic;
SIGNAL \inst3|regs[10][12]~q\ : std_logic;
SIGNAL \inst3|regs[2][12]~q\ : std_logic;
SIGNAL \inst3|regs[14][12]~q\ : std_logic;
SIGNAL \inst3|Mux35~2_combout\ : std_logic;
SIGNAL \inst3|regs[3][12]~q\ : std_logic;
SIGNAL \inst3|regs[7][12]~q\ : std_logic;
SIGNAL \inst3|regs[15][12]~q\ : std_logic;
SIGNAL \inst3|Mux35~3_combout\ : std_logic;
SIGNAL \inst3|Mux35~4_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux3~0_combout\ : std_logic;
SIGNAL \inst9|Mux19~0_combout\ : std_logic;
SIGNAL \inst9|Add0~42\ : std_logic;
SIGNAL \inst9|Add0~18\ : std_logic;
SIGNAL \inst9|Add0~13_sumout\ : std_logic;
SIGNAL \inst9|Mux35~0_combout\ : std_logic;
SIGNAL \inst9|Mux35~1_combout\ : std_logic;
SIGNAL \inst6|Mux19~0_combout\ : std_logic;
SIGNAL \inst6|Mux18~0_combout\ : std_logic;
SIGNAL \inst3|Mux3~0_combout\ : std_logic;
SIGNAL \inst3|Mux3~1_combout\ : std_logic;
SIGNAL \inst3|regs~3_combout\ : std_logic;
SIGNAL \inst3|regs[11][12]~q\ : std_logic;
SIGNAL \inst3|Mux19~3_combout\ : std_logic;
SIGNAL \inst3|Mux19~0_combout\ : std_logic;
SIGNAL \inst3|Mux19~1_combout\ : std_logic;
SIGNAL \inst3|Mux19~2_combout\ : std_logic;
SIGNAL \inst3|Mux19~4_combout\ : std_logic;
SIGNAL \inst9|Add0~14\ : std_logic;
SIGNAL \inst9|Add0~9_sumout\ : std_logic;
SIGNAL \inst9|Mux34~2_combout\ : std_logic;
SIGNAL \inst9|Mux34~3_combout\ : std_logic;
SIGNAL \inst3|Mux2~0_combout\ : std_logic;
SIGNAL \inst3|Mux2~1_combout\ : std_logic;
SIGNAL \inst3|regs~2_combout\ : std_logic;
SIGNAL \inst3|regs[14][13]~q\ : std_logic;
SIGNAL \inst3|Mux18~3_combout\ : std_logic;
SIGNAL \inst3|Mux18~2_combout\ : std_logic;
SIGNAL \inst3|regs[1][13]~q\ : std_logic;
SIGNAL \inst3|regs[0][13]~q\ : std_logic;
SIGNAL \inst3|Mux18~0_combout\ : std_logic;
SIGNAL \inst3|regs[7][13]~q\ : std_logic;
SIGNAL \inst3|Mux18~1_combout\ : std_logic;
SIGNAL \inst3|Mux18~4_combout\ : std_logic;
SIGNAL \inst9|LessThan0~8_combout\ : std_logic;
SIGNAL \inst9|LessThan0~9_combout\ : std_logic;
SIGNAL \inst9|LessThan0~11_combout\ : std_logic;
SIGNAL \inst9|LessThan0~12_combout\ : std_logic;
SIGNAL \inst9|LessThan0~13_combout\ : std_logic;
SIGNAL \inst9|LessThan0~15_combout\ : std_logic;
SIGNAL \inst9|LessThan0~16_combout\ : std_logic;
SIGNAL \inst9|LessThan0~14_combout\ : std_logic;
SIGNAL \inst9|LessThan0~17_combout\ : std_logic;
SIGNAL \inst9|Mux34~1_combout\ : std_logic;
SIGNAL \inst9|Add0~10\ : std_logic;
SIGNAL \inst9|Add0~57_sumout\ : std_logic;
SIGNAL \inst9|Mux33~0_combout\ : std_logic;
SIGNAL \inst9|Mux33~1_combout\ : std_logic;
SIGNAL \inst6|Mux17~0_combout\ : std_logic;
SIGNAL \inst6|Mux16~0_combout\ : std_logic;
SIGNAL \inst|Add0~22\ : std_logic;
SIGNAL \inst|Add0~18\ : std_logic;
SIGNAL \inst|Add0~14\ : std_logic;
SIGNAL \inst|Add0~10\ : std_logic;
SIGNAL \inst|Add0~6\ : std_logic;
SIGNAL \inst|Add0~1_sumout\ : std_logic;
SIGNAL \inst|out_count~0_combout\ : std_logic;
SIGNAL \inst7|Mux56~0_combout\ : std_logic;
SIGNAL \inst9|Equal0~2_combout\ : std_logic;
SIGNAL \inst9|Add0~37_sumout\ : std_logic;
SIGNAL \inst9|Mux42~0_combout\ : std_logic;
SIGNAL \inst9|Mux42~1_combout\ : std_logic;
SIGNAL \inst9|Equal0~1_combout\ : std_logic;
SIGNAL \inst9|Add0~25_sumout\ : std_logic;
SIGNAL \inst9|Mux39~0_combout\ : std_logic;
SIGNAL \inst9|Mux39~1_combout\ : std_logic;
SIGNAL \inst9|Add0~21_sumout\ : std_logic;
SIGNAL \inst9|Mux38~0_combout\ : std_logic;
SIGNAL \inst9|Mux38~1_combout\ : std_logic;
SIGNAL \inst9|Equal0~0_combout\ : std_logic;
SIGNAL \inst9|Equal0~3_combout\ : std_logic;
SIGNAL \inst9|z_flag~q\ : std_logic;
SIGNAL \inst7|Equal3~0_combout\ : std_logic;
SIGNAL \inst6|process_0~0_combout\ : std_logic;
SIGNAL \inst6|process_0~2_combout\ : std_logic;
SIGNAL \inst6|process_0~1_combout\ : std_logic;
SIGNAL \inst6|process_0~3_combout\ : std_logic;
SIGNAL \inst6|process_0~4_combout\ : std_logic;
SIGNAL \inst7|Selector0~0_combout\ : std_logic;
SIGNAL \inst7|increment[2]~0_combout\ : std_logic;
SIGNAL \inst7|Selector0~1_combout\ : std_logic;
SIGNAL \inst7|increment[3]~2_combout\ : std_logic;
SIGNAL \inst7|increment[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|out_count[4]~1_combout\ : std_logic;
SIGNAL \inst7|ld_r~0_combout\ : std_logic;
SIGNAL \inst7|nextState~19_combout\ : std_logic;
SIGNAL \inst7|nextState~28_combout\ : std_logic;
SIGNAL \inst7|nextState.getMemData~q\ : std_logic;
SIGNAL \inst7|nextState.getMemData2~q\ : std_logic;
SIGNAL \inst7|nextState.writeData~q\ : std_logic;
SIGNAL \inst7|Selector5~0_combout\ : std_logic;
SIGNAL \inst7|Selector5~1_combout\ : std_logic;
SIGNAL \inst7|stateOut[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|Selector6~1_combout\ : std_logic;
SIGNAL \inst7|Selector7~0_combout\ : std_logic;
SIGNAL \inst7|Selector7~1_combout\ : std_logic;
SIGNAL \inst7|Selector8~1_combout\ : std_logic;
SIGNAL \inst7|Selector4~0_combout\ : std_logic;
SIGNAL \inst|out_count[15]~2_combout\ : std_logic;
SIGNAL \inst|out_count[15]~3_combout\ : std_logic;
SIGNAL \inst3|Mux1~0_combout\ : std_logic;
SIGNAL \inst3|Mux1~1_combout\ : std_logic;
SIGNAL \inst3|regs~1_combout\ : std_logic;
SIGNAL \inst3|regs[12][14]~q\ : std_logic;
SIGNAL \inst3|Mux17~0_combout\ : std_logic;
SIGNAL \inst3|Mux17~2_combout\ : std_logic;
SIGNAL \inst3|Mux17~1_combout\ : std_logic;
SIGNAL \inst3|Mux17~3_combout\ : std_logic;
SIGNAL \inst3|Mux17~4_combout\ : std_logic;
SIGNAL \inst9|Add0~58\ : std_logic;
SIGNAL \inst9|Add0~61_sumout\ : std_logic;
SIGNAL \inst9|Mux32~0_combout\ : std_logic;
SIGNAL \inst3|Mux0~0_combout\ : std_logic;
SIGNAL \inst3|Mux0~1_combout\ : std_logic;
SIGNAL \inst3|regs~0_combout\ : std_logic;
SIGNAL \inst3|regs[9][15]~q\ : std_logic;
SIGNAL \inst3|Mux16~2_combout\ : std_logic;
SIGNAL \inst3|regs[0][15]~q\ : std_logic;
SIGNAL \inst3|Mux16~0_combout\ : std_logic;
SIGNAL \inst3|Mux16~3_combout\ : std_logic;
SIGNAL \inst3|Mux16~1_combout\ : std_logic;
SIGNAL \inst3|Mux16~4_combout\ : std_logic;
SIGNAL \inst9|Mux16~0_combout\ : std_logic;
SIGNAL \inst9|Mux34~0_combout\ : std_logic;
SIGNAL \inst9|Add0~17_sumout\ : std_logic;
SIGNAL \inst9|Mux36~0_combout\ : std_logic;
SIGNAL \inst9|Mux36~1_combout\ : std_logic;
SIGNAL \inst3|Mux4~0_combout\ : std_logic;
SIGNAL \inst3|Mux4~1_combout\ : std_logic;
SIGNAL \inst3|regs~4_combout\ : std_logic;
SIGNAL \inst3|regs[8][11]~q\ : std_logic;
SIGNAL \inst3|Mux20~2_combout\ : std_logic;
SIGNAL \inst3|Mux20~1_combout\ : std_logic;
SIGNAL \inst3|Mux20~3_combout\ : std_logic;
SIGNAL \inst3|Mux20~0_combout\ : std_logic;
SIGNAL \inst3|Mux20~4_combout\ : std_logic;
SIGNAL \inst|Add0~17_sumout\ : std_logic;
SIGNAL \inst|out_count~7_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|Mux21~3_combout\ : std_logic;
SIGNAL \inst3|Mux21~2_combout\ : std_logic;
SIGNAL \inst3|Mux21~0_combout\ : std_logic;
SIGNAL \inst3|Mux21~1_combout\ : std_logic;
SIGNAL \inst3|Mux21~4_combout\ : std_logic;
SIGNAL \inst|out_count~8_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a73\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a105\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a169\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a137\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a201\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a233\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst6|Mux23~0_combout\ : std_logic;
SIGNAL \inst6|Mux22~0_combout\ : std_logic;
SIGNAL \inst3|Mux6~0_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \inst8|sip_r[9]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs~6_combout\ : std_logic;
SIGNAL \inst3|regs[15][9]~q\ : std_logic;
SIGNAL \inst3|Mux22~3_combout\ : std_logic;
SIGNAL \inst3|Mux22~0_combout\ : std_logic;
SIGNAL \inst3|Mux22~1_combout\ : std_logic;
SIGNAL \inst3|Mux22~2_combout\ : std_logic;
SIGNAL \inst3|Mux22~4_combout\ : std_logic;
SIGNAL \inst|out_count~9_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|nextState~22_combout\ : std_logic;
SIGNAL \inst7|nextState~21_combout\ : std_logic;
SIGNAL \inst7|nextState~20_combout\ : std_logic;
SIGNAL \inst7|nextState~23_combout\ : std_logic;
SIGNAL \inst7|nextState~24_combout\ : std_logic;
SIGNAL \inst7|nextState~25_combout\ : std_logic;
SIGNAL \inst7|nextState.execution~q\ : std_logic;
SIGNAL \inst7|Selector16~0_combout\ : std_logic;
SIGNAL \inst7|nextState.loadAluResult~q\ : std_logic;
SIGNAL \inst7|Selector6~0_combout\ : std_logic;
SIGNAL \inst7|Selector8~2_combout\ : std_logic;
SIGNAL \inst7|nextState.storeAluResult~q\ : std_logic;
SIGNAL \inst7|Selector8~3_combout\ : std_logic;
SIGNAL \inst7|Selector8~0_combout\ : std_logic;
SIGNAL \inst7|Selector8~4_combout\ : std_logic;
SIGNAL \inst7|ld_r~q\ : std_logic;
SIGNAL \inst3|Mux7~0_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \inst8|sip_r[8]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs~7_combout\ : std_logic;
SIGNAL \inst3|regs[7][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Mux23~3_combout\ : std_logic;
SIGNAL \inst3|Mux23~2_combout\ : std_logic;
SIGNAL \inst3|Mux23~0_combout\ : std_logic;
SIGNAL \inst3|Mux23~1_combout\ : std_logic;
SIGNAL \inst3|Mux23~4_combout\ : std_logic;
SIGNAL \inst|Add0~29_sumout\ : std_logic;
SIGNAL \inst|out_count~10_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a135\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a231\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a167\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a199\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a103\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a71\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|out_count~11_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|Add0~37_sumout\ : std_logic;
SIGNAL \inst|out_count~12_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|regs[12][5]~q\ : std_logic;
SIGNAL \inst3|regs[13][5]~q\ : std_logic;
SIGNAL \inst3|regs[15][5]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[15][5]~q\ : std_logic;
SIGNAL \inst3|regs[14][5]~q\ : std_logic;
SIGNAL \inst3|Mux42~3_combout\ : std_logic;
SIGNAL \inst3|regs[10][5]~q\ : std_logic;
SIGNAL \inst3|regs[8][5]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[8][5]~q\ : std_logic;
SIGNAL \inst3|regs[11][5]~q\ : std_logic;
SIGNAL \inst3|regs[9][5]~q\ : std_logic;
SIGNAL \inst3|Mux42~2_combout\ : std_logic;
SIGNAL \inst3|regs[6][5]~q\ : std_logic;
SIGNAL \inst3|regs[7][5]~q\ : std_logic;
SIGNAL \inst3|regs[5][5]~q\ : std_logic;
SIGNAL \inst3|regs[4][5]~q\ : std_logic;
SIGNAL \inst3|Mux42~1_combout\ : std_logic;
SIGNAL \inst3|regs[2][5]~q\ : std_logic;
SIGNAL \inst3|regs[1][5]~q\ : std_logic;
SIGNAL \inst3|regs[3][5]~q\ : std_logic;
SIGNAL \inst3|Mux42~0_combout\ : std_logic;
SIGNAL \inst3|Mux42~4_combout\ : std_logic;
SIGNAL \inst3|Mux10~0_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \inst8|sip_r[5]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs~10_combout\ : std_logic;
SIGNAL \inst3|regs[0][5]~q\ : std_logic;
SIGNAL \inst3|Mux26~0_combout\ : std_logic;
SIGNAL \inst3|Mux26~2_combout\ : std_logic;
SIGNAL \inst3|Mux26~3_combout\ : std_logic;
SIGNAL \inst3|regs[7][5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Mux26~1_combout\ : std_logic;
SIGNAL \inst3|Mux26~4_combout\ : std_logic;
SIGNAL \inst|out_count~13_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|out_count~14_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a83\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a115\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a211\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a179\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a243\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a147\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|Mux28~0_combout\ : std_logic;
SIGNAL \inst3|Mux28~1_combout\ : std_logic;
SIGNAL \inst3|Mux28~3_combout\ : std_logic;
SIGNAL \inst3|Mux28~2_combout\ : std_logic;
SIGNAL \inst3|Mux28~4_combout\ : std_logic;
SIGNAL \inst|Add0~49_sumout\ : std_logic;
SIGNAL \inst|out_count~15_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a113\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a81\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a241\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a177\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a145\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a209\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|Mux29~3_combout\ : std_logic;
SIGNAL \inst3|Mux29~0_combout\ : std_logic;
SIGNAL \inst3|Mux29~2_combout\ : std_logic;
SIGNAL \inst3|Mux29~1_combout\ : std_logic;
SIGNAL \inst3|Mux29~4_combout\ : std_logic;
SIGNAL \inst|Add0~53_sumout\ : std_logic;
SIGNAL \inst|out_count~16_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|Mux30~0_combout\ : std_logic;
SIGNAL \inst3|Mux30~3_combout\ : std_logic;
SIGNAL \inst3|Mux30~1_combout\ : std_logic;
SIGNAL \inst3|Mux30~2_combout\ : std_logic;
SIGNAL \inst3|Mux30~4_combout\ : std_logic;
SIGNAL \inst|out_count~17_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|operand[0]~feeder_combout\ : std_logic;
SIGNAL \inst|Add0~61_sumout\ : std_logic;
SIGNAL \inst|out_count~18_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a109\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a237\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a205\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a173\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a141\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|Add0~9_sumout\ : std_logic;
SIGNAL \inst|out_count~5_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a89\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a121\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a185\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a217\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a249\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a153\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|OUTPUTS~0_combout\ : std_logic;
SIGNAL \inst7|Mux31~0_combout\ : std_logic;
SIGNAL \inst7|Selector11~0_combout\ : std_logic;
SIGNAL \inst7|Selector11~1_combout\ : std_logic;
SIGNAL \inst7|nextState.fetch~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|Selector12~0_combout\ : std_logic;
SIGNAL \inst7|nextState.decode~q\ : std_logic;
SIGNAL \inst7|nextState.idle~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|Selector3~2_combout\ : std_logic;
SIGNAL \inst7|Selector3~3_combout\ : std_logic;
SIGNAL \inst7|Selector3~0_combout\ : std_logic;
SIGNAL \inst7|Selector3~1_combout\ : std_logic;
SIGNAL \inst7|Selector3~4_combout\ : std_logic;
SIGNAL \inst|Add0~13_sumout\ : std_logic;
SIGNAL \inst|out_count~6_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a251\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a219\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a187\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a155\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a123\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst2|opcode[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|Selector1~0_combout\ : std_logic;
SIGNAL \inst7|increment[2]~1_combout\ : std_logic;
SIGNAL \inst|Add0~5_sumout\ : std_logic;
SIGNAL \inst|out_count~4_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a255\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a223\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a159\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a191\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a127\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|Selector9~0_combout\ : std_logic;
SIGNAL \inst7|Selector9~1_combout\ : std_logic;
SIGNAL \inst7|clr_z_flag~q\ : std_logic;
SIGNAL \inst7|nextState.decode2~q\ : std_logic;
SIGNAL \inst7|Selector22~0_combout\ : std_logic;
SIGNAL \inst7|Selector21~0_combout\ : std_logic;
SIGNAL \inst7|dpcr_wr~q\ : std_logic;
SIGNAL \inst7|Selector22~1_combout\ : std_logic;
SIGNAL \inst7|Selector22~2_combout\ : std_logic;
SIGNAL \inst7|sop_wr~q\ : std_logic;
SIGNAL \inst8|dpcr[31]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[27]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[24]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[22]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[19]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[17]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[16]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[15]~feeder_combout\ : std_logic;
SIGNAL \inst7|dpcr_lsb_sel~0_combout\ : std_logic;
SIGNAL \inst7|dpcr_lsb_sel~q\ : std_logic;
SIGNAL \inst8|dpcr[14]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[13]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[12]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[11]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[10]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[7][9]~q\ : std_logic;
SIGNAL \inst8|dpcr[9]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[7][8]~q\ : std_logic;
SIGNAL \inst8|dpcr[8]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[7]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[6]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[5]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[4]~feeder_combout\ : std_logic;
SIGNAL \inst3|regs[7][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|dpcr[3]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[2]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[1]~feeder_combout\ : std_logic;
SIGNAL \inst8|dpcr[0]~feeder_combout\ : std_logic;
SIGNAL \inst8|sop[15]~feeder_combout\ : std_logic;
SIGNAL \inst8|sop[13]~feeder_combout\ : std_logic;
SIGNAL \inst8|sop[12]~feeder_combout\ : std_logic;
SIGNAL \inst8|sop[11]~feeder_combout\ : std_logic;
SIGNAL \inst8|sop[9]~feeder_combout\ : std_logic;
SIGNAL \inst8|sop[8]~feeder_combout\ : std_logic;
SIGNAL \inst8|sop[7]~feeder_combout\ : std_logic;
SIGNAL \inst8|sop[5]~feeder_combout\ : std_logic;
SIGNAL \inst8|sop[0]~feeder_combout\ : std_logic;
SIGNAL \inst6|dataOut\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|out_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|alu_opsel\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst6|addrOut\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst3|data_input_z\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|increment\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|dpcr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst9|result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|rx\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|addrSel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|dataSel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|opcode\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|rz\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|rf_sel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|sip_r\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|stateOut\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|present_sz_Jmp\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst9|alu_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|address_method\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|operand\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst8|sop\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a247\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a215\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a183\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a151\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a57\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a25\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a121\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a89\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a249\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a217\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a185\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a153\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a251\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a219\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a187\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a155\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a253\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a221\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a189\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a157\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a255\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a223\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a191\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a159\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a231\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a199\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a167\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a135\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a233\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a201\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a169\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a137\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a235\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a203\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a171\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a139\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a237\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a205\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a173\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a141\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a239\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a207\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a175\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a143\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a241\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a209\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a177\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a145\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a243\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a211\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a179\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a147\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a245\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a213\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a181\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a149\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\ : std_logic;
SIGNAL \inst7|ALT_INV_increment\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|ALT_INV_alu_opsel\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|ALT_INV_out_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a225\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a193\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a161\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a129\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a227\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a195\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a163\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a131\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a229\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a197\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a165\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a133\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst3|ALT_INV_data_input_z\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_rx\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][15]~q\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_clr_z_flag~q\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_rz\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_opcode\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|ALT_INV_dataSel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|ALT_INV_addrSel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst9|ALT_INV_z_flag~q\ : std_logic;
SIGNAL \inst7|ALT_INV_wren~q\ : std_logic;
SIGNAL \inst7|ALT_INV_ld_r~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][2]~q\ : std_logic;
SIGNAL \inst2|ALT_INV_operand\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|ALT_INV_address_method\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst9|ALT_INV_alu_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst6|ALT_INV_present_sz_Jmp\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|ALT_INV_stateOut\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|ALT_INV_sop_wr~q\ : std_logic;
SIGNAL \inst7|ALT_INV_dpcr_wr~q\ : std_logic;
SIGNAL \inst7|ALT_INV_rf_sel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux45~6_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux45~5_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_dataSel[1]~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_dataSel[1]~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_addrSel[0]~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_addrSel[1]~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_addrSel[1]~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector8~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector8~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.writeData~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.storeAluResult~q\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector6~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.getMemData2~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.loadAluResult~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.storeData~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.decode~q\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector8~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.getMemData~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.selStore~q\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector8~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_OUTPUTS~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.execution~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~15_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~13_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~12_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~11_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~10_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~9_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~8_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_alu_opsel[2]~8_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_alu_opsel[2]~7_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux52~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_alu_opsel[6]~4_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_alu_opsel[6]~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_alu_opsel[1]~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_alu_opsel[1]~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_alu_opsel[6]~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector9~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.decode3~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.fetch~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.idle~q\ : std_logic;
SIGNAL \inst|ALT_INV_out_count[15]~2_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState~26_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState~24_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState~23_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState~22_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState~21_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState~20_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_ld_r~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState~19_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_data_input_z[13]~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_data_input_z[13]~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState~18_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState~17_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_dpcr_lsb_sel~q\ : std_logic;
SIGNAL \inst6|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector5~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector7~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector3~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector3~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector3~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_increment[2]~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector22~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.decode2~q\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux48~5_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux48~4_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux48~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux48~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux47~5_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \ALT_INV_CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux52~4_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.decode2~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.storeAluResult~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.fetch~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.idle~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_stateOut[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_increment[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ : std_logic;

BEGIN

rf_init <= ww_rf_init;
ww_CLOCK_50 <= CLOCK_50;
instruction <= ww_instruction;
pc_count <= ww_pc_count;
ww_KEY <= KEY;
clr_z_flag <= ww_clr_z_flag;
alu_opsel <= ww_alu_opsel;
rxData <= ww_rxData;
ld_r <= ww_ld_r;
memData <= ww_memData;
wren <= ww_wren;
alu_z <= ww_alu_z;
addrSel <= ww_addrSel;
dataSel <= ww_dataSel;
opcode <= ww_opcode;
rzData <= ww_rzData;
rf_sel <= ww_rf_sel;
rx_sel <= ww_rx_sel;
rz_sel <= ww_rz_sel;
sip_r <= ww_sip_r;
dpcr_wr <= ww_dpcr_wr;
sop_wr <= ww_sop_wr;
ww_SW <= SW;
increment <= ww_increment;
state <= ww_state;
present_sz_jmp <= ww_present_sz_jmp;
clk <= ww_clk;
alu_output <= ww_alu_output;
am <= ww_am;
dpcr <= ww_dpcr;
LEDR <= ww_LEDR;
operand_out <= ww_operand_out;
sop <= ww_sop;
storedData <= ww_storedData;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst10|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a158~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a159\ <= \inst10|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a190~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a191\ <= \inst10|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a222~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a223\ <= \inst10|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a254~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a255\ <= \inst10|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a95\ <= \inst10|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a127\ <= \inst10|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a31\ <= \inst10|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a63\ <= \inst10|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a156~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a157\ <= \inst10|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a188~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a189\ <= \inst10|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a220~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a221\ <= \inst10|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a252~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a253\ <= \inst10|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a93\ <= \inst10|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a125\ <= \inst10|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a29\ <= \inst10|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a61\ <= \inst10|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a154~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a155\ <= \inst10|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a186~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a187\ <= \inst10|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a218~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a219\ <= \inst10|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a250~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a251\ <= \inst10|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a91\ <= \inst10|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a123\ <= \inst10|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a27\ <= \inst10|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a59\ <= \inst10|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a152~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a153\ <= \inst10|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a184~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a185\ <= \inst10|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a216~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a217\ <= \inst10|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a248~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a249\ <= \inst10|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a89\ <= \inst10|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a121\ <= \inst10|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a25\ <= \inst10|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a57\ <= \inst10|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a150~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a151\ <= \inst10|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a182~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a183\ <= \inst10|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a214~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a215\ <= \inst10|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a246~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a247\ <= \inst10|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a87\ <= \inst10|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a119\ <= \inst10|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a23\ <= \inst10|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a55\ <= \inst10|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a148~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a149\ <= \inst10|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a180~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a181\ <= \inst10|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a212~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a213\ <= \inst10|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a244~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a245\ <= \inst10|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a85\ <= \inst10|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a117\ <= \inst10|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a21\ <= \inst10|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a53\ <= \inst10|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a146~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a147\ <= \inst10|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a178~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a179\ <= \inst10|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a210~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a211\ <= \inst10|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a242~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a243\ <= \inst10|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a83\ <= \inst10|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a115\ <= \inst10|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a19\ <= \inst10|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a51\ <= \inst10|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a144~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a145\ <= \inst10|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a176~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a177\ <= \inst10|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a208~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a209\ <= \inst10|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a240~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a241\ <= \inst10|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a81\ <= \inst10|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a113\ <= \inst10|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a17\ <= \inst10|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a49\ <= \inst10|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a142~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a143\ <= \inst10|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a174~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a175\ <= \inst10|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a206~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a207\ <= \inst10|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a238~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a239\ <= \inst10|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a79\ <= \inst10|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a111\ <= \inst10|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a15\ <= \inst10|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a47\ <= \inst10|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a140~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a141\ <= \inst10|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a172~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a173\ <= \inst10|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a204~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a205\ <= \inst10|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a236~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a237\ <= \inst10|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a77\ <= \inst10|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a109\ <= \inst10|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a13\ <= \inst10|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a45\ <= \inst10|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a138~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a139\ <= \inst10|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a170~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a171\ <= \inst10|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a202~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a203\ <= \inst10|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a234~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a235\ <= \inst10|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a75\ <= \inst10|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a107\ <= \inst10|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a11\ <= \inst10|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a43\ <= \inst10|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a136~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a137\ <= \inst10|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a168~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a169\ <= \inst10|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a200~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a201\ <= \inst10|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a232~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a233\ <= \inst10|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a73\ <= \inst10|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a105\ <= \inst10|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a9\ <= \inst10|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a41\ <= \inst10|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a134~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a135\ <= \inst10|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a166~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a167\ <= \inst10|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a198~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a199\ <= \inst10|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a230~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a231\ <= \inst10|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a71\ <= \inst10|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a103\ <= \inst10|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a7\ <= \inst10|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a39\ <= \inst10|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a132~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a133\ <= \inst10|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a164~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a165\ <= \inst10|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a196~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a197\ <= \inst10|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a228~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a229\ <= \inst10|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a69\ <= \inst10|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a101\ <= \inst10|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a5\ <= \inst10|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a37\ <= \inst10|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a130~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a131\ <= \inst10|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a162~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a163\ <= \inst10|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a194~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a195\ <= \inst10|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a226~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a227\ <= \inst10|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a67\ <= \inst10|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a99\ <= \inst10|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a3\ <= \inst10|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a35\ <= \inst10|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a128~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a129\ <= \inst10|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a160~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a161\ <= \inst10|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a192~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a193\ <= \inst10|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a224~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a225\ <= \inst10|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a65\ <= \inst10|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a97\ <= \inst10|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a1\ <= \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst10|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst10|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst10|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\inst10|altsyncram_component|auto_generated|ram_block1a33\ <= \inst10|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);

\inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\inst6|dataOut\(15) & \inst6|dataOut\(14));

\inst4|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(14) <= \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst4|altsyncram_component|auto_generated|q_a\(15) <= \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\inst6|dataOut\(13) & \inst6|dataOut\(12));

\inst4|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(12) <= \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst4|altsyncram_component|auto_generated|q_a\(13) <= \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\inst6|dataOut\(11) & \inst6|dataOut\(10));

\inst4|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(10) <= \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst4|altsyncram_component|auto_generated|q_a\(11) <= \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\inst6|dataOut\(9) & \inst6|dataOut\(8));

\inst4|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(8) <= \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst4|altsyncram_component|auto_generated|q_a\(9) <= \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\inst6|dataOut\(7) & \inst6|dataOut\(6));

\inst4|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(6) <= \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst4|altsyncram_component|auto_generated|q_a\(7) <= \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\inst6|dataOut\(5) & \inst6|dataOut\(4));

\inst4|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(4) <= \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst4|altsyncram_component|auto_generated|q_a\(5) <= \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\inst6|dataOut\(3) & \inst6|dataOut\(2));

\inst4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(2) <= \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst4|altsyncram_component|auto_generated|q_a\(3) <= \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst6|dataOut\(1) & \inst6|dataOut\(0));

\inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(0) <= \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst4|altsyncram_component|auto_generated|q_a\(1) <= \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a247\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a247\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a246~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a215\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a215\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a214~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a183\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a183\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a182~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a151\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a151\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a150~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a57\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a57\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a25\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a25\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a121\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a121\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a89\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a89\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a249\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a249\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a248~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a217\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a217\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a216~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a185\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a185\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a184~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a153\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a153\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a152~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a59\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a27\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a123\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a91\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a251\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a251\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a250~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a219\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a219\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a218~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a187\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a187\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a186~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a155\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a155\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a154~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a61\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a29\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a125\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a93\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a253\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a253\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a252~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a221\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a221\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a220~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a189\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a189\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a188~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a157\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a157\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a156~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a63\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a31\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a127\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a95\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a255\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a255\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a254~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a223\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a223\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a222~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a191\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a191\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a190~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a159\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a159\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a158~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a231\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a231\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a230~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a199\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a199\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a198~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a167\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a167\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a166~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a135\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a135\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a134~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a41\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a9\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a105\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a73\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a233\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a233\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a232~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a201\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a201\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a200~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a169\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a169\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a168~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a137\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a137\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a136~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a43\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a11\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a107\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a75\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a235\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a235\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a234~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a203\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a203\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a202~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a171\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a171\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a170~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a139\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a139\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a138~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a45\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a13\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a109\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a77\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a237\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a237\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a236~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a205\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a205\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a204~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a173\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a173\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a172~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a141\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a141\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a140~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a47\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a15\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a111\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a79\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a239\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a239\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a238~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a207\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a207\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a206~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a175\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a175\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a174~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a143\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a143\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a142~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a49\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a17\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a113\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a81\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a241\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a241\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a240~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a209\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a209\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a208~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a177\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a177\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a176~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a145\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a145\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a144~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a51\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a19\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a115\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a83\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a243\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a243\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a242~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a211\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a211\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a210~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a179\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a179\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a178~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a147\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a147\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a146~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a53\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a21\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a117\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a85\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a245\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a245\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a244~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a213\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a213\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a212~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a181\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a181\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a180~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a149\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a149\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a148~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a55\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a23\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a119\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a87\;
\inst7|ALT_INV_increment\(2) <= NOT \inst7|increment\(2);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(1);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(0);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(3);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(2);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(5);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(4);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(7);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(6);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(9);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(8);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(11);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(10);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(13);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(12);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(15);
\inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst4|altsyncram_component|auto_generated|q_a\(14);
\inst7|ALT_INV_alu_opsel\(0) <= NOT \inst7|alu_opsel\(0);
\inst|ALT_INV_out_count\(0) <= NOT \inst|out_count\(0);
\inst|ALT_INV_out_count\(1) <= NOT \inst|out_count\(1);
\inst|ALT_INV_out_count\(2) <= NOT \inst|out_count\(2);
\inst|ALT_INV_out_count\(3) <= NOT \inst|out_count\(3);
\inst|ALT_INV_out_count\(4) <= NOT \inst|out_count\(4);
\inst|ALT_INV_out_count\(5) <= NOT \inst|out_count\(5);
\inst|ALT_INV_out_count\(6) <= NOT \inst|out_count\(6);
\inst|ALT_INV_out_count\(7) <= NOT \inst|out_count\(7);
\inst|ALT_INV_out_count\(8) <= NOT \inst|out_count\(8);
\inst|ALT_INV_out_count\(9) <= NOT \inst|out_count\(9);
\inst|ALT_INV_out_count\(10) <= NOT \inst|out_count\(10);
\inst|ALT_INV_out_count\(11) <= NOT \inst|out_count\(11);
\inst|ALT_INV_out_count\(12) <= NOT \inst|out_count\(12);
\inst|ALT_INV_out_count\(13) <= NOT \inst|out_count\(13);
\inst|ALT_INV_out_count\(14) <= NOT \inst|out_count\(14);
\inst|ALT_INV_out_count\(15) <= NOT \inst|out_count\(15);
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a33\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a1\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a97\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a65\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a225\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a225\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a224~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a193\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a193\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a192~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a161\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a161\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a160~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a129\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a129\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a128~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a35\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a3\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a99\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a67\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a227\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a227\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a226~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a195\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a195\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a194~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a163\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a163\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a162~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a131\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a131\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a130~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a37\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a5\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a101\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a69\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a229\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a229\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a228~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a197\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a197\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a196~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a165\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a165\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a164~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a133\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a133\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a132~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a39\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a7\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a103\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a71\;
\inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \inst10|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~2_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \inst10|altsyncram_component|auto_generated|address_reg_a\(1);
\inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \inst10|altsyncram_component|auto_generated|address_reg_a\(0);
\inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \inst10|altsyncram_component|auto_generated|address_reg_a\(2);
\inst7|ALT_INV_Selector0~1_combout\ <= NOT \inst7|Selector0~1_combout\;
\inst9|ALT_INV_Add0~61_sumout\ <= NOT \inst9|Add0~61_sumout\;
\inst9|ALT_INV_Add0~57_sumout\ <= NOT \inst9|Add0~57_sumout\;
\inst9|ALT_INV_Add0~53_sumout\ <= NOT \inst9|Add0~53_sumout\;
\inst9|ALT_INV_Add0~49_sumout\ <= NOT \inst9|Add0~49_sumout\;
\inst9|ALT_INV_Add0~45_sumout\ <= NOT \inst9|Add0~45_sumout\;
\inst9|ALT_INV_Add0~41_sumout\ <= NOT \inst9|Add0~41_sumout\;
\inst9|ALT_INV_Add0~37_sumout\ <= NOT \inst9|Add0~37_sumout\;
\inst9|ALT_INV_Add0~33_sumout\ <= NOT \inst9|Add0~33_sumout\;
\inst9|ALT_INV_Add0~29_sumout\ <= NOT \inst9|Add0~29_sumout\;
\inst9|ALT_INV_Add0~25_sumout\ <= NOT \inst9|Add0~25_sumout\;
\inst9|ALT_INV_Add0~21_sumout\ <= NOT \inst9|Add0~21_sumout\;
\inst9|ALT_INV_Add0~17_sumout\ <= NOT \inst9|Add0~17_sumout\;
\inst9|ALT_INV_Add0~13_sumout\ <= NOT \inst9|Add0~13_sumout\;
\inst9|ALT_INV_Add0~9_sumout\ <= NOT \inst9|Add0~9_sumout\;
\inst9|ALT_INV_Add0~5_sumout\ <= NOT \inst9|Add0~5_sumout\;
\inst9|ALT_INV_Add0~1_sumout\ <= NOT \inst9|Add0~1_sumout\;
\inst9|ALT_INV_result\(15) <= NOT \inst9|result\(15);
\inst9|ALT_INV_result\(14) <= NOT \inst9|result\(14);
\inst9|ALT_INV_result\(0) <= NOT \inst9|result\(0);
\inst9|ALT_INV_result\(1) <= NOT \inst9|result\(1);
\inst9|ALT_INV_result\(3) <= NOT \inst9|result\(3);
\inst9|ALT_INV_result\(10) <= NOT \inst9|result\(10);
\inst9|ALT_INV_result\(5) <= NOT \inst9|result\(5);
\inst9|ALT_INV_result\(6) <= NOT \inst9|result\(6);
\inst9|ALT_INV_result\(7) <= NOT \inst9|result\(7);
\inst9|ALT_INV_result\(8) <= NOT \inst9|result\(8);
\inst9|ALT_INV_result\(9) <= NOT \inst9|result\(9);
\inst9|ALT_INV_result\(11) <= NOT \inst9|result\(11);
\inst9|ALT_INV_result\(12) <= NOT \inst9|result\(12);
\inst9|ALT_INV_result\(13) <= NOT \inst9|result\(13);
\inst9|ALT_INV_result\(2) <= NOT \inst9|result\(2);
\inst9|ALT_INV_result\(4) <= NOT \inst9|result\(4);
\inst3|ALT_INV_data_input_z\(0) <= NOT \inst3|data_input_z\(0);
\inst3|ALT_INV_data_input_z\(1) <= NOT \inst3|data_input_z\(1);
\inst3|ALT_INV_data_input_z\(2) <= NOT \inst3|data_input_z\(2);
\inst3|ALT_INV_data_input_z\(3) <= NOT \inst3|data_input_z\(3);
\inst3|ALT_INV_data_input_z\(4) <= NOT \inst3|data_input_z\(4);
\inst3|ALT_INV_data_input_z\(5) <= NOT \inst3|data_input_z\(5);
\inst3|ALT_INV_data_input_z\(6) <= NOT \inst3|data_input_z\(6);
\inst3|ALT_INV_data_input_z\(7) <= NOT \inst3|data_input_z\(7);
\inst3|ALT_INV_data_input_z\(8) <= NOT \inst3|data_input_z\(8);
\inst3|ALT_INV_data_input_z\(9) <= NOT \inst3|data_input_z\(9);
\inst|ALT_INV_Add0~61_sumout\ <= NOT \inst|Add0~61_sumout\;
\inst|ALT_INV_Add0~57_sumout\ <= NOT \inst|Add0~57_sumout\;
\inst|ALT_INV_Add0~53_sumout\ <= NOT \inst|Add0~53_sumout\;
\inst|ALT_INV_Add0~49_sumout\ <= NOT \inst|Add0~49_sumout\;
\inst|ALT_INV_Add0~45_sumout\ <= NOT \inst|Add0~45_sumout\;
\inst|ALT_INV_Add0~41_sumout\ <= NOT \inst|Add0~41_sumout\;
\inst|ALT_INV_Add0~37_sumout\ <= NOT \inst|Add0~37_sumout\;
\inst|ALT_INV_Add0~33_sumout\ <= NOT \inst|Add0~33_sumout\;
\inst|ALT_INV_Add0~29_sumout\ <= NOT \inst|Add0~29_sumout\;
\inst|ALT_INV_Add0~25_sumout\ <= NOT \inst|Add0~25_sumout\;
\inst|ALT_INV_Add0~21_sumout\ <= NOT \inst|Add0~21_sumout\;
\inst|ALT_INV_Add0~17_sumout\ <= NOT \inst|Add0~17_sumout\;
\inst|ALT_INV_Add0~13_sumout\ <= NOT \inst|Add0~13_sumout\;
\inst|ALT_INV_Add0~9_sumout\ <= NOT \inst|Add0~9_sumout\;
\inst|ALT_INV_Add0~5_sumout\ <= NOT \inst|Add0~5_sumout\;
\inst|ALT_INV_Add0~1_sumout\ <= NOT \inst|Add0~1_sumout\;
\inst3|ALT_INV_regs[3][14]~q\ <= NOT \inst3|regs[3][14]~q\;
\inst3|ALT_INV_Mux17~2_combout\ <= NOT \inst3|Mux17~2_combout\;
\inst3|ALT_INV_regs[14][14]~q\ <= NOT \inst3|regs[14][14]~q\;
\inst3|ALT_INV_regs[10][14]~q\ <= NOT \inst3|regs[10][14]~q\;
\inst3|ALT_INV_regs[6][14]~q\ <= NOT \inst3|regs[6][14]~q\;
\inst3|ALT_INV_regs[2][14]~q\ <= NOT \inst3|regs[2][14]~q\;
\inst3|ALT_INV_Mux17~1_combout\ <= NOT \inst3|Mux17~1_combout\;
\inst3|ALT_INV_regs[13][14]~q\ <= NOT \inst3|regs[13][14]~q\;
\inst3|ALT_INV_regs[9][14]~q\ <= NOT \inst3|regs[9][14]~q\;
\inst3|ALT_INV_regs[5][14]~q\ <= NOT \inst3|regs[5][14]~q\;
\inst3|ALT_INV_regs[1][14]~q\ <= NOT \inst3|regs[1][14]~q\;
\inst3|ALT_INV_Mux17~0_combout\ <= NOT \inst3|Mux17~0_combout\;
\inst3|ALT_INV_regs[12][14]~q\ <= NOT \inst3|regs[12][14]~q\;
\inst3|ALT_INV_regs[8][14]~q\ <= NOT \inst3|regs[8][14]~q\;
\inst3|ALT_INV_regs[4][14]~q\ <= NOT \inst3|regs[4][14]~q\;
\inst3|ALT_INV_regs[0][14]~q\ <= NOT \inst3|regs[0][14]~q\;
\inst3|ALT_INV_Mux16~4_combout\ <= NOT \inst3|Mux16~4_combout\;
\inst2|ALT_INV_rx\(3) <= NOT \inst2|rx\(3);
\inst2|ALT_INV_rx\(2) <= NOT \inst2|rx\(2);
\inst3|ALT_INV_Mux16~3_combout\ <= NOT \inst3|Mux16~3_combout\;
\inst3|ALT_INV_regs[15][15]~q\ <= NOT \inst3|regs[15][15]~q\;
\inst3|ALT_INV_regs[14][15]~q\ <= NOT \inst3|regs[14][15]~q\;
\inst3|ALT_INV_regs[13][15]~q\ <= NOT \inst3|regs[13][15]~q\;
\inst3|ALT_INV_regs[12][15]~q\ <= NOT \inst3|regs[12][15]~q\;
\inst3|ALT_INV_Mux16~2_combout\ <= NOT \inst3|Mux16~2_combout\;
\inst3|ALT_INV_regs[11][15]~q\ <= NOT \inst3|regs[11][15]~q\;
\inst3|ALT_INV_regs[10][15]~q\ <= NOT \inst3|regs[10][15]~q\;
\inst3|ALT_INV_regs[9][15]~q\ <= NOT \inst3|regs[9][15]~q\;
\inst3|ALT_INV_regs[8][15]~q\ <= NOT \inst3|regs[8][15]~q\;
\inst3|ALT_INV_Mux16~1_combout\ <= NOT \inst3|Mux16~1_combout\;
\inst3|ALT_INV_regs[7][15]~q\ <= NOT \inst3|regs[7][15]~q\;
\inst3|ALT_INV_regs[6][15]~q\ <= NOT \inst3|regs[6][15]~q\;
\inst3|ALT_INV_regs[5][15]~q\ <= NOT \inst3|regs[5][15]~q\;
\inst3|ALT_INV_regs[4][15]~q\ <= NOT \inst3|regs[4][15]~q\;
\inst3|ALT_INV_Mux16~0_combout\ <= NOT \inst3|Mux16~0_combout\;
\inst2|ALT_INV_rx\(1) <= NOT \inst2|rx\(1);
\inst2|ALT_INV_rx\(0) <= NOT \inst2|rx\(0);
\inst3|ALT_INV_regs[3][15]~q\ <= NOT \inst3|regs[3][15]~q\;
\inst3|ALT_INV_regs[2][15]~q\ <= NOT \inst3|regs[2][15]~q\;
\inst3|ALT_INV_regs[1][15]~q\ <= NOT \inst3|regs[1][15]~q\;
\inst3|ALT_INV_regs[0][15]~q\ <= NOT \inst3|regs[0][15]~q\;
\inst7|ALT_INV_alu_opsel\(2) <= NOT \inst7|alu_opsel\(2);
\inst7|ALT_INV_alu_opsel\(3) <= NOT \inst7|alu_opsel\(3);
\inst7|ALT_INV_alu_opsel\(4) <= NOT \inst7|alu_opsel\(4);
\inst7|ALT_INV_alu_opsel\(5) <= NOT \inst7|alu_opsel\(5);
\inst7|ALT_INV_alu_opsel\(6) <= NOT \inst7|alu_opsel\(6);
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~2_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\;
\inst7|ALT_INV_clr_z_flag~q\ <= NOT \inst7|clr_z_flag~q\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\;
\inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\ <= NOT \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\;
\inst3|ALT_INV_regs[7][8]~q\ <= NOT \inst3|regs[7][8]~q\;
\inst3|ALT_INV_regs[3][8]~q\ <= NOT \inst3|regs[3][8]~q\;
\inst3|ALT_INV_Mux23~2_combout\ <= NOT \inst3|Mux23~2_combout\;
\inst3|ALT_INV_regs[14][8]~q\ <= NOT \inst3|regs[14][8]~q\;
\inst3|ALT_INV_regs[10][8]~q\ <= NOT \inst3|regs[10][8]~q\;
\inst3|ALT_INV_regs[6][8]~q\ <= NOT \inst3|regs[6][8]~q\;
\inst3|ALT_INV_regs[2][8]~q\ <= NOT \inst3|regs[2][8]~q\;
\inst3|ALT_INV_Mux23~1_combout\ <= NOT \inst3|Mux23~1_combout\;
\inst3|ALT_INV_regs[13][8]~q\ <= NOT \inst3|regs[13][8]~q\;
\inst3|ALT_INV_regs[9][8]~q\ <= NOT \inst3|regs[9][8]~q\;
\inst3|ALT_INV_regs[5][8]~q\ <= NOT \inst3|regs[5][8]~q\;
\inst3|ALT_INV_regs[1][8]~q\ <= NOT \inst3|regs[1][8]~q\;
\inst3|ALT_INV_Mux23~0_combout\ <= NOT \inst3|Mux23~0_combout\;
\inst3|ALT_INV_regs[12][8]~q\ <= NOT \inst3|regs[12][8]~q\;
\inst3|ALT_INV_regs[8][8]~q\ <= NOT \inst3|regs[8][8]~q\;
\inst3|ALT_INV_regs[4][8]~q\ <= NOT \inst3|regs[4][8]~q\;
\inst3|ALT_INV_regs[0][8]~q\ <= NOT \inst3|regs[0][8]~q\;
\inst3|ALT_INV_Mux22~4_combout\ <= NOT \inst3|Mux22~4_combout\;
\inst3|ALT_INV_Mux22~3_combout\ <= NOT \inst3|Mux22~3_combout\;
\inst3|ALT_INV_regs[15][9]~q\ <= NOT \inst3|regs[15][9]~q\;
\inst3|ALT_INV_regs[14][9]~q\ <= NOT \inst3|regs[14][9]~q\;
\inst3|ALT_INV_regs[13][9]~q\ <= NOT \inst3|regs[13][9]~q\;
\inst3|ALT_INV_regs[12][9]~q\ <= NOT \inst3|regs[12][9]~q\;
\inst3|ALT_INV_Mux22~2_combout\ <= NOT \inst3|Mux22~2_combout\;
\inst3|ALT_INV_regs[11][9]~q\ <= NOT \inst3|regs[11][9]~q\;
\inst3|ALT_INV_regs[10][9]~q\ <= NOT \inst3|regs[10][9]~q\;
\inst3|ALT_INV_regs[9][9]~q\ <= NOT \inst3|regs[9][9]~q\;
\inst3|ALT_INV_regs[8][9]~q\ <= NOT \inst3|regs[8][9]~q\;
\inst3|ALT_INV_Mux22~1_combout\ <= NOT \inst3|Mux22~1_combout\;
\inst3|ALT_INV_regs[7][9]~q\ <= NOT \inst3|regs[7][9]~q\;
\inst3|ALT_INV_regs[6][9]~q\ <= NOT \inst3|regs[6][9]~q\;
\inst3|ALT_INV_regs[5][9]~q\ <= NOT \inst3|regs[5][9]~q\;
\inst3|ALT_INV_regs[4][9]~q\ <= NOT \inst3|regs[4][9]~q\;
\inst3|ALT_INV_Mux22~0_combout\ <= NOT \inst3|Mux22~0_combout\;
\inst3|ALT_INV_regs[3][9]~q\ <= NOT \inst3|regs[3][9]~q\;
\inst3|ALT_INV_regs[2][9]~q\ <= NOT \inst3|regs[2][9]~q\;
\inst3|ALT_INV_regs[1][9]~q\ <= NOT \inst3|regs[1][9]~q\;
\inst3|ALT_INV_regs[0][9]~q\ <= NOT \inst3|regs[0][9]~q\;
\inst3|ALT_INV_Mux21~4_combout\ <= NOT \inst3|Mux21~4_combout\;
\inst3|ALT_INV_Mux21~3_combout\ <= NOT \inst3|Mux21~3_combout\;
\inst3|ALT_INV_regs[15][10]~q\ <= NOT \inst3|regs[15][10]~q\;
\inst3|ALT_INV_regs[11][10]~q\ <= NOT \inst3|regs[11][10]~q\;
\inst3|ALT_INV_regs[7][10]~q\ <= NOT \inst3|regs[7][10]~q\;
\inst3|ALT_INV_regs[3][10]~q\ <= NOT \inst3|regs[3][10]~q\;
\inst3|ALT_INV_Mux21~2_combout\ <= NOT \inst3|Mux21~2_combout\;
\inst3|ALT_INV_regs[14][10]~q\ <= NOT \inst3|regs[14][10]~q\;
\inst3|ALT_INV_regs[10][10]~q\ <= NOT \inst3|regs[10][10]~q\;
\inst3|ALT_INV_regs[6][10]~q\ <= NOT \inst3|regs[6][10]~q\;
\inst3|ALT_INV_regs[2][10]~q\ <= NOT \inst3|regs[2][10]~q\;
\inst3|ALT_INV_Mux21~1_combout\ <= NOT \inst3|Mux21~1_combout\;
\inst3|ALT_INV_regs[13][10]~q\ <= NOT \inst3|regs[13][10]~q\;
\inst3|ALT_INV_regs[9][10]~q\ <= NOT \inst3|regs[9][10]~q\;
\inst3|ALT_INV_regs[5][10]~q\ <= NOT \inst3|regs[5][10]~q\;
\inst3|ALT_INV_regs[1][10]~q\ <= NOT \inst3|regs[1][10]~q\;
\inst3|ALT_INV_Mux21~0_combout\ <= NOT \inst3|Mux21~0_combout\;
\inst3|ALT_INV_regs[12][10]~q\ <= NOT \inst3|regs[12][10]~q\;
\inst3|ALT_INV_regs[8][10]~q\ <= NOT \inst3|regs[8][10]~q\;
\inst3|ALT_INV_regs[4][10]~q\ <= NOT \inst3|regs[4][10]~q\;
\inst3|ALT_INV_regs[0][10]~q\ <= NOT \inst3|regs[0][10]~q\;
\inst3|ALT_INV_Mux20~4_combout\ <= NOT \inst3|Mux20~4_combout\;
\inst3|ALT_INV_Mux20~3_combout\ <= NOT \inst3|Mux20~3_combout\;
\inst3|ALT_INV_regs[15][11]~q\ <= NOT \inst3|regs[15][11]~q\;
\inst3|ALT_INV_regs[14][11]~q\ <= NOT \inst3|regs[14][11]~q\;
\inst3|ALT_INV_regs[13][11]~q\ <= NOT \inst3|regs[13][11]~q\;
\inst3|ALT_INV_regs[12][11]~q\ <= NOT \inst3|regs[12][11]~q\;
\inst3|ALT_INV_Mux20~2_combout\ <= NOT \inst3|Mux20~2_combout\;
\inst3|ALT_INV_regs[11][11]~q\ <= NOT \inst3|regs[11][11]~q\;
\inst3|ALT_INV_regs[10][11]~q\ <= NOT \inst3|regs[10][11]~q\;
\inst3|ALT_INV_regs[9][11]~q\ <= NOT \inst3|regs[9][11]~q\;
\inst3|ALT_INV_regs[8][11]~q\ <= NOT \inst3|regs[8][11]~q\;
\inst3|ALT_INV_Mux20~1_combout\ <= NOT \inst3|Mux20~1_combout\;
\inst3|ALT_INV_regs[7][11]~q\ <= NOT \inst3|regs[7][11]~q\;
\inst3|ALT_INV_regs[6][11]~q\ <= NOT \inst3|regs[6][11]~q\;
\inst3|ALT_INV_regs[5][11]~q\ <= NOT \inst3|regs[5][11]~q\;
\inst3|ALT_INV_regs[4][11]~q\ <= NOT \inst3|regs[4][11]~q\;
\inst3|ALT_INV_Mux20~0_combout\ <= NOT \inst3|Mux20~0_combout\;
\inst3|ALT_INV_regs[3][11]~q\ <= NOT \inst3|regs[3][11]~q\;
\inst3|ALT_INV_regs[2][11]~q\ <= NOT \inst3|regs[2][11]~q\;
\inst3|ALT_INV_regs[1][11]~q\ <= NOT \inst3|regs[1][11]~q\;
\inst3|ALT_INV_regs[0][11]~q\ <= NOT \inst3|regs[0][11]~q\;
\inst3|ALT_INV_Mux19~4_combout\ <= NOT \inst3|Mux19~4_combout\;
\inst3|ALT_INV_Mux19~3_combout\ <= NOT \inst3|Mux19~3_combout\;
\inst3|ALT_INV_regs[15][12]~q\ <= NOT \inst3|regs[15][12]~q\;
\inst3|ALT_INV_regs[11][12]~q\ <= NOT \inst3|regs[11][12]~q\;
\inst3|ALT_INV_regs[7][12]~q\ <= NOT \inst3|regs[7][12]~q\;
\inst3|ALT_INV_regs[3][12]~q\ <= NOT \inst3|regs[3][12]~q\;
\inst3|ALT_INV_Mux19~2_combout\ <= NOT \inst3|Mux19~2_combout\;
\inst3|ALT_INV_regs[14][12]~q\ <= NOT \inst3|regs[14][12]~q\;
\inst3|ALT_INV_regs[10][12]~q\ <= NOT \inst3|regs[10][12]~q\;
\inst3|ALT_INV_regs[6][12]~q\ <= NOT \inst3|regs[6][12]~q\;
\inst3|ALT_INV_regs[2][12]~q\ <= NOT \inst3|regs[2][12]~q\;
\inst3|ALT_INV_Mux19~1_combout\ <= NOT \inst3|Mux19~1_combout\;
\inst3|ALT_INV_regs[13][12]~q\ <= NOT \inst3|regs[13][12]~q\;
\inst3|ALT_INV_regs[9][12]~q\ <= NOT \inst3|regs[9][12]~q\;
\inst3|ALT_INV_regs[5][12]~q\ <= NOT \inst3|regs[5][12]~q\;
\inst3|ALT_INV_regs[1][12]~q\ <= NOT \inst3|regs[1][12]~q\;
\inst3|ALT_INV_Mux19~0_combout\ <= NOT \inst3|Mux19~0_combout\;
\inst3|ALT_INV_regs[12][12]~q\ <= NOT \inst3|regs[12][12]~q\;
\inst3|ALT_INV_regs[8][12]~q\ <= NOT \inst3|regs[8][12]~q\;
\inst3|ALT_INV_regs[4][12]~q\ <= NOT \inst3|regs[4][12]~q\;
\inst3|ALT_INV_regs[0][12]~q\ <= NOT \inst3|regs[0][12]~q\;
\inst3|ALT_INV_Mux18~4_combout\ <= NOT \inst3|Mux18~4_combout\;
\inst3|ALT_INV_Mux18~3_combout\ <= NOT \inst3|Mux18~3_combout\;
\inst3|ALT_INV_regs[15][13]~q\ <= NOT \inst3|regs[15][13]~q\;
\inst3|ALT_INV_regs[14][13]~q\ <= NOT \inst3|regs[14][13]~q\;
\inst3|ALT_INV_regs[13][13]~q\ <= NOT \inst3|regs[13][13]~q\;
\inst3|ALT_INV_regs[12][13]~q\ <= NOT \inst3|regs[12][13]~q\;
\inst3|ALT_INV_Mux18~2_combout\ <= NOT \inst3|Mux18~2_combout\;
\inst3|ALT_INV_regs[11][13]~q\ <= NOT \inst3|regs[11][13]~q\;
\inst3|ALT_INV_regs[10][13]~q\ <= NOT \inst3|regs[10][13]~q\;
\inst3|ALT_INV_regs[9][13]~q\ <= NOT \inst3|regs[9][13]~q\;
\inst3|ALT_INV_regs[8][13]~q\ <= NOT \inst3|regs[8][13]~q\;
\inst3|ALT_INV_Mux18~1_combout\ <= NOT \inst3|Mux18~1_combout\;
\inst3|ALT_INV_regs[7][13]~q\ <= NOT \inst3|regs[7][13]~q\;
\inst3|ALT_INV_regs[6][13]~q\ <= NOT \inst3|regs[6][13]~q\;
\inst3|ALT_INV_regs[5][13]~q\ <= NOT \inst3|regs[5][13]~q\;
\inst3|ALT_INV_regs[4][13]~q\ <= NOT \inst3|regs[4][13]~q\;
\inst3|ALT_INV_Mux18~0_combout\ <= NOT \inst3|Mux18~0_combout\;
\inst3|ALT_INV_regs[3][13]~q\ <= NOT \inst3|regs[3][13]~q\;
\inst3|ALT_INV_regs[2][13]~q\ <= NOT \inst3|regs[2][13]~q\;
\inst3|ALT_INV_regs[1][13]~q\ <= NOT \inst3|regs[1][13]~q\;
\inst3|ALT_INV_regs[0][13]~q\ <= NOT \inst3|regs[0][13]~q\;
\inst3|ALT_INV_Mux17~4_combout\ <= NOT \inst3|Mux17~4_combout\;
\inst3|ALT_INV_Mux17~3_combout\ <= NOT \inst3|Mux17~3_combout\;
\inst3|ALT_INV_regs[15][14]~q\ <= NOT \inst3|regs[15][14]~q\;
\inst3|ALT_INV_regs[11][14]~q\ <= NOT \inst3|regs[11][14]~q\;
\inst3|ALT_INV_regs[7][14]~q\ <= NOT \inst3|regs[7][14]~q\;
\inst3|ALT_INV_regs[11][2]~q\ <= NOT \inst3|regs[11][2]~q\;
\inst3|ALT_INV_regs[7][2]~q\ <= NOT \inst3|regs[7][2]~q\;
\inst3|ALT_INV_regs[3][2]~q\ <= NOT \inst3|regs[3][2]~q\;
\inst3|ALT_INV_Mux29~2_combout\ <= NOT \inst3|Mux29~2_combout\;
\inst3|ALT_INV_regs[14][2]~q\ <= NOT \inst3|regs[14][2]~q\;
\inst3|ALT_INV_regs[10][2]~q\ <= NOT \inst3|regs[10][2]~q\;
\inst3|ALT_INV_regs[6][2]~q\ <= NOT \inst3|regs[6][2]~q\;
\inst3|ALT_INV_regs[2][2]~q\ <= NOT \inst3|regs[2][2]~q\;
\inst3|ALT_INV_Mux29~1_combout\ <= NOT \inst3|Mux29~1_combout\;
\inst3|ALT_INV_regs[13][2]~q\ <= NOT \inst3|regs[13][2]~q\;
\inst3|ALT_INV_regs[9][2]~q\ <= NOT \inst3|regs[9][2]~q\;
\inst3|ALT_INV_regs[5][2]~q\ <= NOT \inst3|regs[5][2]~q\;
\inst3|ALT_INV_regs[1][2]~q\ <= NOT \inst3|regs[1][2]~q\;
\inst3|ALT_INV_Mux29~0_combout\ <= NOT \inst3|Mux29~0_combout\;
\inst3|ALT_INV_regs[12][2]~q\ <= NOT \inst3|regs[12][2]~q\;
\inst3|ALT_INV_regs[8][2]~q\ <= NOT \inst3|regs[8][2]~q\;
\inst3|ALT_INV_regs[4][2]~q\ <= NOT \inst3|regs[4][2]~q\;
\inst3|ALT_INV_regs[0][2]~q\ <= NOT \inst3|regs[0][2]~q\;
\inst3|ALT_INV_Mux28~4_combout\ <= NOT \inst3|Mux28~4_combout\;
\inst3|ALT_INV_Mux28~3_combout\ <= NOT \inst3|Mux28~3_combout\;
\inst3|ALT_INV_regs[15][3]~q\ <= NOT \inst3|regs[15][3]~q\;
\inst3|ALT_INV_regs[14][3]~q\ <= NOT \inst3|regs[14][3]~q\;
\inst3|ALT_INV_regs[13][3]~q\ <= NOT \inst3|regs[13][3]~q\;
\inst3|ALT_INV_regs[12][3]~q\ <= NOT \inst3|regs[12][3]~q\;
\inst3|ALT_INV_Mux28~2_combout\ <= NOT \inst3|Mux28~2_combout\;
\inst3|ALT_INV_regs[11][3]~q\ <= NOT \inst3|regs[11][3]~q\;
\inst3|ALT_INV_regs[10][3]~q\ <= NOT \inst3|regs[10][3]~q\;
\inst3|ALT_INV_regs[9][3]~q\ <= NOT \inst3|regs[9][3]~q\;
\inst3|ALT_INV_regs[8][3]~q\ <= NOT \inst3|regs[8][3]~q\;
\inst3|ALT_INV_Mux28~1_combout\ <= NOT \inst3|Mux28~1_combout\;
\inst3|ALT_INV_regs[7][3]~q\ <= NOT \inst3|regs[7][3]~q\;
\inst3|ALT_INV_regs[6][3]~q\ <= NOT \inst3|regs[6][3]~q\;
\inst3|ALT_INV_regs[5][3]~q\ <= NOT \inst3|regs[5][3]~q\;
\inst3|ALT_INV_regs[4][3]~q\ <= NOT \inst3|regs[4][3]~q\;
\inst3|ALT_INV_Mux28~0_combout\ <= NOT \inst3|Mux28~0_combout\;
\inst3|ALT_INV_regs[3][3]~q\ <= NOT \inst3|regs[3][3]~q\;
\inst3|ALT_INV_regs[2][3]~q\ <= NOT \inst3|regs[2][3]~q\;
\inst3|ALT_INV_regs[1][3]~q\ <= NOT \inst3|regs[1][3]~q\;
\inst3|ALT_INV_regs[0][3]~q\ <= NOT \inst3|regs[0][3]~q\;
\inst3|ALT_INV_Mux27~4_combout\ <= NOT \inst3|Mux27~4_combout\;
\inst3|ALT_INV_Mux27~3_combout\ <= NOT \inst3|Mux27~3_combout\;
\inst3|ALT_INV_regs[15][4]~q\ <= NOT \inst3|regs[15][4]~q\;
\inst3|ALT_INV_regs[11][4]~q\ <= NOT \inst3|regs[11][4]~q\;
\inst3|ALT_INV_regs[7][4]~q\ <= NOT \inst3|regs[7][4]~q\;
\inst3|ALT_INV_regs[3][4]~q\ <= NOT \inst3|regs[3][4]~q\;
\inst3|ALT_INV_Mux27~2_combout\ <= NOT \inst3|Mux27~2_combout\;
\inst3|ALT_INV_regs[14][4]~q\ <= NOT \inst3|regs[14][4]~q\;
\inst3|ALT_INV_regs[10][4]~q\ <= NOT \inst3|regs[10][4]~q\;
\inst3|ALT_INV_regs[6][4]~q\ <= NOT \inst3|regs[6][4]~q\;
\inst3|ALT_INV_regs[2][4]~q\ <= NOT \inst3|regs[2][4]~q\;
\inst3|ALT_INV_Mux27~1_combout\ <= NOT \inst3|Mux27~1_combout\;
\inst3|ALT_INV_regs[13][4]~q\ <= NOT \inst3|regs[13][4]~q\;
\inst3|ALT_INV_regs[9][4]~q\ <= NOT \inst3|regs[9][4]~q\;
\inst3|ALT_INV_regs[5][4]~q\ <= NOT \inst3|regs[5][4]~q\;
\inst3|ALT_INV_regs[1][4]~q\ <= NOT \inst3|regs[1][4]~q\;
\inst3|ALT_INV_Mux27~0_combout\ <= NOT \inst3|Mux27~0_combout\;
\inst3|ALT_INV_regs[12][4]~q\ <= NOT \inst3|regs[12][4]~q\;
\inst3|ALT_INV_regs[8][4]~q\ <= NOT \inst3|regs[8][4]~q\;
\inst3|ALT_INV_regs[4][4]~q\ <= NOT \inst3|regs[4][4]~q\;
\inst3|ALT_INV_regs[0][4]~q\ <= NOT \inst3|regs[0][4]~q\;
\inst3|ALT_INV_Mux26~4_combout\ <= NOT \inst3|Mux26~4_combout\;
\inst3|ALT_INV_Mux26~3_combout\ <= NOT \inst3|Mux26~3_combout\;
\inst3|ALT_INV_regs[15][5]~q\ <= NOT \inst3|regs[15][5]~q\;
\inst3|ALT_INV_regs[14][5]~q\ <= NOT \inst3|regs[14][5]~q\;
\inst3|ALT_INV_regs[13][5]~q\ <= NOT \inst3|regs[13][5]~q\;
\inst3|ALT_INV_regs[12][5]~q\ <= NOT \inst3|regs[12][5]~q\;
\inst3|ALT_INV_Mux26~2_combout\ <= NOT \inst3|Mux26~2_combout\;
\inst3|ALT_INV_regs[11][5]~q\ <= NOT \inst3|regs[11][5]~q\;
\inst3|ALT_INV_regs[10][5]~q\ <= NOT \inst3|regs[10][5]~q\;
\inst3|ALT_INV_regs[9][5]~q\ <= NOT \inst3|regs[9][5]~q\;
\inst3|ALT_INV_regs[8][5]~q\ <= NOT \inst3|regs[8][5]~q\;
\inst3|ALT_INV_Mux26~1_combout\ <= NOT \inst3|Mux26~1_combout\;
\inst3|ALT_INV_regs[7][5]~q\ <= NOT \inst3|regs[7][5]~q\;
\inst3|ALT_INV_regs[6][5]~q\ <= NOT \inst3|regs[6][5]~q\;
\inst3|ALT_INV_regs[5][5]~q\ <= NOT \inst3|regs[5][5]~q\;
\inst3|ALT_INV_regs[4][5]~q\ <= NOT \inst3|regs[4][5]~q\;
\inst3|ALT_INV_Mux26~0_combout\ <= NOT \inst3|Mux26~0_combout\;
\inst3|ALT_INV_regs[3][5]~q\ <= NOT \inst3|regs[3][5]~q\;
\inst3|ALT_INV_regs[2][5]~q\ <= NOT \inst3|regs[2][5]~q\;
\inst3|ALT_INV_regs[1][5]~q\ <= NOT \inst3|regs[1][5]~q\;
\inst3|ALT_INV_regs[0][5]~q\ <= NOT \inst3|regs[0][5]~q\;
\inst3|ALT_INV_Mux25~4_combout\ <= NOT \inst3|Mux25~4_combout\;
\inst3|ALT_INV_Mux25~3_combout\ <= NOT \inst3|Mux25~3_combout\;
\inst3|ALT_INV_regs[15][6]~q\ <= NOT \inst3|regs[15][6]~q\;
\inst3|ALT_INV_regs[11][6]~q\ <= NOT \inst3|regs[11][6]~q\;
\inst3|ALT_INV_regs[7][6]~q\ <= NOT \inst3|regs[7][6]~q\;
\inst3|ALT_INV_regs[3][6]~q\ <= NOT \inst3|regs[3][6]~q\;
\inst3|ALT_INV_Mux25~2_combout\ <= NOT \inst3|Mux25~2_combout\;
\inst3|ALT_INV_regs[14][6]~q\ <= NOT \inst3|regs[14][6]~q\;
\inst3|ALT_INV_regs[10][6]~q\ <= NOT \inst3|regs[10][6]~q\;
\inst3|ALT_INV_regs[6][6]~q\ <= NOT \inst3|regs[6][6]~q\;
\inst3|ALT_INV_regs[2][6]~q\ <= NOT \inst3|regs[2][6]~q\;
\inst3|ALT_INV_Mux25~1_combout\ <= NOT \inst3|Mux25~1_combout\;
\inst3|ALT_INV_regs[13][6]~q\ <= NOT \inst3|regs[13][6]~q\;
\inst3|ALT_INV_regs[9][6]~q\ <= NOT \inst3|regs[9][6]~q\;
\inst3|ALT_INV_regs[5][6]~q\ <= NOT \inst3|regs[5][6]~q\;
\inst3|ALT_INV_regs[1][6]~q\ <= NOT \inst3|regs[1][6]~q\;
\inst3|ALT_INV_Mux25~0_combout\ <= NOT \inst3|Mux25~0_combout\;
\inst3|ALT_INV_regs[12][6]~q\ <= NOT \inst3|regs[12][6]~q\;
\inst3|ALT_INV_regs[8][6]~q\ <= NOT \inst3|regs[8][6]~q\;
\inst3|ALT_INV_regs[4][6]~q\ <= NOT \inst3|regs[4][6]~q\;
\inst3|ALT_INV_regs[0][6]~q\ <= NOT \inst3|regs[0][6]~q\;
\inst3|ALT_INV_Mux24~4_combout\ <= NOT \inst3|Mux24~4_combout\;
\inst3|ALT_INV_Mux24~3_combout\ <= NOT \inst3|Mux24~3_combout\;
\inst3|ALT_INV_regs[15][7]~q\ <= NOT \inst3|regs[15][7]~q\;
\inst3|ALT_INV_regs[14][7]~q\ <= NOT \inst3|regs[14][7]~q\;
\inst3|ALT_INV_regs[13][7]~q\ <= NOT \inst3|regs[13][7]~q\;
\inst3|ALT_INV_regs[12][7]~q\ <= NOT \inst3|regs[12][7]~q\;
\inst3|ALT_INV_Mux24~2_combout\ <= NOT \inst3|Mux24~2_combout\;
\inst3|ALT_INV_regs[11][7]~q\ <= NOT \inst3|regs[11][7]~q\;
\inst3|ALT_INV_regs[10][7]~q\ <= NOT \inst3|regs[10][7]~q\;
\inst3|ALT_INV_regs[9][7]~q\ <= NOT \inst3|regs[9][7]~q\;
\inst3|ALT_INV_regs[8][7]~q\ <= NOT \inst3|regs[8][7]~q\;
\inst3|ALT_INV_Mux24~1_combout\ <= NOT \inst3|Mux24~1_combout\;
\inst3|ALT_INV_regs[7][7]~q\ <= NOT \inst3|regs[7][7]~q\;
\inst3|ALT_INV_regs[6][7]~q\ <= NOT \inst3|regs[6][7]~q\;
\inst3|ALT_INV_regs[5][7]~q\ <= NOT \inst3|regs[5][7]~q\;
\inst3|ALT_INV_regs[4][7]~q\ <= NOT \inst3|regs[4][7]~q\;
\inst3|ALT_INV_Mux24~0_combout\ <= NOT \inst3|Mux24~0_combout\;
\inst3|ALT_INV_regs[3][7]~q\ <= NOT \inst3|regs[3][7]~q\;
\inst3|ALT_INV_regs[2][7]~q\ <= NOT \inst3|regs[2][7]~q\;
\inst3|ALT_INV_regs[1][7]~q\ <= NOT \inst3|regs[1][7]~q\;
\inst3|ALT_INV_regs[0][7]~q\ <= NOT \inst3|regs[0][7]~q\;
\inst3|ALT_INV_Mux23~4_combout\ <= NOT \inst3|Mux23~4_combout\;
\inst3|ALT_INV_Mux23~3_combout\ <= NOT \inst3|Mux23~3_combout\;
\inst3|ALT_INV_regs[15][8]~q\ <= NOT \inst3|regs[15][8]~q\;
\inst3|ALT_INV_regs[11][8]~q\ <= NOT \inst3|regs[11][8]~q\;
\inst3|ALT_INV_Mux44~0_combout\ <= NOT \inst3|Mux44~0_combout\;
\inst3|ALT_INV_Mux43~4_combout\ <= NOT \inst3|Mux43~4_combout\;
\inst3|ALT_INV_Mux43~3_combout\ <= NOT \inst3|Mux43~3_combout\;
\inst3|ALT_INV_Mux43~2_combout\ <= NOT \inst3|Mux43~2_combout\;
\inst3|ALT_INV_Mux43~1_combout\ <= NOT \inst3|Mux43~1_combout\;
\inst3|ALT_INV_Mux43~0_combout\ <= NOT \inst3|Mux43~0_combout\;
\inst3|ALT_INV_Mux42~4_combout\ <= NOT \inst3|Mux42~4_combout\;
\inst3|ALT_INV_Mux42~3_combout\ <= NOT \inst3|Mux42~3_combout\;
\inst3|ALT_INV_Mux42~2_combout\ <= NOT \inst3|Mux42~2_combout\;
\inst3|ALT_INV_Mux42~1_combout\ <= NOT \inst3|Mux42~1_combout\;
\inst3|ALT_INV_Mux42~0_combout\ <= NOT \inst3|Mux42~0_combout\;
\inst3|ALT_INV_Mux41~4_combout\ <= NOT \inst3|Mux41~4_combout\;
\inst3|ALT_INV_Mux41~3_combout\ <= NOT \inst3|Mux41~3_combout\;
\inst3|ALT_INV_Mux41~2_combout\ <= NOT \inst3|Mux41~2_combout\;
\inst3|ALT_INV_Mux41~1_combout\ <= NOT \inst3|Mux41~1_combout\;
\inst3|ALT_INV_Mux41~0_combout\ <= NOT \inst3|Mux41~0_combout\;
\inst3|ALT_INV_Mux40~4_combout\ <= NOT \inst3|Mux40~4_combout\;
\inst3|ALT_INV_Mux40~3_combout\ <= NOT \inst3|Mux40~3_combout\;
\inst3|ALT_INV_Mux40~2_combout\ <= NOT \inst3|Mux40~2_combout\;
\inst3|ALT_INV_Mux40~1_combout\ <= NOT \inst3|Mux40~1_combout\;
\inst3|ALT_INV_Mux40~0_combout\ <= NOT \inst3|Mux40~0_combout\;
\inst3|ALT_INV_Mux39~4_combout\ <= NOT \inst3|Mux39~4_combout\;
\inst3|ALT_INV_Mux39~3_combout\ <= NOT \inst3|Mux39~3_combout\;
\inst3|ALT_INV_Mux39~2_combout\ <= NOT \inst3|Mux39~2_combout\;
\inst3|ALT_INV_Mux39~1_combout\ <= NOT \inst3|Mux39~1_combout\;
\inst3|ALT_INV_Mux39~0_combout\ <= NOT \inst3|Mux39~0_combout\;
\inst3|ALT_INV_Mux38~4_combout\ <= NOT \inst3|Mux38~4_combout\;
\inst3|ALT_INV_Mux38~3_combout\ <= NOT \inst3|Mux38~3_combout\;
\inst3|ALT_INV_Mux38~2_combout\ <= NOT \inst3|Mux38~2_combout\;
\inst3|ALT_INV_Mux38~1_combout\ <= NOT \inst3|Mux38~1_combout\;
\inst3|ALT_INV_Mux38~0_combout\ <= NOT \inst3|Mux38~0_combout\;
\inst3|ALT_INV_Mux37~4_combout\ <= NOT \inst3|Mux37~4_combout\;
\inst3|ALT_INV_Mux37~3_combout\ <= NOT \inst3|Mux37~3_combout\;
\inst3|ALT_INV_Mux37~2_combout\ <= NOT \inst3|Mux37~2_combout\;
\inst3|ALT_INV_Mux37~1_combout\ <= NOT \inst3|Mux37~1_combout\;
\inst3|ALT_INV_Mux37~0_combout\ <= NOT \inst3|Mux37~0_combout\;
\inst3|ALT_INV_Mux36~4_combout\ <= NOT \inst3|Mux36~4_combout\;
\inst3|ALT_INV_Mux36~3_combout\ <= NOT \inst3|Mux36~3_combout\;
\inst3|ALT_INV_Mux36~2_combout\ <= NOT \inst3|Mux36~2_combout\;
\inst3|ALT_INV_Mux36~1_combout\ <= NOT \inst3|Mux36~1_combout\;
\inst3|ALT_INV_Mux36~0_combout\ <= NOT \inst3|Mux36~0_combout\;
\inst3|ALT_INV_Mux35~4_combout\ <= NOT \inst3|Mux35~4_combout\;
\inst3|ALT_INV_Mux35~3_combout\ <= NOT \inst3|Mux35~3_combout\;
\inst3|ALT_INV_Mux35~2_combout\ <= NOT \inst3|Mux35~2_combout\;
\inst3|ALT_INV_Mux35~1_combout\ <= NOT \inst3|Mux35~1_combout\;
\inst3|ALT_INV_Mux35~0_combout\ <= NOT \inst3|Mux35~0_combout\;
\inst3|ALT_INV_Mux34~4_combout\ <= NOT \inst3|Mux34~4_combout\;
\inst3|ALT_INV_Mux34~3_combout\ <= NOT \inst3|Mux34~3_combout\;
\inst3|ALT_INV_Mux34~2_combout\ <= NOT \inst3|Mux34~2_combout\;
\inst3|ALT_INV_Mux34~1_combout\ <= NOT \inst3|Mux34~1_combout\;
\inst3|ALT_INV_Mux34~0_combout\ <= NOT \inst3|Mux34~0_combout\;
\inst3|ALT_INV_Mux33~4_combout\ <= NOT \inst3|Mux33~4_combout\;
\inst3|ALT_INV_Mux33~3_combout\ <= NOT \inst3|Mux33~3_combout\;
\inst3|ALT_INV_Mux33~2_combout\ <= NOT \inst3|Mux33~2_combout\;
\inst3|ALT_INV_Mux33~1_combout\ <= NOT \inst3|Mux33~1_combout\;
\inst3|ALT_INV_Mux33~0_combout\ <= NOT \inst3|Mux33~0_combout\;
\inst3|ALT_INV_Mux32~4_combout\ <= NOT \inst3|Mux32~4_combout\;
\inst2|ALT_INV_rz\(3) <= NOT \inst2|rz\(3);
\inst2|ALT_INV_rz\(2) <= NOT \inst2|rz\(2);
\inst3|ALT_INV_Mux32~3_combout\ <= NOT \inst3|Mux32~3_combout\;
\inst3|ALT_INV_Mux32~2_combout\ <= NOT \inst3|Mux32~2_combout\;
\inst3|ALT_INV_Mux32~1_combout\ <= NOT \inst3|Mux32~1_combout\;
\inst3|ALT_INV_Mux32~0_combout\ <= NOT \inst3|Mux32~0_combout\;
\inst2|ALT_INV_rz\(1) <= NOT \inst2|rz\(1);
\inst2|ALT_INV_rz\(0) <= NOT \inst2|rz\(0);
\inst2|ALT_INV_opcode\(0) <= NOT \inst2|opcode\(0);
\inst2|ALT_INV_opcode\(1) <= NOT \inst2|opcode\(1);
\inst2|ALT_INV_opcode\(2) <= NOT \inst2|opcode\(2);
\inst2|ALT_INV_opcode\(3) <= NOT \inst2|opcode\(3);
\inst2|ALT_INV_opcode\(4) <= NOT \inst2|opcode\(4);
\inst2|ALT_INV_opcode\(5) <= NOT \inst2|opcode\(5);
\inst7|ALT_INV_dataSel\(0) <= NOT \inst7|dataSel\(0);
\inst7|ALT_INV_dataSel\(1) <= NOT \inst7|dataSel\(1);
\inst7|ALT_INV_addrSel\(0) <= NOT \inst7|addrSel\(0);
\inst7|ALT_INV_addrSel\(1) <= NOT \inst7|addrSel\(1);
\inst9|ALT_INV_z_flag~q\ <= NOT \inst9|z_flag~q\;
\inst7|ALT_INV_wren~q\ <= NOT \inst7|wren~q\;
\inst7|ALT_INV_ld_r~q\ <= NOT \inst7|ld_r~q\;
\inst3|ALT_INV_Mux31~4_combout\ <= NOT \inst3|Mux31~4_combout\;
\inst3|ALT_INV_Mux31~3_combout\ <= NOT \inst3|Mux31~3_combout\;
\inst3|ALT_INV_regs[15][0]~q\ <= NOT \inst3|regs[15][0]~q\;
\inst3|ALT_INV_regs[11][0]~q\ <= NOT \inst3|regs[11][0]~q\;
\inst3|ALT_INV_regs[7][0]~q\ <= NOT \inst3|regs[7][0]~q\;
\inst3|ALT_INV_regs[3][0]~q\ <= NOT \inst3|regs[3][0]~q\;
\inst3|ALT_INV_Mux31~2_combout\ <= NOT \inst3|Mux31~2_combout\;
\inst3|ALT_INV_regs[14][0]~q\ <= NOT \inst3|regs[14][0]~q\;
\inst3|ALT_INV_regs[10][0]~q\ <= NOT \inst3|regs[10][0]~q\;
\inst3|ALT_INV_regs[6][0]~q\ <= NOT \inst3|regs[6][0]~q\;
\inst3|ALT_INV_regs[2][0]~q\ <= NOT \inst3|regs[2][0]~q\;
\inst3|ALT_INV_Mux31~1_combout\ <= NOT \inst3|Mux31~1_combout\;
\inst3|ALT_INV_regs[13][0]~q\ <= NOT \inst3|regs[13][0]~q\;
\inst3|ALT_INV_regs[9][0]~q\ <= NOT \inst3|regs[9][0]~q\;
\inst3|ALT_INV_regs[5][0]~q\ <= NOT \inst3|regs[5][0]~q\;
\inst3|ALT_INV_regs[1][0]~q\ <= NOT \inst3|regs[1][0]~q\;
\inst3|ALT_INV_Mux31~0_combout\ <= NOT \inst3|Mux31~0_combout\;
\inst3|ALT_INV_regs[12][0]~q\ <= NOT \inst3|regs[12][0]~q\;
\inst3|ALT_INV_regs[8][0]~q\ <= NOT \inst3|regs[8][0]~q\;
\inst3|ALT_INV_regs[4][0]~q\ <= NOT \inst3|regs[4][0]~q\;
\inst3|ALT_INV_regs[0][0]~q\ <= NOT \inst3|regs[0][0]~q\;
\inst3|ALT_INV_Mux30~4_combout\ <= NOT \inst3|Mux30~4_combout\;
\inst3|ALT_INV_Mux30~3_combout\ <= NOT \inst3|Mux30~3_combout\;
\inst3|ALT_INV_regs[15][1]~q\ <= NOT \inst3|regs[15][1]~q\;
\inst3|ALT_INV_regs[14][1]~q\ <= NOT \inst3|regs[14][1]~q\;
\inst3|ALT_INV_regs[13][1]~q\ <= NOT \inst3|regs[13][1]~q\;
\inst3|ALT_INV_regs[12][1]~q\ <= NOT \inst3|regs[12][1]~q\;
\inst3|ALT_INV_Mux30~2_combout\ <= NOT \inst3|Mux30~2_combout\;
\inst3|ALT_INV_regs[11][1]~q\ <= NOT \inst3|regs[11][1]~q\;
\inst3|ALT_INV_regs[10][1]~q\ <= NOT \inst3|regs[10][1]~q\;
\inst3|ALT_INV_regs[9][1]~q\ <= NOT \inst3|regs[9][1]~q\;
\inst3|ALT_INV_regs[8][1]~q\ <= NOT \inst3|regs[8][1]~q\;
\inst3|ALT_INV_Mux30~1_combout\ <= NOT \inst3|Mux30~1_combout\;
\inst3|ALT_INV_regs[7][1]~q\ <= NOT \inst3|regs[7][1]~q\;
\inst3|ALT_INV_regs[6][1]~q\ <= NOT \inst3|regs[6][1]~q\;
\inst3|ALT_INV_regs[5][1]~q\ <= NOT \inst3|regs[5][1]~q\;
\inst3|ALT_INV_regs[4][1]~q\ <= NOT \inst3|regs[4][1]~q\;
\inst3|ALT_INV_Mux30~0_combout\ <= NOT \inst3|Mux30~0_combout\;
\inst3|ALT_INV_regs[3][1]~q\ <= NOT \inst3|regs[3][1]~q\;
\inst3|ALT_INV_regs[2][1]~q\ <= NOT \inst3|regs[2][1]~q\;
\inst3|ALT_INV_regs[1][1]~q\ <= NOT \inst3|regs[1][1]~q\;
\inst3|ALT_INV_regs[0][1]~q\ <= NOT \inst3|regs[0][1]~q\;
\inst3|ALT_INV_Mux29~4_combout\ <= NOT \inst3|Mux29~4_combout\;
\inst3|ALT_INV_Mux29~3_combout\ <= NOT \inst3|Mux29~3_combout\;
\inst3|ALT_INV_regs[15][2]~q\ <= NOT \inst3|regs[15][2]~q\;
\inst2|ALT_INV_operand\(0) <= NOT \inst2|operand\(0);
\inst2|ALT_INV_operand\(1) <= NOT \inst2|operand\(1);
\inst2|ALT_INV_operand\(2) <= NOT \inst2|operand\(2);
\inst2|ALT_INV_operand\(3) <= NOT \inst2|operand\(3);
\inst2|ALT_INV_operand\(4) <= NOT \inst2|operand\(4);
\inst2|ALT_INV_operand\(5) <= NOT \inst2|operand\(5);
\inst2|ALT_INV_operand\(6) <= NOT \inst2|operand\(6);
\inst2|ALT_INV_operand\(7) <= NOT \inst2|operand\(7);
\inst2|ALT_INV_operand\(8) <= NOT \inst2|operand\(8);
\inst2|ALT_INV_operand\(9) <= NOT \inst2|operand\(9);
\inst2|ALT_INV_operand\(10) <= NOT \inst2|operand\(10);
\inst2|ALT_INV_operand\(11) <= NOT \inst2|operand\(11);
\inst2|ALT_INV_operand\(12) <= NOT \inst2|operand\(12);
\inst2|ALT_INV_operand\(13) <= NOT \inst2|operand\(13);
\inst2|ALT_INV_operand\(14) <= NOT \inst2|operand\(14);
\inst2|ALT_INV_operand\(15) <= NOT \inst2|operand\(15);
\inst2|ALT_INV_address_method\(0) <= NOT \inst2|address_method\(0);
\inst2|ALT_INV_address_method\(1) <= NOT \inst2|address_method\(1);
\inst9|ALT_INV_alu_result\(0) <= NOT \inst9|alu_result\(0);
\inst9|ALT_INV_alu_result\(1) <= NOT \inst9|alu_result\(1);
\inst9|ALT_INV_alu_result\(2) <= NOT \inst9|alu_result\(2);
\inst9|ALT_INV_alu_result\(3) <= NOT \inst9|alu_result\(3);
\inst9|ALT_INV_alu_result\(4) <= NOT \inst9|alu_result\(4);
\inst9|ALT_INV_alu_result\(5) <= NOT \inst9|alu_result\(5);
\inst9|ALT_INV_alu_result\(6) <= NOT \inst9|alu_result\(6);
\inst9|ALT_INV_alu_result\(7) <= NOT \inst9|alu_result\(7);
\inst9|ALT_INV_alu_result\(8) <= NOT \inst9|alu_result\(8);
\inst9|ALT_INV_alu_result\(9) <= NOT \inst9|alu_result\(9);
\inst9|ALT_INV_alu_result\(10) <= NOT \inst9|alu_result\(10);
\inst9|ALT_INV_alu_result\(11) <= NOT \inst9|alu_result\(11);
\inst9|ALT_INV_alu_result\(12) <= NOT \inst9|alu_result\(12);
\inst9|ALT_INV_alu_result\(13) <= NOT \inst9|alu_result\(13);
\inst9|ALT_INV_alu_result\(14) <= NOT \inst9|alu_result\(14);
\inst9|ALT_INV_alu_result\(15) <= NOT \inst9|alu_result\(15);
\inst6|ALT_INV_present_sz_Jmp\(0) <= NOT \inst6|present_sz_Jmp\(0);
\inst6|ALT_INV_present_sz_Jmp\(1) <= NOT \inst6|present_sz_Jmp\(1);
\inst7|ALT_INV_stateOut\(0) <= NOT \inst7|stateOut\(0);
\inst7|ALT_INV_stateOut\(1) <= NOT \inst7|stateOut\(1);
\inst7|ALT_INV_stateOut\(2) <= NOT \inst7|stateOut\(2);
\inst7|ALT_INV_stateOut\(3) <= NOT \inst7|stateOut\(3);
\inst7|ALT_INV_increment\(0) <= NOT \inst7|increment\(0);
\inst7|ALT_INV_increment\(3) <= NOT \inst7|increment\(3);
\inst7|ALT_INV_sop_wr~q\ <= NOT \inst7|sop_wr~q\;
\inst7|ALT_INV_dpcr_wr~q\ <= NOT \inst7|dpcr_wr~q\;
\inst7|ALT_INV_rf_sel\(0) <= NOT \inst7|rf_sel\(0);
\inst7|ALT_INV_rf_sel\(1) <= NOT \inst7|rf_sel\(1);
\inst7|ALT_INV_rf_sel\(2) <= NOT \inst7|rf_sel\(2);
\inst7|ALT_INV_rf_sel\(3) <= NOT \inst7|rf_sel\(3);
\inst3|ALT_INV_Mux47~4_combout\ <= NOT \inst3|Mux47~4_combout\;
\inst3|ALT_INV_Mux47~3_combout\ <= NOT \inst3|Mux47~3_combout\;
\inst3|ALT_INV_Mux47~2_combout\ <= NOT \inst3|Mux47~2_combout\;
\inst3|ALT_INV_Mux47~1_combout\ <= NOT \inst3|Mux47~1_combout\;
\inst3|ALT_INV_Mux47~0_combout\ <= NOT \inst3|Mux47~0_combout\;
\inst3|ALT_INV_Mux46~4_combout\ <= NOT \inst3|Mux46~4_combout\;
\inst3|ALT_INV_Mux46~3_combout\ <= NOT \inst3|Mux46~3_combout\;
\inst3|ALT_INV_Mux46~2_combout\ <= NOT \inst3|Mux46~2_combout\;
\inst3|ALT_INV_Mux46~1_combout\ <= NOT \inst3|Mux46~1_combout\;
\inst3|ALT_INV_Mux46~0_combout\ <= NOT \inst3|Mux46~0_combout\;
\inst3|ALT_INV_Mux45~4_combout\ <= NOT \inst3|Mux45~4_combout\;
\inst3|ALT_INV_Mux45~3_combout\ <= NOT \inst3|Mux45~3_combout\;
\inst3|ALT_INV_Mux45~2_combout\ <= NOT \inst3|Mux45~2_combout\;
\inst3|ALT_INV_Mux45~1_combout\ <= NOT \inst3|Mux45~1_combout\;
\inst3|ALT_INV_Mux45~0_combout\ <= NOT \inst3|Mux45~0_combout\;
\inst3|ALT_INV_Mux44~4_combout\ <= NOT \inst3|Mux44~4_combout\;
\inst3|ALT_INV_Mux44~3_combout\ <= NOT \inst3|Mux44~3_combout\;
\inst3|ALT_INV_Mux44~2_combout\ <= NOT \inst3|Mux44~2_combout\;
\inst3|ALT_INV_Mux44~1_combout\ <= NOT \inst3|Mux44~1_combout\;
\inst7|ALT_INV_Mux46~0_combout\ <= NOT \inst7|Mux46~0_combout\;
\inst7|ALT_INV_Mux45~6_combout\ <= NOT \inst7|Mux45~6_combout\;
\inst7|ALT_INV_Mux45~5_combout\ <= NOT \inst7|Mux45~5_combout\;
\inst7|ALT_INV_Mux45~4_combout\ <= NOT \inst7|Mux45~4_combout\;
\inst7|ALT_INV_Mux45~3_combout\ <= NOT \inst7|Mux45~3_combout\;
\inst7|ALT_INV_Mux45~2_combout\ <= NOT \inst7|Mux45~2_combout\;
\inst7|ALT_INV_Mux45~1_combout\ <= NOT \inst7|Mux45~1_combout\;
\inst7|ALT_INV_dataSel[1]~1_combout\ <= NOT \inst7|dataSel[1]~1_combout\;
\inst7|ALT_INV_dataSel[1]~0_combout\ <= NOT \inst7|dataSel[1]~0_combout\;
\inst7|ALT_INV_Mux47~0_combout\ <= NOT \inst7|Mux47~0_combout\;
\inst7|ALT_INV_Mux59~0_combout\ <= NOT \inst7|Mux59~0_combout\;
\inst7|ALT_INV_Mux58~1_combout\ <= NOT \inst7|Mux58~1_combout\;
\inst7|ALT_INV_Mux58~0_combout\ <= NOT \inst7|Mux58~0_combout\;
\inst7|ALT_INV_addrSel[0]~3_combout\ <= NOT \inst7|addrSel[0]~3_combout\;
\inst7|ALT_INV_addrSel[1]~1_combout\ <= NOT \inst7|addrSel[1]~1_combout\;
\inst7|ALT_INV_Mux57~0_combout\ <= NOT \inst7|Mux57~0_combout\;
\inst7|ALT_INV_addrSel[1]~0_combout\ <= NOT \inst7|addrSel[1]~0_combout\;
\inst9|ALT_INV_Equal0~2_combout\ <= NOT \inst9|Equal0~2_combout\;
\inst9|ALT_INV_Equal0~1_combout\ <= NOT \inst9|Equal0~1_combout\;
\inst9|ALT_INV_Equal0~0_combout\ <= NOT \inst9|Equal0~0_combout\;
\inst7|ALT_INV_Selector8~3_combout\ <= NOT \inst7|Selector8~3_combout\;
\inst7|ALT_INV_Selector8~2_combout\ <= NOT \inst7|Selector8~2_combout\;
\inst7|ALT_INV_nextState.writeData~q\ <= NOT \inst7|nextState.writeData~q\;
\inst7|ALT_INV_nextState.storeAluResult~q\ <= NOT \inst7|nextState.storeAluResult~q\;
\inst7|ALT_INV_Selector6~0_combout\ <= NOT \inst7|Selector6~0_combout\;
\inst7|ALT_INV_nextState.getMemData2~q\ <= NOT \inst7|nextState.getMemData2~q\;
\inst7|ALT_INV_nextState.loadAluResult~q\ <= NOT \inst7|nextState.loadAluResult~q\;
\inst7|ALT_INV_nextState.storeData~q\ <= NOT \inst7|nextState.storeData~q\;
\inst7|ALT_INV_nextState.decode~q\ <= NOT \inst7|nextState.decode~q\;
\inst7|ALT_INV_Selector8~1_combout\ <= NOT \inst7|Selector8~1_combout\;
\inst7|ALT_INV_nextState.getMemData~q\ <= NOT \inst7|nextState.getMemData~q\;
\inst7|ALT_INV_nextState.selStore~q\ <= NOT \inst7|nextState.selStore~q\;
\inst7|ALT_INV_Selector8~0_combout\ <= NOT \inst7|Selector8~0_combout\;
\inst7|ALT_INV_Selector16~0_combout\ <= NOT \inst7|Selector16~0_combout\;
\inst7|ALT_INV_OUTPUTS~0_combout\ <= NOT \inst7|OUTPUTS~0_combout\;
\inst7|ALT_INV_nextState.execution~q\ <= NOT \inst7|nextState.execution~q\;
\inst3|ALT_INV_regs~15_combout\ <= NOT \inst3|regs~15_combout\;
\inst3|ALT_INV_regs~13_combout\ <= NOT \inst3|regs~13_combout\;
\inst3|ALT_INV_regs~12_combout\ <= NOT \inst3|regs~12_combout\;
\inst3|ALT_INV_regs~11_combout\ <= NOT \inst3|regs~11_combout\;
\inst3|ALT_INV_regs~10_combout\ <= NOT \inst3|regs~10_combout\;
\inst3|ALT_INV_regs~9_combout\ <= NOT \inst3|regs~9_combout\;
\inst3|ALT_INV_regs~8_combout\ <= NOT \inst3|regs~8_combout\;
\inst3|ALT_INV_regs~7_combout\ <= NOT \inst3|regs~7_combout\;
\inst3|ALT_INV_regs~5_combout\ <= NOT \inst3|regs~5_combout\;
\inst3|ALT_INV_data_input_z\(10) <= NOT \inst3|data_input_z\(10);
\inst3|ALT_INV_regs~4_combout\ <= NOT \inst3|regs~4_combout\;
\inst3|ALT_INV_data_input_z\(11) <= NOT \inst3|data_input_z\(11);
\inst3|ALT_INV_regs~3_combout\ <= NOT \inst3|regs~3_combout\;
\inst3|ALT_INV_data_input_z\(12) <= NOT \inst3|data_input_z\(12);
\inst3|ALT_INV_regs~2_combout\ <= NOT \inst3|regs~2_combout\;
\inst3|ALT_INV_data_input_z\(13) <= NOT \inst3|data_input_z\(13);
\inst3|ALT_INV_regs~1_combout\ <= NOT \inst3|regs~1_combout\;
\inst3|ALT_INV_data_input_z\(14) <= NOT \inst3|data_input_z\(14);
\inst3|ALT_INV_regs~0_combout\ <= NOT \inst3|regs~0_combout\;
\inst3|ALT_INV_data_input_z\(15) <= NOT \inst3|data_input_z\(15);
\inst7|ALT_INV_alu_opsel[2]~8_combout\ <= NOT \inst7|alu_opsel[2]~8_combout\;
\inst7|ALT_INV_alu_opsel[2]~7_combout\ <= NOT \inst7|alu_opsel[2]~7_combout\;
\inst7|ALT_INV_Mux55~1_combout\ <= NOT \inst7|Mux55~1_combout\;
\inst7|ALT_INV_Mux55~0_combout\ <= NOT \inst7|Mux55~0_combout\;
\inst7|ALT_INV_Mux45~0_combout\ <= NOT \inst7|Mux45~0_combout\;
\inst7|ALT_INV_Mux52~2_combout\ <= NOT \inst7|Mux52~2_combout\;
\inst7|ALT_INV_Mux52~1_combout\ <= NOT \inst7|Mux52~1_combout\;
\inst7|ALT_INV_Mux52~0_combout\ <= NOT \inst7|Mux52~0_combout\;
\inst7|ALT_INV_alu_opsel[6]~4_combout\ <= NOT \inst7|alu_opsel[6]~4_combout\;
\inst7|ALT_INV_alu_opsel[6]~3_combout\ <= NOT \inst7|alu_opsel[6]~3_combout\;
\inst7|ALT_INV_alu_opsel[1]~2_combout\ <= NOT \inst7|alu_opsel[1]~2_combout\;
\inst7|ALT_INV_alu_opsel[1]~1_combout\ <= NOT \inst7|alu_opsel[1]~1_combout\;
\inst7|ALT_INV_alu_opsel[6]~0_combout\ <= NOT \inst7|alu_opsel[6]~0_combout\;
\inst7|ALT_INV_Selector9~0_combout\ <= NOT \inst7|Selector9~0_combout\;
\inst7|ALT_INV_Mux56~0_combout\ <= NOT \inst7|Mux56~0_combout\;
\inst7|ALT_INV_nextState.decode3~q\ <= NOT \inst7|nextState.decode3~q\;
\inst7|ALT_INV_nextState.fetch~q\ <= NOT \inst7|nextState.fetch~q\;
\inst7|ALT_INV_nextState.idle~q\ <= NOT \inst7|nextState.idle~q\;
\inst|ALT_INV_out_count[15]~2_combout\ <= NOT \inst|out_count[15]~2_combout\;
\inst9|ALT_INV_Mux24~0_combout\ <= NOT \inst9|Mux24~0_combout\;
\inst9|ALT_INV_Mux0~0_combout\ <= NOT \inst9|Mux0~0_combout\;
\inst9|ALT_INV_Mux16~0_combout\ <= NOT \inst9|Mux16~0_combout\;
\inst9|ALT_INV_Mux11~0_combout\ <= NOT \inst9|Mux11~0_combout\;
\inst9|ALT_INV_Mux27~0_combout\ <= NOT \inst9|Mux27~0_combout\;
\inst7|ALT_INV_nextState~26_combout\ <= NOT \inst7|nextState~26_combout\;
\inst7|ALT_INV_Mux1~0_combout\ <= NOT \inst7|Mux1~0_combout\;
\inst7|ALT_INV_nextState~24_combout\ <= NOT \inst7|nextState~24_combout\;
\inst7|ALT_INV_nextState~23_combout\ <= NOT \inst7|nextState~23_combout\;
\inst7|ALT_INV_nextState~22_combout\ <= NOT \inst7|nextState~22_combout\;
\inst7|ALT_INV_nextState~21_combout\ <= NOT \inst7|nextState~21_combout\;
\inst7|ALT_INV_nextState~20_combout\ <= NOT \inst7|nextState~20_combout\;
\inst7|ALT_INV_ld_r~0_combout\ <= NOT \inst7|ld_r~0_combout\;
\inst7|ALT_INV_nextState~19_combout\ <= NOT \inst7|nextState~19_combout\;
\inst3|ALT_INV_Mux5~0_combout\ <= NOT \inst3|Mux5~0_combout\;
\inst3|ALT_INV_Mux4~0_combout\ <= NOT \inst3|Mux4~0_combout\;
\inst3|ALT_INV_Mux3~0_combout\ <= NOT \inst3|Mux3~0_combout\;
\inst3|ALT_INV_Mux2~0_combout\ <= NOT \inst3|Mux2~0_combout\;
\inst3|ALT_INV_Mux1~0_combout\ <= NOT \inst3|Mux1~0_combout\;
\inst3|ALT_INV_Mux0~0_combout\ <= NOT \inst3|Mux0~0_combout\;
\inst3|ALT_INV_data_input_z[13]~1_combout\ <= NOT \inst3|data_input_z[13]~1_combout\;
\inst3|ALT_INV_data_input_z[13]~0_combout\ <= NOT \inst3|data_input_z[13]~0_combout\;
\inst7|ALT_INV_nextState~18_combout\ <= NOT \inst7|nextState~18_combout\;
\inst7|ALT_INV_nextState~17_combout\ <= NOT \inst7|nextState~17_combout\;
\inst7|ALT_INV_Selector11~0_combout\ <= NOT \inst7|Selector11~0_combout\;
\inst7|ALT_INV_Mux31~0_combout\ <= NOT \inst7|Mux31~0_combout\;
\inst7|ALT_INV_dpcr_lsb_sel~q\ <= NOT \inst7|dpcr_lsb_sel~q\;
\inst6|ALT_INV_process_0~3_combout\ <= NOT \inst6|process_0~3_combout\;
\inst6|ALT_INV_process_0~2_combout\ <= NOT \inst6|process_0~2_combout\;
\inst6|ALT_INV_process_0~1_combout\ <= NOT \inst6|process_0~1_combout\;
\inst7|ALT_INV_Selector5~0_combout\ <= NOT \inst7|Selector5~0_combout\;
\inst7|ALT_INV_Selector7~0_combout\ <= NOT \inst7|Selector7~0_combout\;
\inst7|ALT_INV_Selector3~3_combout\ <= NOT \inst7|Selector3~3_combout\;
\inst7|ALT_INV_Selector3~2_combout\ <= NOT \inst7|Selector3~2_combout\;
\inst7|ALT_INV_Selector3~1_combout\ <= NOT \inst7|Selector3~1_combout\;
\inst7|ALT_INV_Selector3~0_combout\ <= NOT \inst7|Selector3~0_combout\;
\inst7|ALT_INV_Equal3~0_combout\ <= NOT \inst7|Equal3~0_combout\;
\inst7|ALT_INV_increment[2]~0_combout\ <= NOT \inst7|increment[2]~0_combout\;
\inst7|ALT_INV_Equal5~0_combout\ <= NOT \inst7|Equal5~0_combout\;
\inst7|ALT_INV_Mux61~0_combout\ <= NOT \inst7|Mux61~0_combout\;
\inst7|ALT_INV_Selector0~0_combout\ <= NOT \inst7|Selector0~0_combout\;
\inst7|ALT_INV_Selector22~1_combout\ <= NOT \inst7|Selector22~1_combout\;
\inst7|ALT_INV_Selector22~0_combout\ <= NOT \inst7|Selector22~0_combout\;
\inst7|ALT_INV_nextState.decode2~q\ <= NOT \inst7|nextState.decode2~q\;
\inst7|ALT_INV_Mux48~5_combout\ <= NOT \inst7|Mux48~5_combout\;
\inst7|ALT_INV_Mux48~4_combout\ <= NOT \inst7|Mux48~4_combout\;
\inst7|ALT_INV_Mux48~3_combout\ <= NOT \inst7|Mux48~3_combout\;
\inst7|ALT_INV_Mux48~2_combout\ <= NOT \inst7|Mux48~2_combout\;
\inst7|ALT_INV_Mux48~1_combout\ <= NOT \inst7|Mux48~1_combout\;
\inst7|ALT_INV_Mux48~0_combout\ <= NOT \inst7|Mux48~0_combout\;
\inst7|ALT_INV_Mux47~5_combout\ <= NOT \inst7|Mux47~5_combout\;
\inst7|ALT_INV_Mux47~4_combout\ <= NOT \inst7|Mux47~4_combout\;
\inst7|ALT_INV_Mux47~3_combout\ <= NOT \inst7|Mux47~3_combout\;
\inst7|ALT_INV_Mux47~2_combout\ <= NOT \inst7|Mux47~2_combout\;
\inst7|ALT_INV_Mux47~1_combout\ <= NOT \inst7|Mux47~1_combout\;
\inst7|ALT_INV_Mux46~4_combout\ <= NOT \inst7|Mux46~4_combout\;
\inst7|ALT_INV_Mux46~3_combout\ <= NOT \inst7|Mux46~3_combout\;
\inst7|ALT_INV_Mux46~2_combout\ <= NOT \inst7|Mux46~2_combout\;
\inst7|ALT_INV_Mux46~1_combout\ <= NOT \inst7|Mux46~1_combout\;
\ALT_INV_CLOCK_50~inputCLKENA0_outclk\ <= NOT \CLOCK_50~inputCLKENA0_outclk\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[4]~input_o\ <= NOT \SW[4]~input_o\;
\ALT_INV_SW[5]~input_o\ <= NOT \SW[5]~input_o\;
\ALT_INV_SW[6]~input_o\ <= NOT \SW[6]~input_o\;
\ALT_INV_SW[7]~input_o\ <= NOT \SW[7]~input_o\;
\ALT_INV_SW[8]~input_o\ <= NOT \SW[8]~input_o\;
\ALT_INV_SW[9]~input_o\ <= NOT \SW[9]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\inst7|ALT_INV_Mux52~4_combout\ <= NOT \inst7|Mux52~4_combout\;
\inst9|ALT_INV_Mux33~0_combout\ <= NOT \inst9|Mux33~0_combout\;
\inst9|ALT_INV_Mux47~0_combout\ <= NOT \inst9|Mux47~0_combout\;
\inst9|ALT_INV_Mux15~0_combout\ <= NOT \inst9|Mux15~0_combout\;
\inst9|ALT_INV_Mux31~0_combout\ <= NOT \inst9|Mux31~0_combout\;
\inst9|ALT_INV_Mux46~0_combout\ <= NOT \inst9|Mux46~0_combout\;
\inst9|ALT_INV_Mux44~0_combout\ <= NOT \inst9|Mux44~0_combout\;
\inst9|ALT_INV_Mux37~0_combout\ <= NOT \inst9|Mux37~0_combout\;
\inst9|ALT_INV_Mux5~0_combout\ <= NOT \inst9|Mux5~0_combout\;
\inst9|ALT_INV_Mux21~0_combout\ <= NOT \inst9|Mux21~0_combout\;
\inst9|ALT_INV_Mux42~0_combout\ <= NOT \inst9|Mux42~0_combout\;
\inst9|ALT_INV_Mux41~0_combout\ <= NOT \inst9|Mux41~0_combout\;
\inst9|ALT_INV_Mux40~0_combout\ <= NOT \inst9|Mux40~0_combout\;
\inst9|ALT_INV_Mux39~0_combout\ <= NOT \inst9|Mux39~0_combout\;
\inst9|ALT_INV_Mux38~0_combout\ <= NOT \inst9|Mux38~0_combout\;
\inst9|ALT_INV_Mux36~0_combout\ <= NOT \inst9|Mux36~0_combout\;
\inst9|ALT_INV_Mux35~0_combout\ <= NOT \inst9|Mux35~0_combout\;
\inst9|ALT_INV_Mux34~2_combout\ <= NOT \inst9|Mux34~2_combout\;
\inst9|ALT_INV_Mux45~0_combout\ <= NOT \inst9|Mux45~0_combout\;
\inst9|ALT_INV_Mux43~0_combout\ <= NOT \inst9|Mux43~0_combout\;
\inst9|ALT_INV_Mux34~1_combout\ <= NOT \inst9|Mux34~1_combout\;
\inst9|ALT_INV_Mux34~0_combout\ <= NOT \inst9|Mux34~0_combout\;
\inst9|ALT_INV_LessThan0~17_combout\ <= NOT \inst9|LessThan0~17_combout\;
\inst9|ALT_INV_LessThan0~16_combout\ <= NOT \inst9|LessThan0~16_combout\;
\inst9|ALT_INV_LessThan0~15_combout\ <= NOT \inst9|LessThan0~15_combout\;
\inst9|ALT_INV_LessThan0~14_combout\ <= NOT \inst9|LessThan0~14_combout\;
\inst9|ALT_INV_Mux3~0_combout\ <= NOT \inst9|Mux3~0_combout\;
\inst9|ALT_INV_Mux2~0_combout\ <= NOT \inst9|Mux2~0_combout\;
\inst9|ALT_INV_Mux19~0_combout\ <= NOT \inst9|Mux19~0_combout\;
\inst9|ALT_INV_Mux1~0_combout\ <= NOT \inst9|Mux1~0_combout\;
\inst9|ALT_INV_Mux17~0_combout\ <= NOT \inst9|Mux17~0_combout\;
\inst9|ALT_INV_Mux18~0_combout\ <= NOT \inst9|Mux18~0_combout\;
\inst9|ALT_INV_LessThan0~13_combout\ <= NOT \inst9|LessThan0~13_combout\;
\inst9|ALT_INV_LessThan0~12_combout\ <= NOT \inst9|LessThan0~12_combout\;
\inst9|ALT_INV_Mux7~0_combout\ <= NOT \inst9|Mux7~0_combout\;
\inst9|ALT_INV_Mux6~0_combout\ <= NOT \inst9|Mux6~0_combout\;
\inst9|ALT_INV_Mux23~0_combout\ <= NOT \inst9|Mux23~0_combout\;
\inst9|ALT_INV_LessThan0~11_combout\ <= NOT \inst9|LessThan0~11_combout\;
\inst9|ALT_INV_LessThan0~10_combout\ <= NOT \inst9|LessThan0~10_combout\;
\inst9|ALT_INV_Mux4~0_combout\ <= NOT \inst9|Mux4~0_combout\;
\inst9|ALT_INV_LessThan0~9_combout\ <= NOT \inst9|LessThan0~9_combout\;
\inst9|ALT_INV_Mux20~0_combout\ <= NOT \inst9|Mux20~0_combout\;
\inst9|ALT_INV_LessThan0~8_combout\ <= NOT \inst9|LessThan0~8_combout\;
\inst9|ALT_INV_LessThan0~7_combout\ <= NOT \inst9|LessThan0~7_combout\;
\inst9|ALT_INV_Mux22~0_combout\ <= NOT \inst9|Mux22~0_combout\;
\inst9|ALT_INV_LessThan0~6_combout\ <= NOT \inst9|LessThan0~6_combout\;
\inst9|ALT_INV_LessThan0~5_combout\ <= NOT \inst9|LessThan0~5_combout\;
\inst9|ALT_INV_LessThan0~4_combout\ <= NOT \inst9|LessThan0~4_combout\;
\inst9|ALT_INV_Mux12~0_combout\ <= NOT \inst9|Mux12~0_combout\;
\inst9|ALT_INV_Mux28~0_combout\ <= NOT \inst9|Mux28~0_combout\;
\inst9|ALT_INV_LessThan0~3_combout\ <= NOT \inst9|LessThan0~3_combout\;
\inst9|ALT_INV_LessThan0~2_combout\ <= NOT \inst9|LessThan0~2_combout\;
\inst9|ALT_INV_Mux14~0_combout\ <= NOT \inst9|Mux14~0_combout\;
\inst9|ALT_INV_Mux30~0_combout\ <= NOT \inst9|Mux30~0_combout\;
\inst9|ALT_INV_Mux13~0_combout\ <= NOT \inst9|Mux13~0_combout\;
\inst9|ALT_INV_Mux29~0_combout\ <= NOT \inst9|Mux29~0_combout\;
\inst9|ALT_INV_LessThan0~1_combout\ <= NOT \inst9|LessThan0~1_combout\;
\inst9|ALT_INV_LessThan0~0_combout\ <= NOT \inst9|LessThan0~0_combout\;
\inst9|ALT_INV_Mux10~0_combout\ <= NOT \inst9|Mux10~0_combout\;
\inst9|ALT_INV_Mux9~0_combout\ <= NOT \inst9|Mux9~0_combout\;
\inst9|ALT_INV_Mux26~0_combout\ <= NOT \inst9|Mux26~0_combout\;
\inst9|ALT_INV_Mux25~0_combout\ <= NOT \inst9|Mux25~0_combout\;
\inst9|ALT_INV_Mux8~0_combout\ <= NOT \inst9|Mux8~0_combout\;
\inst7|ALT_INV_nextState.decode2~DUPLICATE_q\ <= NOT \inst7|nextState.decode2~DUPLICATE_q\;
\inst7|ALT_INV_nextState.storeAluResult~DUPLICATE_q\ <= NOT \inst7|nextState.storeAluResult~DUPLICATE_q\;
\inst7|ALT_INV_nextState.fetch~DUPLICATE_q\ <= NOT \inst7|nextState.fetch~DUPLICATE_q\;
\inst7|ALT_INV_nextState.idle~DUPLICATE_q\ <= NOT \inst7|nextState.idle~DUPLICATE_q\;
\inst7|ALT_INV_stateOut[2]~DUPLICATE_q\ <= NOT \inst7|stateOut[2]~DUPLICATE_q\;
\inst7|ALT_INV_increment[3]~DUPLICATE_q\ <= NOT \inst7|increment[3]~DUPLICATE_q\;
\inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\ <= NOT \inst7|rf_sel[1]~DUPLICATE_q\;
\inst7|ALT_INV_addrSel[0]~DUPLICATE_q\ <= NOT \inst7|addrSel[0]~DUPLICATE_q\;
\inst3|ALT_INV_regs[0][0]~DUPLICATE_q\ <= NOT \inst3|regs[0][0]~DUPLICATE_q\;
\inst3|ALT_INV_regs[7][3]~DUPLICATE_q\ <= NOT \inst3|regs[7][3]~DUPLICATE_q\;
\inst3|ALT_INV_regs[0][4]~DUPLICATE_q\ <= NOT \inst3|regs[0][4]~DUPLICATE_q\;
\inst3|ALT_INV_regs[7][5]~DUPLICATE_q\ <= NOT \inst3|regs[7][5]~DUPLICATE_q\;
\inst3|ALT_INV_regs[9][7]~DUPLICATE_q\ <= NOT \inst3|regs[9][7]~DUPLICATE_q\;
\inst3|ALT_INV_regs[7][8]~DUPLICATE_q\ <= NOT \inst3|regs[7][8]~DUPLICATE_q\;
\inst3|ALT_INV_regs[7][9]~DUPLICATE_q\ <= NOT \inst3|regs[7][9]~DUPLICATE_q\;
\inst3|ALT_INV_regs[7][13]~DUPLICATE_q\ <= NOT \inst3|regs[7][13]~DUPLICATE_q\;
\inst3|ALT_INV_regs[1][13]~DUPLICATE_q\ <= NOT \inst3|regs[1][13]~DUPLICATE_q\;
\inst3|ALT_INV_regs[0][13]~DUPLICATE_q\ <= NOT \inst3|regs[0][13]~DUPLICATE_q\;
\inst3|ALT_INV_regs[0][15]~DUPLICATE_q\ <= NOT \inst3|regs[0][15]~DUPLICATE_q\;
\inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ <= NOT \inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\;
\inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ <= NOT \inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\;

-- Location: IOOBUF_X89_Y23_N5
\rf_init~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_rf_init);

-- Location: IOOBUF_X72_Y0_N36
\instruction[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(31));

-- Location: IOOBUF_X89_Y16_N56
\instruction[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(30));

-- Location: IOOBUF_X66_Y0_N93
\instruction[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(29));

-- Location: IOOBUF_X89_Y23_N39
\instruction[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(28));

-- Location: IOOBUF_X89_Y15_N39
\instruction[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(27));

-- Location: IOOBUF_X89_Y13_N39
\instruction[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(26));

-- Location: IOOBUF_X38_Y81_N53
\instruction[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(25));

-- Location: IOOBUF_X89_Y13_N5
\instruction[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(24));

-- Location: IOOBUF_X84_Y0_N19
\instruction[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(23));

-- Location: IOOBUF_X86_Y0_N19
\instruction[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(22));

-- Location: IOOBUF_X32_Y81_N36
\instruction[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(21));

-- Location: IOOBUF_X26_Y81_N59
\instruction[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(20));

-- Location: IOOBUF_X89_Y16_N39
\instruction[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(19));

-- Location: IOOBUF_X78_Y0_N19
\instruction[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(18));

-- Location: IOOBUF_X80_Y0_N53
\instruction[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(17));

-- Location: IOOBUF_X34_Y81_N76
\instruction[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(16));

-- Location: IOOBUF_X38_Y81_N36
\instruction[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(15));

-- Location: IOOBUF_X18_Y81_N93
\instruction[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(14));

-- Location: IOOBUF_X14_Y81_N36
\instruction[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(13));

-- Location: IOOBUF_X16_Y81_N19
\instruction[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(12));

-- Location: IOOBUF_X30_Y81_N2
\instruction[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(11));

-- Location: IOOBUF_X32_Y81_N2
\instruction[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(10));

-- Location: IOOBUF_X89_Y21_N56
\instruction[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(9));

-- Location: IOOBUF_X6_Y0_N2
\instruction[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(8));

-- Location: IOOBUF_X12_Y81_N2
\instruction[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(7));

-- Location: IOOBUF_X12_Y81_N19
\instruction[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(6));

-- Location: IOOBUF_X6_Y0_N36
\instruction[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(5));

-- Location: IOOBUF_X10_Y81_N59
\instruction[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(4));

-- Location: IOOBUF_X89_Y21_N5
\instruction[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(3));

-- Location: IOOBUF_X36_Y81_N2
\instruction[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(2));

-- Location: IOOBUF_X34_Y81_N59
\instruction[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(1));

-- Location: IOOBUF_X16_Y81_N36
\instruction[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_instruction(0));

-- Location: IOOBUF_X89_Y20_N79
\pc_count[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(15),
	devoe => ww_devoe,
	o => ww_pc_count(15));

-- Location: IOOBUF_X89_Y11_N79
\pc_count[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(14),
	devoe => ww_devoe,
	o => ww_pc_count(14));

-- Location: IOOBUF_X40_Y0_N36
\pc_count[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(13),
	devoe => ww_devoe,
	o => ww_pc_count(13));

-- Location: IOOBUF_X28_Y81_N53
\pc_count[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(12),
	devoe => ww_devoe,
	o => ww_pc_count(12));

-- Location: IOOBUF_X74_Y0_N42
\pc_count[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(11),
	devoe => ww_devoe,
	o => ww_pc_count(11));

-- Location: IOOBUF_X74_Y0_N76
\pc_count[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(10),
	devoe => ww_devoe,
	o => ww_pc_count(10));

-- Location: IOOBUF_X72_Y0_N19
\pc_count[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(9),
	devoe => ww_devoe,
	o => ww_pc_count(9));

-- Location: IOOBUF_X76_Y0_N2
\pc_count[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(8),
	devoe => ww_devoe,
	o => ww_pc_count(8));

-- Location: IOOBUF_X70_Y0_N36
\pc_count[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(7),
	devoe => ww_devoe,
	o => ww_pc_count(7));

-- Location: IOOBUF_X72_Y0_N53
\pc_count[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(6),
	devoe => ww_devoe,
	o => ww_pc_count(6));

-- Location: IOOBUF_X68_Y0_N53
\pc_count[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(5),
	devoe => ww_devoe,
	o => ww_pc_count(5));

-- Location: IOOBUF_X74_Y0_N59
\pc_count[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(4),
	devoe => ww_devoe,
	o => ww_pc_count(4));

-- Location: IOOBUF_X76_Y0_N53
\pc_count[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(3),
	devoe => ww_devoe,
	o => ww_pc_count(3));

-- Location: IOOBUF_X76_Y0_N36
\pc_count[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(2),
	devoe => ww_devoe,
	o => ww_pc_count(2));

-- Location: IOOBUF_X66_Y0_N59
\pc_count[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(1),
	devoe => ww_devoe,
	o => ww_pc_count(1));

-- Location: IOOBUF_X76_Y0_N19
\pc_count[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(0),
	devoe => ww_devoe,
	o => ww_pc_count(0));

-- Location: IOOBUF_X62_Y0_N2
\clr_z_flag~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|clr_z_flag~q\,
	devoe => ww_devoe,
	o => ww_clr_z_flag);

-- Location: IOOBUF_X52_Y0_N36
\alu_opsel[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(6),
	devoe => ww_devoe,
	o => ww_alu_opsel(6));

-- Location: IOOBUF_X34_Y0_N42
\alu_opsel[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(5),
	devoe => ww_devoe,
	o => ww_alu_opsel(5));

-- Location: IOOBUF_X20_Y0_N2
\alu_opsel[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(4),
	devoe => ww_devoe,
	o => ww_alu_opsel(4));

-- Location: IOOBUF_X89_Y11_N96
\alu_opsel[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(3),
	devoe => ww_devoe,
	o => ww_alu_opsel(3));

-- Location: IOOBUF_X38_Y0_N36
\alu_opsel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(2),
	devoe => ww_devoe,
	o => ww_alu_opsel(2));

-- Location: IOOBUF_X8_Y81_N2
\alu_opsel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_alu_opsel(1));

-- Location: IOOBUF_X50_Y0_N42
\alu_opsel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(0),
	devoe => ww_devoe,
	o => ww_alu_opsel(0));

-- Location: IOOBUF_X24_Y0_N2
\rxData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux16~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(15));

-- Location: IOOBUF_X89_Y6_N22
\rxData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux17~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(14));

-- Location: IOOBUF_X68_Y0_N36
\rxData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux18~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(13));

-- Location: IOOBUF_X34_Y0_N76
\rxData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux19~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(12));

-- Location: IOOBUF_X38_Y0_N2
\rxData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux20~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(11));

-- Location: IOOBUF_X20_Y0_N36
\rxData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux21~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(10));

-- Location: IOOBUF_X24_Y0_N53
\rxData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux22~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(9));

-- Location: IOOBUF_X30_Y0_N36
\rxData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux23~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(8));

-- Location: IOOBUF_X28_Y0_N53
\rxData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux24~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(7));

-- Location: IOOBUF_X14_Y0_N19
\rxData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux25~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(6));

-- Location: IOOBUF_X26_Y0_N59
\rxData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux26~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(5));

-- Location: IOOBUF_X30_Y0_N19
\rxData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux27~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(4));

-- Location: IOOBUF_X22_Y0_N36
\rxData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux28~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(3));

-- Location: IOOBUF_X40_Y0_N53
\rxData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux29~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(2));

-- Location: IOOBUF_X32_Y0_N53
\rxData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux30~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(1));

-- Location: IOOBUF_X32_Y0_N19
\rxData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux31~4_combout\,
	devoe => ww_devoe,
	o => ww_rxData(0));

-- Location: IOOBUF_X58_Y0_N93
\ld_r~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|ld_r~q\,
	devoe => ww_devoe,
	o => ww_ld_r);

-- Location: IOOBUF_X84_Y0_N36
\memData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => ww_memData(15));

-- Location: IOOBUF_X62_Y0_N53
\memData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => ww_memData(14));

-- Location: IOOBUF_X70_Y0_N53
\memData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => ww_memData(13));

-- Location: IOOBUF_X50_Y0_N59
\memData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => ww_memData(12));

-- Location: IOOBUF_X89_Y4_N79
\memData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => ww_memData(11));

-- Location: IOOBUF_X82_Y0_N76
\memData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => ww_memData(10));

-- Location: IOOBUF_X80_Y0_N36
\memData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => ww_memData(9));

-- Location: IOOBUF_X86_Y0_N2
\memData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => ww_memData(8));

-- Location: IOOBUF_X6_Y0_N19
\memData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => ww_memData(7));

-- Location: IOOBUF_X26_Y81_N76
\memData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => ww_memData(6));

-- Location: IOOBUF_X26_Y81_N42
\memData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => ww_memData(5));

-- Location: IOOBUF_X14_Y0_N36
\memData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => ww_memData(4));

-- Location: IOOBUF_X16_Y0_N53
\memData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => ww_memData(3));

-- Location: IOOBUF_X18_Y0_N42
\memData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => ww_memData(2));

-- Location: IOOBUF_X24_Y81_N36
\memData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => ww_memData(1));

-- Location: IOOBUF_X14_Y0_N53
\memData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => ww_memData(0));

-- Location: IOOBUF_X60_Y0_N36
\wren~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|wren~q\,
	devoe => ww_devoe,
	o => ww_wren);

-- Location: IOOBUF_X89_Y8_N5
\alu_z~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|z_flag~q\,
	devoe => ww_devoe,
	o => ww_alu_z);

-- Location: IOOBUF_X89_Y6_N5
\addrSel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|addrSel\(1),
	devoe => ww_devoe,
	o => ww_addrSel(1));

-- Location: IOOBUF_X10_Y81_N42
\addrSel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|addrSel[0]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_addrSel(0));

-- Location: IOOBUF_X88_Y0_N54
\dataSel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|dataSel\(1),
	devoe => ww_devoe,
	o => ww_dataSel(1));

-- Location: IOOBUF_X72_Y0_N2
\dataSel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|dataSel\(0),
	devoe => ww_devoe,
	o => ww_dataSel(0));

-- Location: IOOBUF_X89_Y13_N56
\opcode[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(5),
	devoe => ww_devoe,
	o => ww_opcode(5));

-- Location: IOOBUF_X58_Y0_N59
\opcode[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(4),
	devoe => ww_devoe,
	o => ww_opcode(4));

-- Location: IOOBUF_X89_Y13_N22
\opcode[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(3),
	devoe => ww_devoe,
	o => ww_opcode(3));

-- Location: IOOBUF_X89_Y11_N45
\opcode[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(2),
	devoe => ww_devoe,
	o => ww_opcode(2));

-- Location: IOOBUF_X89_Y8_N56
\opcode[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(1),
	devoe => ww_devoe,
	o => ww_opcode(1));

-- Location: IOOBUF_X56_Y0_N53
\opcode[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(0),
	devoe => ww_devoe,
	o => ww_opcode(0));

-- Location: IOOBUF_X89_Y8_N39
\rzData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux32~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(15));

-- Location: IOOBUF_X89_Y16_N5
\rzData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux33~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(14));

-- Location: IOOBUF_X89_Y9_N22
\rzData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux34~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(13));

-- Location: IOOBUF_X34_Y0_N59
\rzData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux35~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(12));

-- Location: IOOBUF_X56_Y0_N2
\rzData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux36~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(11));

-- Location: IOOBUF_X66_Y0_N76
\rzData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux37~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(10));

-- Location: IOOBUF_X34_Y0_N93
\rzData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux38~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(9));

-- Location: IOOBUF_X28_Y0_N19
\rzData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux39~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(8));

-- Location: IOOBUF_X28_Y0_N36
\rzData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux40~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(7));

-- Location: IOOBUF_X24_Y0_N19
\rzData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux41~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(6));

-- Location: IOOBUF_X32_Y0_N36
\rzData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux42~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(5));

-- Location: IOOBUF_X26_Y0_N76
\rzData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux43~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(4));

-- Location: IOOBUF_X18_Y0_N59
\rzData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux44~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(3));

-- Location: IOOBUF_X89_Y9_N5
\rzData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux45~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(2));

-- Location: IOOBUF_X22_Y0_N53
\rzData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux46~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(1));

-- Location: IOOBUF_X89_Y6_N39
\rzData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux47~4_combout\,
	devoe => ww_devoe,
	o => ww_rzData(0));

-- Location: IOOBUF_X54_Y0_N19
\rf_sel[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|rf_sel\(3),
	devoe => ww_devoe,
	o => ww_rf_sel(3));

-- Location: IOOBUF_X62_Y0_N19
\rf_sel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|rf_sel\(2),
	devoe => ww_devoe,
	o => ww_rf_sel(2));

-- Location: IOOBUF_X89_Y8_N22
\rf_sel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|rf_sel[1]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_rf_sel(1));

-- Location: IOOBUF_X88_Y0_N3
\rf_sel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|rf_sel\(0),
	devoe => ww_devoe,
	o => ww_rf_sel(0));

-- Location: IOOBUF_X68_Y0_N19
\rx_sel[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|rx\(3),
	devoe => ww_devoe,
	o => ww_rx_sel(3));

-- Location: IOOBUF_X70_Y0_N19
\rx_sel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|rx\(2),
	devoe => ww_devoe,
	o => ww_rx_sel(2));

-- Location: IOOBUF_X36_Y0_N53
\rx_sel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|rx\(1),
	devoe => ww_devoe,
	o => ww_rx_sel(1));

-- Location: IOOBUF_X38_Y0_N53
\rx_sel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|rx\(0),
	devoe => ww_devoe,
	o => ww_rx_sel(0));

-- Location: IOOBUF_X64_Y0_N19
\rz_sel[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|rz\(3),
	devoe => ww_devoe,
	o => ww_rz_sel(3));

-- Location: IOOBUF_X36_Y0_N36
\rz_sel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|rz\(2),
	devoe => ww_devoe,
	o => ww_rz_sel(2));

-- Location: IOOBUF_X38_Y0_N19
\rz_sel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|rz\(1),
	devoe => ww_devoe,
	o => ww_rz_sel(1));

-- Location: IOOBUF_X89_Y15_N56
\rz_sel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|rz\(0),
	devoe => ww_devoe,
	o => ww_rz_sel(0));

-- Location: IOOBUF_X2_Y0_N76
\sip_r[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sip_r\(9),
	devoe => ww_devoe,
	o => ww_sip_r(9));

-- Location: IOOBUF_X10_Y0_N93
\sip_r[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sip_r\(8),
	devoe => ww_devoe,
	o => ww_sip_r(8));

-- Location: IOOBUF_X10_Y81_N93
\sip_r[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sip_r\(7),
	devoe => ww_devoe,
	o => ww_sip_r(7));

-- Location: IOOBUF_X2_Y0_N93
\sip_r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sip_r\(6),
	devoe => ww_devoe,
	o => ww_sip_r(6));

-- Location: IOOBUF_X10_Y0_N59
\sip_r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sip_r\(5),
	devoe => ww_devoe,
	o => ww_sip_r(5));

-- Location: IOOBUF_X2_Y81_N76
\sip_r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sip_r\(4),
	devoe => ww_devoe,
	o => ww_sip_r(4));

-- Location: IOOBUF_X89_Y4_N45
\sip_r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sip_r\(3),
	devoe => ww_devoe,
	o => ww_sip_r(3));

-- Location: IOOBUF_X10_Y0_N42
\sip_r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sip_r\(2),
	devoe => ww_devoe,
	o => ww_sip_r(2));

-- Location: IOOBUF_X8_Y0_N19
\sip_r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sip_r\(1),
	devoe => ww_devoe,
	o => ww_sip_r(1));

-- Location: IOOBUF_X12_Y0_N2
\sip_r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sip_r\(0),
	devoe => ww_devoe,
	o => ww_sip_r(0));

-- Location: IOOBUF_X22_Y0_N19
\dpcr_wr~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|dpcr_wr~q\,
	devoe => ww_devoe,
	o => ww_dpcr_wr);

-- Location: IOOBUF_X84_Y0_N53
\sop_wr~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|sop_wr~q\,
	devoe => ww_devoe,
	o => ww_sop_wr);

-- Location: IOOBUF_X64_Y0_N2
\increment[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|ALT_INV_increment[3]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_increment(3));

-- Location: IOOBUF_X54_Y0_N36
\increment[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|increment\(2),
	devoe => ww_devoe,
	o => ww_increment(2));

-- Location: IOOBUF_X4_Y81_N36
\increment[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_increment(1));

-- Location: IOOBUF_X50_Y0_N93
\increment[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|increment\(0),
	devoe => ww_devoe,
	o => ww_increment(0));

-- Location: IOOBUF_X88_Y0_N37
\state[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut\(3),
	devoe => ww_devoe,
	o => ww_state(3));

-- Location: IOOBUF_X60_Y0_N53
\state[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut[2]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_state(2));

-- Location: IOOBUF_X58_Y0_N76
\state[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut\(1),
	devoe => ww_devoe,
	o => ww_state(1));

-- Location: IOOBUF_X36_Y81_N19
\state[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut\(0),
	devoe => ww_devoe,
	o => ww_state(0));

-- Location: IOOBUF_X32_Y81_N19
\present_sz_jmp[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|present_sz_Jmp\(1),
	devoe => ww_devoe,
	o => ww_present_sz_jmp(1));

-- Location: IOOBUF_X32_Y81_N53
\present_sz_jmp[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|present_sz_Jmp\(0),
	devoe => ww_devoe,
	o => ww_present_sz_jmp(0));

-- Location: IOOBUF_X88_Y0_N20
\clk~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CLOCK_50~inputCLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_clk);

-- Location: IOOBUF_X40_Y81_N36
\alu_output[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(15),
	devoe => ww_devoe,
	o => ww_alu_output(15));

-- Location: IOOBUF_X89_Y21_N39
\alu_output[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(14),
	devoe => ww_devoe,
	o => ww_alu_output(14));

-- Location: IOOBUF_X36_Y81_N53
\alu_output[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(13),
	devoe => ww_devoe,
	o => ww_alu_output(13));

-- Location: IOOBUF_X34_Y81_N93
\alu_output[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(12),
	devoe => ww_devoe,
	o => ww_alu_output(12));

-- Location: IOOBUF_X89_Y4_N96
\alu_output[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(11),
	devoe => ww_devoe,
	o => ww_alu_output(11));

-- Location: IOOBUF_X82_Y0_N93
\alu_output[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(10),
	devoe => ww_devoe,
	o => ww_alu_output(10));

-- Location: IOOBUF_X34_Y81_N42
\alu_output[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(9),
	devoe => ww_devoe,
	o => ww_alu_output(9));

-- Location: IOOBUF_X30_Y81_N19
\alu_output[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(8),
	devoe => ww_devoe,
	o => ww_alu_output(8));

-- Location: IOOBUF_X78_Y0_N36
\alu_output[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(7),
	devoe => ww_devoe,
	o => ww_alu_output(7));

-- Location: IOOBUF_X82_Y0_N42
\alu_output[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(6),
	devoe => ww_devoe,
	o => ww_alu_output(6));

-- Location: IOOBUF_X89_Y20_N45
\alu_output[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(5),
	devoe => ww_devoe,
	o => ww_alu_output(5));

-- Location: IOOBUF_X28_Y81_N19
\alu_output[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(4),
	devoe => ww_devoe,
	o => ww_alu_output(4));

-- Location: IOOBUF_X8_Y81_N53
\alu_output[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(3),
	devoe => ww_devoe,
	o => ww_alu_output(3));

-- Location: IOOBUF_X89_Y6_N56
\alu_output[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(2),
	devoe => ww_devoe,
	o => ww_alu_output(2));

-- Location: IOOBUF_X38_Y81_N19
\alu_output[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(1),
	devoe => ww_devoe,
	o => ww_alu_output(1));

-- Location: IOOBUF_X6_Y81_N53
\alu_output[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(0),
	devoe => ww_devoe,
	o => ww_alu_output(0));

-- Location: IOOBUF_X89_Y11_N62
\am[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|address_method\(1),
	devoe => ww_devoe,
	o => ww_am(1));

-- Location: IOOBUF_X89_Y4_N62
\am[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|address_method\(0),
	devoe => ww_devoe,
	o => ww_am(0));

-- Location: IOOBUF_X18_Y81_N42
\dpcr[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(31),
	devoe => ww_devoe,
	o => ww_dpcr(31));

-- Location: IOOBUF_X24_Y81_N19
\dpcr[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(30),
	devoe => ww_devoe,
	o => ww_dpcr(30));

-- Location: IOOBUF_X89_Y9_N56
\dpcr[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(29),
	devoe => ww_devoe,
	o => ww_dpcr(29));

-- Location: IOOBUF_X89_Y23_N56
\dpcr[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(28),
	devoe => ww_devoe,
	o => ww_dpcr(28));

-- Location: IOOBUF_X78_Y0_N2
\dpcr[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(27),
	devoe => ww_devoe,
	o => ww_dpcr(27));

-- Location: IOOBUF_X16_Y81_N53
\dpcr[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(26),
	devoe => ww_devoe,
	o => ww_dpcr(26));

-- Location: IOOBUF_X22_Y81_N2
\dpcr[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(25),
	devoe => ww_devoe,
	o => ww_dpcr(25));

-- Location: IOOBUF_X74_Y0_N93
\dpcr[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(24),
	devoe => ww_devoe,
	o => ww_dpcr(24));

-- Location: IOOBUF_X8_Y81_N36
\dpcr[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(23),
	devoe => ww_devoe,
	o => ww_dpcr(23));

-- Location: IOOBUF_X18_Y81_N59
\dpcr[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(22),
	devoe => ww_devoe,
	o => ww_dpcr(22));

-- Location: IOOBUF_X89_Y15_N22
\dpcr[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(21),
	devoe => ww_devoe,
	o => ww_dpcr(21));

-- Location: IOOBUF_X22_Y81_N36
\dpcr[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(20),
	devoe => ww_devoe,
	o => ww_dpcr(20));

-- Location: IOOBUF_X12_Y81_N53
\dpcr[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(19),
	devoe => ww_devoe,
	o => ww_dpcr(19));

-- Location: IOOBUF_X20_Y81_N36
\dpcr[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(18),
	devoe => ww_devoe,
	o => ww_dpcr(18));

-- Location: IOOBUF_X22_Y81_N53
\dpcr[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(17),
	devoe => ww_devoe,
	o => ww_dpcr(17));

-- Location: IOOBUF_X20_Y81_N2
\dpcr[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(16),
	devoe => ww_devoe,
	o => ww_dpcr(16));

-- Location: IOOBUF_X86_Y0_N53
\dpcr[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(15),
	devoe => ww_devoe,
	o => ww_dpcr(15));

-- Location: IOOBUF_X40_Y81_N19
\dpcr[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(14),
	devoe => ww_devoe,
	o => ww_dpcr(14));

-- Location: IOOBUF_X89_Y20_N62
\dpcr[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(13),
	devoe => ww_devoe,
	o => ww_dpcr(13));

-- Location: IOOBUF_X40_Y81_N53
\dpcr[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(12),
	devoe => ww_devoe,
	o => ww_dpcr(12));

-- Location: IOOBUF_X56_Y0_N36
\dpcr[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(11),
	devoe => ww_devoe,
	o => ww_dpcr(11));

-- Location: IOOBUF_X40_Y81_N2
\dpcr[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(10),
	devoe => ww_devoe,
	o => ww_dpcr(10));

-- Location: IOOBUF_X14_Y81_N53
\dpcr[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(9),
	devoe => ww_devoe,
	o => ww_dpcr(9));

-- Location: IOOBUF_X22_Y81_N19
\dpcr[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(8),
	devoe => ww_devoe,
	o => ww_dpcr(8));

-- Location: IOOBUF_X24_Y81_N2
\dpcr[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(7),
	devoe => ww_devoe,
	o => ww_dpcr(7));

-- Location: IOOBUF_X24_Y81_N53
\dpcr[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(6),
	devoe => ww_devoe,
	o => ww_dpcr(6));

-- Location: IOOBUF_X28_Y81_N36
\dpcr[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(5),
	devoe => ww_devoe,
	o => ww_dpcr(5));

-- Location: IOOBUF_X6_Y0_N53
\dpcr[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(4),
	devoe => ww_devoe,
	o => ww_dpcr(4));

-- Location: IOOBUF_X89_Y9_N39
\dpcr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(3),
	devoe => ww_devoe,
	o => ww_dpcr(3));

-- Location: IOOBUF_X14_Y81_N2
\dpcr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(2),
	devoe => ww_devoe,
	o => ww_dpcr(2));

-- Location: IOOBUF_X20_Y0_N53
\dpcr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(1),
	devoe => ww_devoe,
	o => ww_dpcr(1));

-- Location: IOOBUF_X36_Y81_N36
\dpcr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|dpcr\(0),
	devoe => ww_devoe,
	o => ww_dpcr(0));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|sop_wr~q\,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|wren~q\,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut\(3),
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut[2]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut\(1),
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut\(0),
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X54_Y0_N2
\operand_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(15),
	devoe => ww_devoe,
	o => ww_operand_out(15));

-- Location: IOOBUF_X89_Y16_N22
\operand_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(14),
	devoe => ww_devoe,
	o => ww_operand_out(14));

-- Location: IOOBUF_X64_Y0_N53
\operand_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(13),
	devoe => ww_devoe,
	o => ww_operand_out(13));

-- Location: IOOBUF_X18_Y0_N76
\operand_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(12),
	devoe => ww_devoe,
	o => ww_operand_out(12));

-- Location: IOOBUF_X56_Y0_N19
\operand_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(11),
	devoe => ww_devoe,
	o => ww_operand_out(11));

-- Location: IOOBUF_X30_Y81_N53
\operand_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(10),
	devoe => ww_devoe,
	o => ww_operand_out(10));

-- Location: IOOBUF_X12_Y0_N36
\operand_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(9),
	devoe => ww_devoe,
	o => ww_operand_out(9));

-- Location: IOOBUF_X14_Y0_N2
\operand_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(8),
	devoe => ww_devoe,
	o => ww_operand_out(8));

-- Location: IOOBUF_X16_Y0_N36
\operand_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(7),
	devoe => ww_devoe,
	o => ww_operand_out(7));

-- Location: IOOBUF_X12_Y0_N53
\operand_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(6),
	devoe => ww_devoe,
	o => ww_operand_out(6));

-- Location: IOOBUF_X18_Y0_N93
\operand_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(5),
	devoe => ww_devoe,
	o => ww_operand_out(5));

-- Location: IOOBUF_X8_Y0_N53
\operand_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(4),
	devoe => ww_devoe,
	o => ww_operand_out(4));

-- Location: IOOBUF_X50_Y0_N76
\operand_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(3),
	devoe => ww_devoe,
	o => ww_operand_out(3));

-- Location: IOOBUF_X54_Y0_N53
\operand_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(2),
	devoe => ww_devoe,
	o => ww_operand_out(2));

-- Location: IOOBUF_X30_Y0_N2
\operand_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(1),
	devoe => ww_devoe,
	o => ww_operand_out(1));

-- Location: IOOBUF_X30_Y0_N53
\operand_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(0),
	devoe => ww_devoe,
	o => ww_operand_out(0));

-- Location: IOOBUF_X89_Y15_N5
\sop[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(15),
	devoe => ww_devoe,
	o => ww_sop(15));

-- Location: IOOBUF_X30_Y81_N36
\sop[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(14),
	devoe => ww_devoe,
	o => ww_sop(14));

-- Location: IOOBUF_X89_Y20_N96
\sop[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(13),
	devoe => ww_devoe,
	o => ww_sop(13));

-- Location: IOOBUF_X18_Y81_N76
\sop[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(12),
	devoe => ww_devoe,
	o => ww_sop(12));

-- Location: IOOBUF_X26_Y81_N93
\sop[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(11),
	devoe => ww_devoe,
	o => ww_sop(11));

-- Location: IOOBUF_X20_Y81_N19
\sop[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(10),
	devoe => ww_devoe,
	o => ww_sop(10));

-- Location: IOOBUF_X14_Y81_N19
\sop[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(9),
	devoe => ww_devoe,
	o => ww_sop(9));

-- Location: IOOBUF_X86_Y0_N36
\sop[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(8),
	devoe => ww_devoe,
	o => ww_sop(8));

-- Location: IOOBUF_X84_Y0_N2
\sop[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(7),
	devoe => ww_devoe,
	o => ww_sop(7));

-- Location: IOOBUF_X38_Y81_N2
\sop[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(6),
	devoe => ww_devoe,
	o => ww_sop(6));

-- Location: IOOBUF_X20_Y81_N53
\sop[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(5),
	devoe => ww_devoe,
	o => ww_sop(5));

-- Location: IOOBUF_X4_Y81_N2
\sop[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(4),
	devoe => ww_devoe,
	o => ww_sop(4));

-- Location: IOOBUF_X28_Y81_N2
\sop[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(3),
	devoe => ww_devoe,
	o => ww_sop(3));

-- Location: IOOBUF_X78_Y0_N53
\sop[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(2),
	devoe => ww_devoe,
	o => ww_sop(2));

-- Location: IOOBUF_X8_Y81_N19
\sop[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(1),
	devoe => ww_devoe,
	o => ww_sop(1));

-- Location: IOOBUF_X89_Y21_N22
\sop[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|sop\(0),
	devoe => ww_devoe,
	o => ww_sop(0));

-- Location: IOOBUF_X58_Y0_N42
\storedData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(15),
	devoe => ww_devoe,
	o => ww_storedData(15));

-- Location: IOOBUF_X62_Y0_N36
\storedData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(14),
	devoe => ww_devoe,
	o => ww_storedData(14));

-- Location: IOOBUF_X70_Y0_N2
\storedData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(13),
	devoe => ww_devoe,
	o => ww_storedData(13));

-- Location: IOOBUF_X68_Y0_N2
\storedData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(12),
	devoe => ww_devoe,
	o => ww_storedData(12));

-- Location: IOOBUF_X64_Y0_N36
\storedData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(11),
	devoe => ww_devoe,
	o => ww_storedData(11));

-- Location: IOOBUF_X52_Y0_N53
\storedData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(10),
	devoe => ww_devoe,
	o => ww_storedData(10));

-- Location: IOOBUF_X66_Y0_N42
\storedData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(9),
	devoe => ww_devoe,
	o => ww_storedData(9));

-- Location: IOOBUF_X82_Y0_N59
\storedData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(8),
	devoe => ww_devoe,
	o => ww_storedData(8));

-- Location: IOOBUF_X10_Y0_N76
\storedData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(7),
	devoe => ww_devoe,
	o => ww_storedData(7));

-- Location: IOOBUF_X24_Y0_N36
\storedData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(6),
	devoe => ww_devoe,
	o => ww_storedData(6));

-- Location: IOOBUF_X20_Y0_N19
\storedData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(5),
	devoe => ww_devoe,
	o => ww_storedData(5));

-- Location: IOOBUF_X26_Y0_N42
\storedData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(4),
	devoe => ww_devoe,
	o => ww_storedData(4));

-- Location: IOOBUF_X28_Y0_N2
\storedData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(3),
	devoe => ww_devoe,
	o => ww_storedData(3));

-- Location: IOOBUF_X26_Y0_N93
\storedData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(2),
	devoe => ww_devoe,
	o => ww_storedData(2));

-- Location: IOOBUF_X8_Y0_N2
\storedData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(1),
	devoe => ww_devoe,
	o => ww_storedData(1));

-- Location: IOOBUF_X22_Y0_N2
\storedData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(0),
	devoe => ww_devoe,
	o => ww_storedData(0));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X50_Y8_N45
\inst7|nextState.idle~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState.idle~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst7|nextState.idle~feeder_combout\);

-- Location: FF_X50_Y8_N47
\inst7|nextState.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|nextState.idle~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.idle~q\);

-- Location: LABCELL_X40_Y8_N39
\inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\ = ( \inst|out_count\(13) & ( (!\inst|out_count\(14) & \inst|out_count\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(14),
	datad => \inst|ALT_INV_out_count\(12),
	dataf => \inst|ALT_INV_out_count\(13),
	combout => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\);

-- Location: LABCELL_X40_Y8_N9
\inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3) = ( !\inst|out_count\(12) & ( !\inst|out_count\(13) & ( !\inst|out_count\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(14),
	datae => \inst|ALT_INV_out_count\(12),
	dataf => \inst|ALT_INV_out_count\(13),
	combout => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3));

-- Location: LABCELL_X43_Y8_N0
\inst|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~61_sumout\ = SUM(( \inst|out_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst|Add0~62\ = CARRY(( \inst|out_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(0),
	cin => GND,
	sumout => \inst|Add0~61_sumout\,
	cout => \inst|Add0~62\);

-- Location: LABCELL_X43_Y8_N3
\inst|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~57_sumout\ = SUM(( \inst|out_count\(1) ) + ( GND ) + ( \inst|Add0~62\ ))
-- \inst|Add0~58\ = CARRY(( \inst|out_count\(1) ) + ( GND ) + ( \inst|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(1),
	cin => \inst|Add0~62\,
	sumout => \inst|Add0~57_sumout\,
	cout => \inst|Add0~58\);

-- Location: LABCELL_X40_Y8_N24
\inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\ = ( !\inst|out_count\(12) & ( \inst|out_count\(13) & ( !\inst|out_count\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(14),
	datae => \inst|ALT_INV_out_count\(12),
	dataf => \inst|ALT_INV_out_count\(13),
	combout => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\);

-- Location: LABCELL_X43_Y8_N6
\inst|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~53_sumout\ = SUM(( \inst|out_count\(2) ) + ( GND ) + ( \inst|Add0~58\ ))
-- \inst|Add0~54\ = CARRY(( \inst|out_count\(2) ) + ( GND ) + ( \inst|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_out_count\(2),
	cin => \inst|Add0~58\,
	sumout => \inst|Add0~53_sumout\,
	cout => \inst|Add0~54\);

-- Location: LABCELL_X43_Y8_N9
\inst|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~49_sumout\ = SUM(( \inst|out_count\(3) ) + ( GND ) + ( \inst|Add0~54\ ))
-- \inst|Add0~50\ = CARRY(( \inst|out_count\(3) ) + ( GND ) + ( \inst|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(3),
	cin => \inst|Add0~54\,
	sumout => \inst|Add0~49_sumout\,
	cout => \inst|Add0~50\);

-- Location: LABCELL_X43_Y8_N12
\inst|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~45_sumout\ = SUM(( \inst|out_count\(4) ) + ( GND ) + ( \inst|Add0~50\ ))
-- \inst|Add0~46\ = CARRY(( \inst|out_count\(4) ) + ( GND ) + ( \inst|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_out_count\(4),
	cin => \inst|Add0~50\,
	sumout => \inst|Add0~45_sumout\,
	cout => \inst|Add0~46\);

-- Location: LABCELL_X43_Y8_N15
\inst|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~41_sumout\ = SUM(( \inst|out_count\(5) ) + ( GND ) + ( \inst|Add0~46\ ))
-- \inst|Add0~42\ = CARRY(( \inst|out_count\(5) ) + ( GND ) + ( \inst|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(5),
	cin => \inst|Add0~46\,
	sumout => \inst|Add0~41_sumout\,
	cout => \inst|Add0~42\);

-- Location: FF_X39_Y6_N20
\inst10|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X40_Y8_N36
\inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\ = ( !\inst|out_count\(13) & ( (\inst|out_count\(12) & \inst|out_count\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(12),
	datad => \inst|ALT_INV_out_count\(14),
	dataf => \inst|ALT_INV_out_count\(13),
	combout => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\);

-- Location: LABCELL_X40_Y8_N57
\inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\ = ( !\inst|out_count\(12) & ( !\inst|out_count\(13) & ( \inst|out_count\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(14),
	datae => \inst|ALT_INV_out_count\(12),
	dataf => \inst|ALT_INV_out_count\(13),
	combout => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\);

-- Location: LABCELL_X43_Y8_N18
\inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~37_sumout\ = SUM(( \inst|out_count\(6) ) + ( GND ) + ( \inst|Add0~42\ ))
-- \inst|Add0~38\ = CARRY(( \inst|out_count\(6) ) + ( GND ) + ( \inst|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(6),
	cin => \inst|Add0~42\,
	sumout => \inst|Add0~37_sumout\,
	cout => \inst|Add0~38\);

-- Location: LABCELL_X43_Y8_N21
\inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~33_sumout\ = SUM(( \inst|out_count\(7) ) + ( GND ) + ( \inst|Add0~38\ ))
-- \inst|Add0~34\ = CARRY(( \inst|out_count\(7) ) + ( GND ) + ( \inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(7),
	cin => \inst|Add0~38\,
	sumout => \inst|Add0~33_sumout\,
	cout => \inst|Add0~34\);

-- Location: FF_X70_Y8_N59
\inst2|address_method[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|address_method\(1));

-- Location: LABCELL_X40_Y8_N51
\inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\ = ( \inst|out_count\(12) & ( \inst|out_count\(13) & ( \inst|out_count\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(14),
	datae => \inst|ALT_INV_out_count\(12),
	dataf => \inst|ALT_INV_out_count\(13),
	combout => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\);

-- Location: LABCELL_X43_Y8_N24
\inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~29_sumout\ = SUM(( \inst|out_count\(8) ) + ( GND ) + ( \inst|Add0~34\ ))
-- \inst|Add0~30\ = CARRY(( \inst|out_count\(8) ) + ( GND ) + ( \inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_out_count\(8),
	cin => \inst|Add0~34\,
	sumout => \inst|Add0~29_sumout\,
	cout => \inst|Add0~30\);

-- Location: LABCELL_X43_Y8_N27
\inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~25_sumout\ = SUM(( \inst|out_count\(9) ) + ( GND ) + ( \inst|Add0~30\ ))
-- \inst|Add0~26\ = CARRY(( \inst|out_count\(9) ) + ( GND ) + ( \inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(9),
	cin => \inst|Add0~30\,
	sumout => \inst|Add0~25_sumout\,
	cout => \inst|Add0~26\);

-- Location: LABCELL_X43_Y8_N30
\inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~21_sumout\ = SUM(( \inst|out_count\(10) ) + ( GND ) + ( \inst|Add0~26\ ))
-- \inst|Add0~22\ = CARRY(( \inst|out_count\(10) ) + ( GND ) + ( \inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_out_count\(10),
	cin => \inst|Add0~26\,
	sumout => \inst|Add0~21_sumout\,
	cout => \inst|Add0~22\);

-- Location: M10K_X41_Y16_N0
\inst10|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\inst10|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y8_N30
\inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\ = ( \inst|out_count\(12) & ( !\inst|out_count\(13) & ( !\inst|out_count\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(14),
	datae => \inst|ALT_INV_out_count\(12),
	dataf => \inst|ALT_INV_out_count\(13),
	combout => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\);

-- Location: M10K_X41_Y15_N0
\inst10|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\inst10|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y17_N33
\inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a107\ & ( 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a43\) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a11\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a75\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a43\) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a11\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a75\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y8_N0
\inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\ = ( !\inst|out_count\(12) & ( \inst|out_count\(13) & ( \inst|out_count\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(14),
	datae => \inst|ALT_INV_out_count\(12),
	dataf => \inst|ALT_INV_out_count\(13),
	combout => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\);

-- Location: M10K_X38_Y17_N0
\inst10|altsyncram_component|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\inst10|altsyncram_component|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y22_N0
\inst10|altsyncram_component|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\inst10|altsyncram_component|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y17_N12
\inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a171\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a235\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a139\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a203\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a171\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a235\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a139\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a203\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a171\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a235\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a139\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a203\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a171\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a235\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a139\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a203\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a203\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a139\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a171\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a235\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y17_N24
\inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ & ( (\inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\) 
-- # (\inst10|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\);

-- Location: FF_X40_Y17_N26
\inst2|operand[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(11));

-- Location: M10K_X38_Y2_N0
\inst10|altsyncram_component|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\inst10|altsyncram_component|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\inst10|altsyncram_component|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\inst10|altsyncram_component|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y6_N45
\inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a247\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a151\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a183\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst10|altsyncram_component|auto_generated|ram_block1a215\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a247\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a151\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a183\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a215\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a247\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a151\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a183\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst10|altsyncram_component|auto_generated|ram_block1a215\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a247\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a151\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a183\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a215\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a215\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a183\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a247\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a151\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y6_N0
\inst10|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y1_N0
\inst10|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\inst10|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y6_N0
\inst10|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y6_N24
\inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a23\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a55\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a87\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a119\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a23\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a55\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a87\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a119\))))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a23\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a55\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a87\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a119\))))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a23\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a55\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a87\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a119\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y6_N48
\inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y6_N50
\inst2|rz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rz\(3));

-- Location: M10K_X38_Y14_N0
\inst10|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\inst10|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\inst10|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\inst10|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003005",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y14_N27
\inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a52~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a52~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- \inst10|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a52~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a116~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\);

-- Location: M10K_X38_Y12_N0
\inst10|altsyncram_component|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\inst10|altsyncram_component|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\inst10|altsyncram_component|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\inst10|altsyncram_component|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y14_N30
\inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a212~portadataout\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a148~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a180~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a212~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a148~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a180~portadataout\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a212~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a148~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a180~portadataout\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a212~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a148~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a180~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y14_N42
\inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y14_N44
\inst2|rz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rz\(0));

-- Location: MLABCELL_X39_Y14_N57
\inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a117\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a85\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a21\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a53\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a117\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a85\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a21\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a53\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a117\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a85\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a21\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a53\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a117\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a85\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a21\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a53\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y14_N51
\inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a181\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a245\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a149\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a213\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a181\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a245\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a149\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a213\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a181\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a245\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a149\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a213\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a181\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a245\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a149\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a213\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a149\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a213\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a181\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a245\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y14_N36
\inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y14_N38
\inst2|rz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rz\(1));

-- Location: LABCELL_X36_Y10_N54
\inst3|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~0_combout\ = ( !\inst2|rz\(1) & ( !\inst2|rz\(2) & ( (!\inst2|rz\(0) & !\inst2|rz\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datac => \inst2|ALT_INV_rz\(3),
	datae => \inst2|ALT_INV_rz\(1),
	dataf => \inst2|ALT_INV_rz\(2),
	combout => \inst3|Decoder0~0_combout\);

-- Location: FF_X39_Y9_N40
\inst3|regs[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][11]~q\);

-- Location: LABCELL_X45_Y10_N6
\inst3|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~2_combout\ = (\inst2|rz\(1) & (!\inst2|rz\(0) & (!\inst2|rz\(2) & !\inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(1),
	datab => \inst2|ALT_INV_rz\(0),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~2_combout\);

-- Location: FF_X45_Y10_N20
\inst3|regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][11]~q\);

-- Location: MLABCELL_X39_Y10_N9
\inst3|regs[1][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[1][11]~feeder_combout\ = \inst3|regs~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs~4_combout\,
	combout => \inst3|regs[1][11]~feeder_combout\);

-- Location: LABCELL_X36_Y10_N48
\inst3|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~1_combout\ = ( \inst2|rz\(0) & ( (!\inst2|rz\(2) & (!\inst2|rz\(3) & !\inst2|rz\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(2),
	datac => \inst2|ALT_INV_rz\(3),
	datad => \inst2|ALT_INV_rz\(1),
	dataf => \inst2|ALT_INV_rz\(0),
	combout => \inst3|Decoder0~1_combout\);

-- Location: FF_X39_Y10_N10
\inst3|regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[1][11]~feeder_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][11]~q\);

-- Location: LABCELL_X45_Y10_N9
\inst3|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~3_combout\ = ( !\inst2|rz\(2) & ( (\inst2|rz\(1) & (\inst2|rz\(0) & !\inst2|rz\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst2|ALT_INV_rz\(3),
	dataf => \inst2|ALT_INV_rz\(2),
	combout => \inst3|Decoder0~3_combout\);

-- Location: FF_X45_Y10_N50
\inst3|regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][11]~q\);

-- Location: LABCELL_X45_Y10_N48
\inst3|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux36~0_combout\ = ( \inst3|regs[3][11]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[2][11]~q\) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|regs[3][11]~q\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0) & \inst3|regs[2][11]~q\) ) ) ) # ( \inst3|regs[3][11]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[0][11]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[1][11]~q\))) ) ) ) # ( !\inst3|regs[3][11]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[0][11]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[1][11]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][11]~q\,
	datab => \inst2|ALT_INV_rz\(0),
	datac => \inst3|ALT_INV_regs[2][11]~q\,
	datad => \inst3|ALT_INV_regs[1][11]~q\,
	datae => \inst3|ALT_INV_regs[3][11]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux36~0_combout\);

-- Location: LABCELL_X36_Y9_N21
\inst3|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~13_combout\ = ( !\inst2|rz\(1) & ( (\inst2|rz\(3) & (\inst2|rz\(2) & \inst2|rz\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(3),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Decoder0~13_combout\);

-- Location: FF_X40_Y10_N56
\inst3|regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][11]~q\);

-- Location: LABCELL_X37_Y10_N54
\inst3|regs[12][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[12][11]~feeder_combout\ = \inst3|regs~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_regs~4_combout\,
	combout => \inst3|regs[12][11]~feeder_combout\);

-- Location: LABCELL_X35_Y9_N36
\inst3|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~12_combout\ = ( \inst2|rz\(3) & ( !\inst2|rz\(1) & ( (\inst2|rz\(2) & !\inst2|rz\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_rz\(2),
	datac => \inst2|ALT_INV_rz\(0),
	datae => \inst2|ALT_INV_rz\(3),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Decoder0~12_combout\);

-- Location: FF_X37_Y10_N55
\inst3|regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[12][11]~feeder_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][11]~q\);

-- Location: LABCELL_X40_Y10_N6
\inst3|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~14_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(1) & ( (!\inst2|rz\(0) & \inst2|rz\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_rz\(0),
	datad => \inst2|ALT_INV_rz\(3),
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Decoder0~14_combout\);

-- Location: FF_X40_Y10_N49
\inst3|regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][11]~q\);

-- Location: LABCELL_X46_Y9_N12
\inst3|regs[15][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[15][11]~feeder_combout\ = ( \inst3|regs~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~4_combout\,
	combout => \inst3|regs[15][11]~feeder_combout\);

-- Location: LABCELL_X35_Y9_N33
\inst3|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~15_combout\ = ( \inst2|rz\(3) & ( \inst2|rz\(0) & ( (\inst2|rz\(1) & \inst2|rz\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datae => \inst2|ALT_INV_rz\(3),
	dataf => \inst2|ALT_INV_rz\(0),
	combout => \inst3|Decoder0~15_combout\);

-- Location: FF_X46_Y9_N13
\inst3|regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[15][11]~feeder_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][11]~q\);

-- Location: LABCELL_X40_Y10_N48
\inst3|Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux36~3_combout\ = ( \inst3|regs[14][11]~q\ & ( \inst3|regs[15][11]~q\ & ( ((!\inst2|rz\(0) & ((\inst3|regs[12][11]~q\))) # (\inst2|rz\(0) & (\inst3|regs[13][11]~q\))) # (\inst2|rz\(1)) ) ) ) # ( !\inst3|regs[14][11]~q\ & ( \inst3|regs[15][11]~q\ & 
-- ( (!\inst2|rz\(1) & ((!\inst2|rz\(0) & ((\inst3|regs[12][11]~q\))) # (\inst2|rz\(0) & (\inst3|regs[13][11]~q\)))) # (\inst2|rz\(1) & (((\inst2|rz\(0))))) ) ) ) # ( \inst3|regs[14][11]~q\ & ( !\inst3|regs[15][11]~q\ & ( (!\inst2|rz\(1) & ((!\inst2|rz\(0) & 
-- ((\inst3|regs[12][11]~q\))) # (\inst2|rz\(0) & (\inst3|regs[13][11]~q\)))) # (\inst2|rz\(1) & (((!\inst2|rz\(0))))) ) ) ) # ( !\inst3|regs[14][11]~q\ & ( !\inst3|regs[15][11]~q\ & ( (!\inst2|rz\(1) & ((!\inst2|rz\(0) & ((\inst3|regs[12][11]~q\))) # 
-- (\inst2|rz\(0) & (\inst3|regs[13][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[13][11]~q\,
	datab => \inst3|ALT_INV_regs[12][11]~q\,
	datac => \inst2|ALT_INV_rz\(1),
	datad => \inst2|ALT_INV_rz\(0),
	datae => \inst3|ALT_INV_regs[14][11]~q\,
	dataf => \inst3|ALT_INV_regs[15][11]~q\,
	combout => \inst3|Mux36~3_combout\);

-- Location: LABCELL_X36_Y10_N51
\inst3|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~10_combout\ = ( !\inst2|rz\(0) & ( (!\inst2|rz\(2) & (\inst2|rz\(3) & \inst2|rz\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(2),
	datac => \inst2|ALT_INV_rz\(3),
	datad => \inst2|ALT_INV_rz\(1),
	dataf => \inst2|ALT_INV_rz\(0),
	combout => \inst3|Decoder0~10_combout\);

-- Location: FF_X42_Y11_N20
\inst3|regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][11]~q\);

-- Location: LABCELL_X36_Y10_N6
\inst3|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~9_combout\ = ( !\inst2|rz\(1) & ( !\inst2|rz\(2) & ( (\inst2|rz\(3) & \inst2|rz\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(3),
	datac => \inst2|ALT_INV_rz\(0),
	datae => \inst2|ALT_INV_rz\(1),
	dataf => \inst2|ALT_INV_rz\(2),
	combout => \inst3|Decoder0~9_combout\);

-- Location: FF_X36_Y10_N4
\inst3|regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][11]~q\);

-- Location: LABCELL_X42_Y10_N45
\inst3|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~11_combout\ = ( \inst2|rz\(3) & ( (\inst2|rz\(1) & (\inst2|rz\(0) & !\inst2|rz\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000000000000000000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~11_combout\);

-- Location: FF_X42_Y11_N50
\inst3|regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][11]~q\);

-- Location: LABCELL_X42_Y11_N48
\inst3|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux36~2_combout\ = ( \inst3|regs[11][11]~q\ & ( \inst2|rz\(1) & ( (\inst2|rz\(0)) # (\inst3|regs[10][11]~q\) ) ) ) # ( !\inst3|regs[11][11]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[10][11]~q\ & !\inst2|rz\(0)) ) ) ) # ( \inst3|regs[11][11]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[8][11]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[9][11]~q\))) ) ) ) # ( !\inst3|regs[11][11]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[8][11]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[9][11]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[10][11]~q\,
	datab => \inst3|ALT_INV_regs[8][11]~q\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_regs[9][11]~q\,
	datae => \inst3|ALT_INV_regs[11][11]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux36~2_combout\);

-- Location: LABCELL_X42_Y10_N39
\inst3|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~6_combout\ = ( !\inst2|rz\(3) & ( (\inst2|rz\(1) & (!\inst2|rz\(0) & \inst2|rz\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000000000000000000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~6_combout\);

-- Location: FF_X42_Y11_N2
\inst3|regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][11]~q\);

-- Location: LABCELL_X35_Y9_N42
\inst3|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~4_combout\ = ( !\inst2|rz\(3) & ( !\inst2|rz\(1) & ( (\inst2|rz\(2) & !\inst2|rz\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_rz\(2),
	datac => \inst2|ALT_INV_rz\(0),
	datae => \inst2|ALT_INV_rz\(3),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Decoder0~4_combout\);

-- Location: FF_X43_Y11_N56
\inst3|regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][11]~q\);

-- Location: LABCELL_X35_Y9_N21
\inst3|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~5_combout\ = ( !\inst2|rz\(1) & ( (\inst2|rz\(0) & (\inst2|rz\(2) & !\inst2|rz\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Decoder0~5_combout\);

-- Location: FF_X43_Y11_N4
\inst3|regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][11]~q\);

-- Location: LABCELL_X40_Y10_N39
\inst3|regs[7][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[7][11]~feeder_combout\ = ( \inst3|regs~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~4_combout\,
	combout => \inst3|regs[7][11]~feeder_combout\);

-- Location: LABCELL_X35_Y9_N18
\inst3|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~7_combout\ = ( \inst2|rz\(1) & ( (\inst2|rz\(2) & (\inst2|rz\(0) & !\inst2|rz\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_rz\(2),
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst2|ALT_INV_rz\(3),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Decoder0~7_combout\);

-- Location: FF_X40_Y10_N40
\inst3|regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[7][11]~feeder_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][11]~q\);

-- Location: LABCELL_X42_Y11_N57
\inst3|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux36~1_combout\ = ( \inst3|regs[7][11]~q\ & ( \inst2|rz\(1) & ( (\inst2|rz\(0)) # (\inst3|regs[6][11]~q\) ) ) ) # ( !\inst3|regs[7][11]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[6][11]~q\ & !\inst2|rz\(0)) ) ) ) # ( \inst3|regs[7][11]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[4][11]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[5][11]~q\))) ) ) ) # ( !\inst3|regs[7][11]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[4][11]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[5][11]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[6][11]~q\,
	datab => \inst3|ALT_INV_regs[4][11]~q\,
	datac => \inst3|ALT_INV_regs[5][11]~q\,
	datad => \inst2|ALT_INV_rz\(0),
	datae => \inst3|ALT_INV_regs[7][11]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux36~1_combout\);

-- Location: LABCELL_X45_Y10_N15
\inst3|Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux36~4_combout\ = ( \inst3|Mux36~2_combout\ & ( \inst3|Mux36~1_combout\ & ( (!\inst2|rz\(3) & (((\inst2|rz\(2))) # (\inst3|Mux36~0_combout\))) # (\inst2|rz\(3) & (((!\inst2|rz\(2)) # (\inst3|Mux36~3_combout\)))) ) ) ) # ( !\inst3|Mux36~2_combout\ 
-- & ( \inst3|Mux36~1_combout\ & ( (!\inst2|rz\(3) & (((\inst2|rz\(2))) # (\inst3|Mux36~0_combout\))) # (\inst2|rz\(3) & (((\inst2|rz\(2) & \inst3|Mux36~3_combout\)))) ) ) ) # ( \inst3|Mux36~2_combout\ & ( !\inst3|Mux36~1_combout\ & ( (!\inst2|rz\(3) & 
-- (\inst3|Mux36~0_combout\ & (!\inst2|rz\(2)))) # (\inst2|rz\(3) & (((!\inst2|rz\(2)) # (\inst3|Mux36~3_combout\)))) ) ) ) # ( !\inst3|Mux36~2_combout\ & ( !\inst3|Mux36~1_combout\ & ( (!\inst2|rz\(3) & (\inst3|Mux36~0_combout\ & (!\inst2|rz\(2)))) # 
-- (\inst2|rz\(3) & (((\inst2|rz\(2) & \inst3|Mux36~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(3),
	datab => \inst3|ALT_INV_Mux36~0_combout\,
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst3|ALT_INV_Mux36~3_combout\,
	datae => \inst3|ALT_INV_Mux36~2_combout\,
	dataf => \inst3|ALT_INV_Mux36~1_combout\,
	combout => \inst3|Mux36~4_combout\);

-- Location: M10K_X69_Y6_N0
\inst10|altsyncram_component|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\inst10|altsyncram_component|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y6_N0
\inst10|altsyncram_component|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y7_N0
\inst10|altsyncram_component|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y8_N0
\inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a190~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a158~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a254~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a190~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a158~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a254~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a190~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a254~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a190~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a254~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\);

-- Location: M10K_X76_Y8_N0
\inst10|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y4_N0
\inst10|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\inst10|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FC9",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\inst10|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y8_N42
\inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a94~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a94~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a126~portadataout\))))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a94~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a126~portadataout\))))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a94~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a126~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X70_Y8_N24
\inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\);

-- Location: FF_X70_Y8_N26
\inst2|address_method[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|address_method\(0));

-- Location: M10K_X58_Y12_N0
\inst10|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\inst10|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\inst10|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FB0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\inst10|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y14_N21
\inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a29\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a61\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a93\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a125\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a29\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a61\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a93\ & 
-- ((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a125\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a29\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a61\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a93\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a125\ & \inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a29\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a61\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a93\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a125\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\);

-- Location: M10K_X58_Y17_N0
\inst10|altsyncram_component|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\inst10|altsyncram_component|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\inst10|altsyncram_component|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\inst10|altsyncram_component|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y14_N48
\inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a157\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a221\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a189\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a253\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a157\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a221\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a189\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a253\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a157\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a221\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a189\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a253\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a157\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a221\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a189\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a253\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a189\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a253\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a157\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a221\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y14_N42
\inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\);

-- Location: FF_X57_Y14_N44
\inst2|opcode[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(5));

-- Location: M10K_X49_Y11_N0
\inst10|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B08",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\inst10|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\inst10|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y9_N0
\inst10|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y12_N36
\inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a88~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a88~portadataout\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a88~portadataout\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a88~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y13_N0
\inst10|altsyncram_component|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\inst10|altsyncram_component|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\inst10|altsyncram_component|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\inst10|altsyncram_component|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y12_N6
\inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a152~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a248~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a216~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a184~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a152~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a248~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a216~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|ram_block1a184~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a152~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a248~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a216~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a184~portadataout\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a152~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a248~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a216~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a184~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X50_Y12_N54
\inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\);

-- Location: FF_X50_Y12_N56
\inst2|opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(0));

-- Location: LABCELL_X53_Y8_N36
\inst7|nextState~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~17_combout\ = ( !\inst2|opcode\(0) & ( \inst2|opcode\(1) & ( \inst2|opcode\(5) ) ) ) # ( !\inst2|opcode\(0) & ( !\inst2|opcode\(1) & ( (!\inst2|opcode\(3)) # (((\inst2|address_method\(1) & \inst2|address_method\(0))) # 
-- (\inst2|opcode\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101111111111000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datab => \inst2|ALT_INV_address_method\(1),
	datac => \inst2|ALT_INV_address_method\(0),
	datad => \inst2|ALT_INV_opcode\(5),
	datae => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(1),
	combout => \inst7|nextState~17_combout\);

-- Location: LABCELL_X57_Y14_N36
\inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a124~portadataout\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X57_Y14_N30
\inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a156~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a252~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a156~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a252~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a156~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a252~portadataout\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a156~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a252~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y14_N54
\inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\);

-- Location: FF_X57_Y14_N56
\inst2|opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(4));

-- Location: LABCELL_X53_Y8_N30
\inst7|nextState~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~18_combout\ = ( \inst2|opcode\(3) & ( \inst2|opcode\(4) & ( (!\inst2|opcode\(1) & ((!\inst2|opcode\(2)) # ((!\inst2|opcode\(5))))) # (\inst2|opcode\(1) & (!\inst2|opcode\(0) & ((!\inst2|opcode\(2)) # (!\inst2|opcode\(5))))) ) ) ) # ( 
-- !\inst2|opcode\(3) & ( \inst2|opcode\(4) & ( (!\inst2|opcode\(2) & (((!\inst2|opcode\(5))))) # (\inst2|opcode\(2) & ((!\inst2|opcode\(1) & ((!\inst2|opcode\(0)))) # (\inst2|opcode\(1) & (\inst2|opcode\(5) & \inst2|opcode\(0))))) ) ) ) # ( 
-- \inst2|opcode\(3) & ( !\inst2|opcode\(4) & ( (!\inst2|opcode\(1) & ((!\inst2|opcode\(5) & ((!\inst2|opcode\(0)))) # (\inst2|opcode\(5) & (!\inst2|opcode\(2))))) ) ) ) # ( !\inst2|opcode\(3) & ( !\inst2|opcode\(4) & ( (!\inst2|opcode\(5) & 
-- ((!\inst2|opcode\(1) & ((!\inst2|opcode\(0)))) # (\inst2|opcode\(1) & (!\inst2|opcode\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000001000000101010000000100011100010110000011111110010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(1),
	datab => \inst2|ALT_INV_opcode\(2),
	datac => \inst2|ALT_INV_opcode\(5),
	datad => \inst2|ALT_INV_opcode\(0),
	datae => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|nextState~18_combout\);

-- Location: FF_X48_Y8_N55
\inst7|nextState.decode2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst7|nextState.decode~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.decode2~DUPLICATE_q\);

-- Location: LABCELL_X50_Y11_N54
\inst7|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal5~0_combout\ = ( !\inst2|opcode\(0) & ( (!\inst2|opcode\(1) & (!\inst2|opcode\(5) & \inst2|opcode\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000000000000000000001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(1),
	datab => \inst2|ALT_INV_opcode\(5),
	datac => \inst2|ALT_INV_opcode\(3),
	datae => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Equal5~0_combout\);

-- Location: LABCELL_X53_Y8_N42
\inst7|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux61~0_combout\ = ( \inst2|opcode\(4) & ( !\inst2|opcode\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_opcode\(2),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|Mux61~0_combout\);

-- Location: LABCELL_X53_Y8_N0
\inst7|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector14~0_combout\ = ( \inst7|nextState.decode3~q\ & ( \inst7|Mux61~0_combout\ & ( ((!\inst7|Equal5~0_combout\ & ((!\inst7|nextState~17_combout\) # (!\inst7|nextState~18_combout\)))) # (\inst7|nextState.decode2~DUPLICATE_q\) ) ) ) # ( 
-- !\inst7|nextState.decode3~q\ & ( \inst7|Mux61~0_combout\ & ( \inst7|nextState.decode2~DUPLICATE_q\ ) ) ) # ( \inst7|nextState.decode3~q\ & ( !\inst7|Mux61~0_combout\ & ( (!\inst7|nextState~18_combout\) # (\inst7|nextState.decode2~DUPLICATE_q\) ) ) ) # ( 
-- !\inst7|nextState.decode3~q\ & ( !\inst7|Mux61~0_combout\ & ( \inst7|nextState.decode2~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111110011111100111100001111000011111110111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState~17_combout\,
	datab => \inst7|ALT_INV_nextState~18_combout\,
	datac => \inst7|ALT_INV_nextState.decode2~DUPLICATE_q\,
	datad => \inst7|ALT_INV_Equal5~0_combout\,
	datae => \inst7|ALT_INV_nextState.decode3~q\,
	dataf => \inst7|ALT_INV_Mux61~0_combout\,
	combout => \inst7|Selector14~0_combout\);

-- Location: FF_X53_Y8_N2
\inst7|nextState.decode3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.decode3~q\);

-- Location: FF_X51_Y8_N58
\inst7|nextState.storeAluResult~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst7|nextState.loadAluResult~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.storeAluResult~DUPLICATE_q\);

-- Location: MLABCELL_X52_Y8_N18
\inst7|Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux46~3_combout\ = ( \inst2|opcode\(3) & ( !\inst7|rf_sel\(2) ) ) # ( !\inst2|opcode\(3) & ( (!\inst7|rf_sel\(2) & ((!\inst2|opcode\(1)) # ((!\inst2|opcode\(2)) # (!\inst2|opcode\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101000101010101010100010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(2),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_opcode\(4),
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|Mux46~3_combout\);

-- Location: LABCELL_X53_Y8_N54
\inst7|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux47~0_combout\ = ( !\inst2|address_method\(1) & ( !\inst2|address_method\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_address_method\(0),
	dataf => \inst2|ALT_INV_address_method\(1),
	combout => \inst7|Mux47~0_combout\);

-- Location: MLABCELL_X52_Y8_N42
\inst7|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux46~0_combout\ = ( \inst7|Mux47~0_combout\ & ( \inst2|opcode\(3) & ( (\inst7|rf_sel\(2) & ((!\inst2|opcode\(4) & ((\inst2|opcode\(1)))) # (\inst2|opcode\(4) & ((!\inst2|opcode\(2)) # (!\inst2|opcode\(1)))))) ) ) ) # ( !\inst7|Mux47~0_combout\ & ( 
-- \inst2|opcode\(3) & ( (\inst7|rf_sel\(2) & ((!\inst2|opcode\(4) & ((\inst2|opcode\(1)))) # (\inst2|opcode\(4) & ((!\inst2|opcode\(2)) # (!\inst2|opcode\(1)))))) ) ) ) # ( \inst7|Mux47~0_combout\ & ( !\inst2|opcode\(3) & ( (\inst7|rf_sel\(2) & 
-- (((!\inst2|opcode\(2)) # (\inst2|opcode\(1))) # (\inst2|opcode\(4)))) ) ) ) # ( !\inst7|Mux47~0_combout\ & ( !\inst2|opcode\(3) & ( (\inst7|rf_sel\(2) & ((\inst2|opcode\(1)) # (\inst2|opcode\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101010100010101010100010001010101000001000101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(2),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst7|ALT_INV_Mux47~0_combout\,
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|Mux46~0_combout\);

-- Location: MLABCELL_X52_Y8_N3
\inst7|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux46~1_combout\ = ( \inst2|opcode\(3) & ( (\inst7|rf_sel\(2) & (((!\inst2|opcode\(4)) # (\inst2|opcode\(1))) # (\inst2|opcode\(2)))) ) ) # ( !\inst2|opcode\(3) & ( \inst7|rf_sel\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110111110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(1),
	datad => \inst7|ALT_INV_rf_sel\(2),
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|Mux46~1_combout\);

-- Location: MLABCELL_X52_Y8_N0
\inst7|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux46~2_combout\ = ( \inst2|opcode\(3) & ( \inst7|rf_sel\(2) ) ) # ( !\inst2|opcode\(3) & ( (\inst7|rf_sel\(2) & (((!\inst2|opcode\(1)) # (\inst2|opcode\(4))) # (\inst2|opcode\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000111000011110000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst7|ALT_INV_rf_sel\(2),
	datad => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|Mux46~2_combout\);

-- Location: MLABCELL_X52_Y8_N30
\inst7|Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux46~4_combout\ = ( \inst7|Mux46~2_combout\ & ( \inst2|opcode\(5) & ( (!\inst2|opcode\(0) & ((\inst7|Mux46~1_combout\))) # (\inst2|opcode\(0) & (!\inst7|Mux46~3_combout\)) ) ) ) # ( !\inst7|Mux46~2_combout\ & ( \inst2|opcode\(5) & ( 
-- (!\inst2|opcode\(0) & ((\inst7|Mux46~1_combout\))) # (\inst2|opcode\(0) & (!\inst7|Mux46~3_combout\)) ) ) ) # ( \inst7|Mux46~2_combout\ & ( !\inst2|opcode\(5) & ( (\inst2|opcode\(0)) # (\inst7|Mux46~0_combout\) ) ) ) # ( !\inst7|Mux46~2_combout\ & ( 
-- !\inst2|opcode\(5) & ( (\inst7|Mux46~0_combout\ & !\inst2|opcode\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111101010100000111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Mux46~3_combout\,
	datab => \inst7|ALT_INV_Mux46~0_combout\,
	datac => \inst7|ALT_INV_Mux46~1_combout\,
	datad => \inst2|ALT_INV_opcode\(0),
	datae => \inst7|ALT_INV_Mux46~2_combout\,
	dataf => \inst2|ALT_INV_opcode\(5),
	combout => \inst7|Mux46~4_combout\);

-- Location: MLABCELL_X52_Y8_N21
\inst7|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector24~0_combout\ = ( \inst7|Mux46~4_combout\ & ( ((\inst7|rf_sel\(2) & !\inst7|nextState.storeAluResult~DUPLICATE_q\)) # (\inst7|nextState.decode3~q\) ) ) # ( !\inst7|Mux46~4_combout\ & ( (\inst7|rf_sel\(2) & (!\inst7|nextState.decode3~q\ & 
-- !\inst7|nextState.storeAluResult~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001011111000011110101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(2),
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	datad => \inst7|ALT_INV_nextState.storeAluResult~DUPLICATE_q\,
	dataf => \inst7|ALT_INV_Mux46~4_combout\,
	combout => \inst7|Selector24~0_combout\);

-- Location: FF_X52_Y8_N23
\inst7|rf_sel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|rf_sel\(2));

-- Location: MLABCELL_X47_Y8_N0
\inst7|Mux48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux48~3_combout\ = ( !\inst7|rf_sel\(0) & ( (((!\inst2|opcode\(1)) # (\inst2|opcode\(4))) # (\inst2|opcode\(3))) # (\inst2|opcode\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101111111111111110111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst2|ALT_INV_opcode\(1),
	dataf => \inst7|ALT_INV_rf_sel\(0),
	combout => \inst7|Mux48~3_combout\);

-- Location: MLABCELL_X47_Y8_N3
\inst7|Mux48~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux48~4_combout\ = ( !\inst7|rf_sel\(0) & ( (!\inst2|opcode\(2)) # (((!\inst2|opcode\(1)) # (!\inst2|opcode\(4))) # (\inst2|opcode\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111011111111111111101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(1),
	datad => \inst2|ALT_INV_opcode\(4),
	dataf => \inst7|ALT_INV_rf_sel\(0),
	combout => \inst7|Mux48~4_combout\);

-- Location: MLABCELL_X47_Y8_N18
\inst7|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux48~0_combout\ = ( \inst2|address_method\(1) & ( (\inst2|opcode\(1) & ((!\inst2|opcode\(2)) # (!\inst2|opcode\(3)))) ) ) # ( !\inst2|address_method\(1) & ( (!\inst2|opcode\(1) & (!\inst2|opcode\(2) & !\inst2|opcode\(3))) # (\inst2|opcode\(1) & 
-- ((!\inst2|opcode\(2)) # (!\inst2|opcode\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100110000111100110011000000110011001100000011001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_address_method\(1),
	combout => \inst7|Mux48~0_combout\);

-- Location: MLABCELL_X47_Y8_N42
\inst7|Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux48~1_combout\ = ( \inst2|address_method\(0) & ( (!\inst2|opcode\(4) & ((!\inst2|opcode\(1) & ((\inst7|Mux48~0_combout\))) # (\inst2|opcode\(1) & (!\inst7|rf_sel\(0))))) # (\inst2|opcode\(4) & (!\inst7|rf_sel\(0) & ((!\inst2|opcode\(1)) # 
-- (\inst7|Mux48~0_combout\)))) ) ) # ( !\inst2|address_method\(0) & ( (!\inst7|rf_sel\(0) & ((!\inst2|opcode\(4) $ (!\inst2|opcode\(1))) # (\inst7|Mux48~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110010001100010011001000110001001110100011000100111010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(4),
	datab => \inst7|ALT_INV_rf_sel\(0),
	datac => \inst7|ALT_INV_Mux48~0_combout\,
	datad => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|Mux48~1_combout\);

-- Location: MLABCELL_X47_Y8_N45
\inst7|Mux48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux48~2_combout\ = ( \inst2|opcode\(2) & ( !\inst7|rf_sel\(0) ) ) # ( !\inst2|opcode\(2) & ( (!\inst7|rf_sel\(0) & ((!\inst2|opcode\(4)) # ((!\inst2|opcode\(3)) # (\inst2|opcode\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001100110011001000110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(4),
	datab => \inst7|ALT_INV_rf_sel\(0),
	datac => \inst2|ALT_INV_opcode\(1),
	datad => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_opcode\(2),
	combout => \inst7|Mux48~2_combout\);

-- Location: MLABCELL_X47_Y8_N54
\inst7|Mux48~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux48~5_combout\ = ( \inst7|Mux48~2_combout\ & ( \inst2|opcode\(5) & ( (\inst2|opcode\(0) & !\inst7|Mux48~4_combout\) ) ) ) # ( !\inst7|Mux48~2_combout\ & ( \inst2|opcode\(5) & ( (!\inst2|opcode\(0)) # (!\inst7|Mux48~4_combout\) ) ) ) # ( 
-- \inst7|Mux48~2_combout\ & ( !\inst2|opcode\(5) & ( (!\inst2|opcode\(0) & ((!\inst7|Mux48~1_combout\))) # (\inst2|opcode\(0) & (!\inst7|Mux48~3_combout\)) ) ) ) # ( !\inst7|Mux48~2_combout\ & ( !\inst2|opcode\(5) & ( (!\inst2|opcode\(0) & 
-- ((!\inst7|Mux48~1_combout\))) # (\inst2|opcode\(0) & (!\inst7|Mux48~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000100010111011100010001011111100111111000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Mux48~3_combout\,
	datab => \inst2|ALT_INV_opcode\(0),
	datac => \inst7|ALT_INV_Mux48~4_combout\,
	datad => \inst7|ALT_INV_Mux48~1_combout\,
	datae => \inst7|ALT_INV_Mux48~2_combout\,
	dataf => \inst2|ALT_INV_opcode\(5),
	combout => \inst7|Mux48~5_combout\);

-- Location: MLABCELL_X47_Y8_N21
\inst7|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector26~0_combout\ = ( \inst7|Mux48~5_combout\ & ( ((\inst7|rf_sel\(0)) # (\inst7|nextState.storeAluResult~DUPLICATE_q\)) # (\inst7|nextState.decode3~q\) ) ) # ( !\inst7|Mux48~5_combout\ & ( (!\inst7|nextState.decode3~q\ & ((\inst7|rf_sel\(0)) # 
-- (\inst7|nextState.storeAluResult~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datac => \inst7|ALT_INV_nextState.storeAluResult~DUPLICATE_q\,
	datad => \inst7|ALT_INV_rf_sel\(0),
	dataf => \inst7|ALT_INV_Mux48~5_combout\,
	combout => \inst7|Selector26~0_combout\);

-- Location: FF_X47_Y8_N22
\inst7|rf_sel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|rf_sel\(0));

-- Location: LABCELL_X55_Y8_N54
\inst7|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux45~1_combout\ = ( \inst2|address_method\(1) & ( (!\inst7|rf_sel\(3) & (!\inst2|opcode\(1) $ (((\inst2|opcode\(4)))))) # (\inst7|rf_sel\(3) & ((!\inst2|address_method\(0)) # (!\inst2|opcode\(1) $ (\inst2|opcode\(4))))) ) ) # ( 
-- !\inst2|address_method\(1) & ( (\inst7|rf_sel\(3) & !\inst2|address_method\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011011100011100111101110001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_address_method\(0),
	datad => \inst2|ALT_INV_opcode\(4),
	dataf => \inst2|ALT_INV_address_method\(1),
	combout => \inst7|Mux45~1_combout\);

-- Location: LABCELL_X55_Y8_N48
\inst7|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux45~2_combout\ = ( \inst2|opcode\(3) & ( \inst2|opcode\(4) & ( (\inst7|rf_sel\(3) & ((!\inst2|opcode\(2)) # (!\inst2|opcode\(1)))) ) ) ) # ( !\inst2|opcode\(3) & ( \inst2|opcode\(4) & ( ((!\inst2|opcode\(2) & (\inst7|Mux45~1_combout\ & 
-- !\inst2|opcode\(1)))) # (\inst7|rf_sel\(3)) ) ) ) # ( \inst2|opcode\(3) & ( !\inst2|opcode\(4) & ( (\inst7|rf_sel\(3) & \inst2|opcode\(1)) ) ) ) # ( !\inst2|opcode\(3) & ( !\inst2|opcode\(4) & ( (!\inst2|opcode\(1) & (!\inst2|opcode\(2) & 
-- ((\inst7|Mux45~1_combout\)))) # (\inst2|opcode\(1) & (((\inst7|rf_sel\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000110011000000000011001100111011001100110011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_Mux45~1_combout\,
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|Mux45~2_combout\);

-- Location: LABCELL_X55_Y8_N9
\inst7|Mux45~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux45~5_combout\ = ( \inst2|opcode\(4) & ( (\inst7|rf_sel\(3) & ((!\inst2|opcode\(2)) # ((!\inst2|opcode\(1)) # (\inst2|opcode\(3))))) ) ) # ( !\inst2|opcode\(4) & ( \inst7|rf_sel\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000010110000111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst7|ALT_INV_rf_sel\(3),
	datad => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|Mux45~5_combout\);

-- Location: LABCELL_X55_Y8_N57
\inst7|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux45~3_combout\ = ( \inst2|opcode\(2) & ( \inst7|rf_sel\(3) ) ) # ( !\inst2|opcode\(2) & ( (\inst7|rf_sel\(3) & (((!\inst2|opcode\(4)) # (!\inst2|opcode\(3))) # (\inst2|opcode\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010001010101010101000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_opcode\(2),
	combout => \inst7|Mux45~3_combout\);

-- Location: LABCELL_X55_Y8_N6
\inst7|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux45~4_combout\ = ( \inst2|opcode\(4) & ( \inst7|rf_sel\(3) ) ) # ( !\inst2|opcode\(4) & ( (\inst7|rf_sel\(3) & (((!\inst2|opcode\(1)) # (\inst2|opcode\(3))) # (\inst2|opcode\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000111000011110000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst7|ALT_INV_rf_sel\(3),
	datad => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|Mux45~4_combout\);

-- Location: LABCELL_X55_Y8_N36
\inst7|Mux45~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux45~6_combout\ = ( \inst7|Mux45~3_combout\ & ( \inst7|Mux45~4_combout\ & ( (!\inst2|opcode\(5) & (((\inst2|opcode\(0))) # (\inst7|Mux45~2_combout\))) # (\inst2|opcode\(5) & (((!\inst2|opcode\(0)) # (\inst7|Mux45~5_combout\)))) ) ) ) # ( 
-- !\inst7|Mux45~3_combout\ & ( \inst7|Mux45~4_combout\ & ( (!\inst2|opcode\(5) & (((\inst2|opcode\(0))) # (\inst7|Mux45~2_combout\))) # (\inst2|opcode\(5) & (((\inst7|Mux45~5_combout\ & \inst2|opcode\(0))))) ) ) ) # ( \inst7|Mux45~3_combout\ & ( 
-- !\inst7|Mux45~4_combout\ & ( (!\inst2|opcode\(5) & (\inst7|Mux45~2_combout\ & ((!\inst2|opcode\(0))))) # (\inst2|opcode\(5) & (((!\inst2|opcode\(0)) # (\inst7|Mux45~5_combout\)))) ) ) ) # ( !\inst7|Mux45~3_combout\ & ( !\inst7|Mux45~4_combout\ & ( 
-- (!\inst2|opcode\(5) & (\inst7|Mux45~2_combout\ & ((!\inst2|opcode\(0))))) # (\inst2|opcode\(5) & (((\inst7|Mux45~5_combout\ & \inst2|opcode\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Mux45~2_combout\,
	datab => \inst7|ALT_INV_Mux45~5_combout\,
	datac => \inst2|ALT_INV_opcode\(5),
	datad => \inst2|ALT_INV_opcode\(0),
	datae => \inst7|ALT_INV_Mux45~3_combout\,
	dataf => \inst7|ALT_INV_Mux45~4_combout\,
	combout => \inst7|Mux45~6_combout\);

-- Location: MLABCELL_X52_Y8_N51
\inst7|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector23~0_combout\ = ( \inst7|rf_sel\(3) & ( \inst7|nextState.decode3~q\ & ( \inst7|Mux45~6_combout\ ) ) ) # ( !\inst7|rf_sel\(3) & ( \inst7|nextState.decode3~q\ & ( \inst7|Mux45~6_combout\ ) ) ) # ( \inst7|rf_sel\(3) & ( 
-- !\inst7|nextState.decode3~q\ & ( !\inst7|nextState.storeAluResult~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Mux45~6_combout\,
	datac => \inst7|ALT_INV_nextState.storeAluResult~DUPLICATE_q\,
	datae => \inst7|ALT_INV_rf_sel\(3),
	dataf => \inst7|ALT_INV_nextState.decode3~q\,
	combout => \inst7|Selector23~0_combout\);

-- Location: FF_X52_Y8_N52
\inst7|rf_sel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|rf_sel\(3));

-- Location: FF_X52_Y8_N29
\inst7|rf_sel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|rf_sel\(1));

-- Location: MLABCELL_X52_Y8_N24
\inst7|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux47~2_combout\ = ( \inst2|opcode\(3) & ( (!\inst7|rf_sel\(1) & (((!\inst2|opcode\(4)) # (\inst2|opcode\(2))) # (\inst2|opcode\(1)))) ) ) # ( !\inst2|opcode\(3) & ( !\inst7|rf_sel\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010001010101010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(1),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_opcode\(4),
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|Mux47~2_combout\);

-- Location: MLABCELL_X52_Y8_N6
\inst7|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux47~3_combout\ = ( \inst2|opcode\(3) & ( !\inst7|rf_sel\(1) ) ) # ( !\inst2|opcode\(3) & ( (!\inst7|rf_sel\(1) & (((!\inst2|opcode\(1)) # (\inst2|opcode\(4))) # (\inst2|opcode\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111100000000110111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst7|ALT_INV_rf_sel\(1),
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|Mux47~3_combout\);

-- Location: MLABCELL_X52_Y8_N36
\inst7|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux47~1_combout\ = ( \inst2|opcode\(1) & ( \inst2|opcode\(3) & ( (!\inst7|rf_sel\(1) & ((!\inst2|opcode\(4)) # (!\inst2|opcode\(2)))) ) ) ) # ( !\inst2|opcode\(1) & ( \inst2|opcode\(3) & ( (!\inst7|rf_sel\(1) & \inst2|opcode\(4)) ) ) ) # ( 
-- \inst2|opcode\(1) & ( !\inst2|opcode\(3) & ( !\inst7|rf_sel\(1) ) ) ) # ( !\inst2|opcode\(1) & ( !\inst2|opcode\(3) & ( (!\inst2|opcode\(4) & (!\inst2|opcode\(2) & ((!\inst7|rf_sel\(1)) # (!\inst7|Mux47~0_combout\)))) # (\inst2|opcode\(4) & 
-- (!\inst7|rf_sel\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001010100010101010101010101000100010001000101010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(1),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst7|ALT_INV_Mux47~0_combout\,
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|Mux47~1_combout\);

-- Location: MLABCELL_X52_Y8_N9
\inst7|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux47~4_combout\ = ( \inst2|opcode\(3) & ( \inst7|rf_sel\(1) ) ) # ( !\inst2|opcode\(3) & ( (\inst7|rf_sel\(1) & ((!\inst2|opcode\(2)) # ((!\inst2|opcode\(1)) # (!\inst2|opcode\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst7|ALT_INV_rf_sel\(1),
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|Mux47~4_combout\);

-- Location: MLABCELL_X52_Y8_N12
\inst7|Mux47~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux47~5_combout\ = ( \inst2|opcode\(0) & ( \inst2|opcode\(5) & ( \inst7|Mux47~4_combout\ ) ) ) # ( !\inst2|opcode\(0) & ( \inst2|opcode\(5) & ( !\inst7|Mux47~2_combout\ ) ) ) # ( \inst2|opcode\(0) & ( !\inst2|opcode\(5) & ( !\inst7|Mux47~3_combout\ 
-- ) ) ) # ( !\inst2|opcode\(0) & ( !\inst2|opcode\(5) & ( !\inst7|Mux47~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110010101010101010100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Mux47~2_combout\,
	datab => \inst7|ALT_INV_Mux47~3_combout\,
	datac => \inst7|ALT_INV_Mux47~1_combout\,
	datad => \inst7|ALT_INV_Mux47~4_combout\,
	datae => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(5),
	combout => \inst7|Mux47~5_combout\);

-- Location: MLABCELL_X52_Y8_N27
\inst7|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector25~0_combout\ = ( \inst7|nextState.decode3~q\ & ( \inst7|Mux47~5_combout\ ) ) # ( !\inst7|nextState.decode3~q\ & ( (\inst7|nextState.storeAluResult~DUPLICATE_q\) # (\inst7|rf_sel\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst7|ALT_INV_Mux47~5_combout\,
	datad => \inst7|ALT_INV_nextState.storeAluResult~DUPLICATE_q\,
	dataf => \inst7|ALT_INV_nextState.decode3~q\,
	combout => \inst7|Selector25~0_combout\);

-- Location: FF_X52_Y8_N28
\inst7|rf_sel[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|rf_sel[1]~DUPLICATE_q\);

-- Location: LABCELL_X48_Y11_N39
\inst7|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux45~0_combout\ = ( !\inst2|opcode\(4) & ( (!\inst2|opcode\(2) & (!\inst2|opcode\(3) & \inst2|opcode\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|Mux45~0_combout\);

-- Location: LABCELL_X48_Y11_N18
\inst7|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux55~0_combout\ = ( \inst2|address_method\(0) & ( \inst2|opcode\(4) & ( (\inst2|opcode\(2) & (\inst2|opcode\(3) & !\inst2|opcode\(5))) ) ) ) # ( !\inst2|address_method\(0) & ( \inst2|opcode\(4) & ( (\inst2|opcode\(2) & (\inst2|opcode\(3) & 
-- !\inst2|opcode\(5))) ) ) ) # ( \inst2|address_method\(0) & ( !\inst2|opcode\(4) & ( (!\inst2|opcode\(3) & (!\inst2|opcode\(5) & !\inst2|opcode\(1))) ) ) ) # ( !\inst2|address_method\(0) & ( !\inst2|opcode\(4) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(1) 
-- & ((!\inst2|opcode\(2)) # (!\inst2|opcode\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000110000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(5),
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst2|ALT_INV_address_method\(0),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|Mux55~0_combout\);

-- Location: LABCELL_X48_Y11_N27
\inst7|Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux55~1_combout\ = ( \inst2|opcode\(2) & ( (!\inst2|opcode\(4) & (!\inst2|opcode\(1) & (\inst2|opcode\(3) & !\inst2|opcode\(5)))) ) ) # ( !\inst2|opcode\(2) & ( (!\inst2|opcode\(1) & (\inst2|opcode\(3) & ((!\inst2|opcode\(4)) # 
-- (\inst2|opcode\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001100000010000000110000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(4),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(5),
	dataf => \inst2|ALT_INV_opcode\(2),
	combout => \inst7|Mux55~1_combout\);

-- Location: LABCELL_X48_Y11_N30
\inst7|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux53~0_combout\ = ( \inst7|Mux55~1_combout\ & ( \inst2|address_method\(1) & ( (!\inst2|opcode\(0) & (((\inst7|Mux55~0_combout\)))) # (\inst2|opcode\(0) & (!\inst2|opcode\(5) & (\inst7|Mux45~0_combout\))) ) ) ) # ( !\inst7|Mux55~1_combout\ & ( 
-- \inst2|address_method\(1) & ( (!\inst2|opcode\(0) & (((\inst7|Mux55~0_combout\)))) # (\inst2|opcode\(0) & (!\inst2|opcode\(5) & (\inst7|Mux45~0_combout\))) ) ) ) # ( \inst7|Mux55~1_combout\ & ( !\inst2|address_method\(1) & ( (!\inst2|opcode\(0)) # 
-- ((!\inst2|opcode\(5) & \inst7|Mux45~0_combout\)) ) ) ) # ( !\inst7|Mux55~1_combout\ & ( !\inst2|address_method\(1) & ( (!\inst2|opcode\(0) & (((\inst7|Mux55~0_combout\)))) # (\inst2|opcode\(0) & (!\inst2|opcode\(5) & (\inst7|Mux45~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100100010111111110010001000001111001000100000111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst7|ALT_INV_Mux45~0_combout\,
	datac => \inst7|ALT_INV_Mux55~0_combout\,
	datad => \inst2|ALT_INV_opcode\(0),
	datae => \inst7|ALT_INV_Mux55~1_combout\,
	dataf => \inst2|ALT_INV_address_method\(1),
	combout => \inst7|Mux53~0_combout\);

-- Location: LABCELL_X55_Y8_N0
\inst7|alu_opsel[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|alu_opsel[2]~8_combout\ = ( \inst2|opcode\(0) & ( \inst2|opcode\(4) & ( (!\inst2|opcode\(3) & (\inst2|opcode\(2) & \inst2|opcode\(1))) ) ) ) # ( !\inst2|opcode\(0) & ( \inst2|opcode\(4) & ( (!\inst2|opcode\(3) & (((\inst2|opcode\(2))))) # 
-- (\inst2|opcode\(3) & (!\inst2|opcode\(2) & ((!\inst2|address_method\(0)) # (\inst2|opcode\(1))))) ) ) ) # ( \inst2|opcode\(0) & ( !\inst2|opcode\(4) & ( (\inst2|opcode\(3) & (!\inst2|opcode\(2) & !\inst2|opcode\(1))) ) ) ) # ( !\inst2|opcode\(0) & ( 
-- !\inst2|opcode\(4) & ( (\inst2|opcode\(3) & (!\inst2|opcode\(2) & !\inst2|opcode\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000101100001111000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(0),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|alu_opsel[2]~8_combout\);

-- Location: LABCELL_X55_Y8_N45
\inst7|alu_opsel[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|alu_opsel[2]~7_combout\ = ( \inst2|opcode\(4) & ( (\inst2|opcode\(1) & (!\inst2|opcode\(0) & !\inst2|opcode\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(0),
	datad => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|alu_opsel[2]~7_combout\);

-- Location: LABCELL_X55_Y8_N24
\inst7|alu_opsel[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|alu_opsel[6]~0_combout\ = ( \inst2|opcode\(0) & ( \inst2|opcode\(4) & ( (\inst2|opcode\(3) & (\inst2|opcode\(2) & !\inst2|opcode\(1))) ) ) ) # ( !\inst2|opcode\(0) & ( \inst2|opcode\(4) & ( !\inst2|opcode\(1) ) ) ) # ( !\inst2|opcode\(0) & ( 
-- !\inst2|opcode\(4) & ( (!\inst2|opcode\(3) & (((!\inst2|opcode\(2))))) # (\inst2|opcode\(3) & (!\inst2|address_method\(0) & (\inst2|opcode\(2) & !\inst2|opcode\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001011000000000000000000000011111111000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(0),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|alu_opsel[6]~0_combout\);

-- Location: LABCELL_X55_Y8_N30
\inst7|alu_opsel[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|alu_opsel[2]~9_combout\ = ( \inst7|nextState.decode3~q\ & ( \inst7|alu_opsel[6]~0_combout\ & ( ((!\inst7|alu_opsel[2]~8_combout\ & \inst2|opcode\(5))) # (\inst7|alu_opsel[2]~7_combout\) ) ) ) # ( \inst7|nextState.decode3~q\ & ( 
-- !\inst7|alu_opsel[6]~0_combout\ & ( (!\inst7|alu_opsel[2]~8_combout\) # ((!\inst2|opcode\(5)) # (\inst7|alu_opsel[2]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110111111101100000000000000000011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel[2]~8_combout\,
	datab => \inst7|ALT_INV_alu_opsel[2]~7_combout\,
	datac => \inst2|ALT_INV_opcode\(5),
	datae => \inst7|ALT_INV_nextState.decode3~q\,
	dataf => \inst7|ALT_INV_alu_opsel[6]~0_combout\,
	combout => \inst7|alu_opsel[2]~9_combout\);

-- Location: FF_X48_Y11_N31
\inst7|alu_opsel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Mux53~0_combout\,
	ena => \inst7|alu_opsel[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(2));

-- Location: LABCELL_X50_Y11_N48
\inst7|Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux52~1_combout\ = ( \inst2|opcode\(2) & ( (\inst2|opcode\(4) & (\inst7|alu_opsel\(3) & (\inst2|opcode\(5) & \inst2|opcode\(0)))) ) ) # ( !\inst2|opcode\(2) & ( (!\inst2|opcode\(4) & (\inst7|alu_opsel\(3) & (!\inst2|opcode\(5) & 
-- !\inst2|opcode\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(4),
	datab => \inst7|ALT_INV_alu_opsel\(3),
	datac => \inst2|ALT_INV_opcode\(5),
	datad => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(2),
	combout => \inst7|Mux52~1_combout\);

-- Location: LABCELL_X50_Y11_N42
\inst7|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux52~0_combout\ = ( !\inst2|opcode\(0) & ( \inst2|opcode\(2) & ( (\inst2|opcode\(4) & \inst7|alu_opsel\(3)) ) ) ) # ( !\inst2|opcode\(0) & ( !\inst2|opcode\(2) & ( (!\inst2|opcode\(5) & \inst7|alu_opsel\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000000000000000000000000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_opcode\(5),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst7|ALT_INV_alu_opsel\(3),
	datae => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(2),
	combout => \inst7|Mux52~0_combout\);

-- Location: LABCELL_X50_Y11_N51
\inst7|Mux52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux52~2_combout\ = ( !\inst2|opcode\(2) & ( (\inst2|opcode\(4) & (\inst7|alu_opsel\(3) & (\inst2|opcode\(5) & !\inst2|opcode\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(4),
	datab => \inst7|ALT_INV_alu_opsel\(3),
	datac => \inst2|ALT_INV_opcode\(5),
	datad => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(2),
	combout => \inst7|Mux52~2_combout\);

-- Location: LABCELL_X50_Y11_N24
\inst7|Mux52~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux52~4_combout\ = ( \inst2|opcode\(0) & ( \inst2|address_method\(0) & ( (\inst7|alu_opsel\(3) & ((!\inst2|opcode\(4) & (\inst2|opcode\(5) & !\inst2|opcode\(2))) # (\inst2|opcode\(4) & (!\inst2|opcode\(5) & \inst2|opcode\(2))))) ) ) ) # ( 
-- !\inst2|opcode\(0) & ( \inst2|address_method\(0) & ( (\inst7|alu_opsel\(3) & ((!\inst2|opcode\(4) & (\inst2|opcode\(5) & !\inst2|opcode\(2))) # (\inst2|opcode\(4) & (!\inst2|opcode\(5))))) ) ) ) # ( \inst2|opcode\(0) & ( !\inst2|address_method\(0) & ( 
-- (\inst7|alu_opsel\(3) & ((!\inst2|opcode\(4) & (\inst2|opcode\(5) & !\inst2|opcode\(2))) # (\inst2|opcode\(4) & (!\inst2|opcode\(5) & \inst2|opcode\(2))))) ) ) ) # ( !\inst2|opcode\(0) & ( !\inst2|address_method\(0) & ( (!\inst2|opcode\(5) & 
-- (((!\inst2|opcode\(4) & !\inst2|opcode\(2))) # (\inst7|alu_opsel\(3)))) # (\inst2|opcode\(5) & (((!\inst2|opcode\(2) & \inst7|alu_opsel\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011111100000000000010010000000000011001000000000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(4),
	datab => \inst2|ALT_INV_opcode\(5),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst7|ALT_INV_alu_opsel\(3),
	datae => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|Mux52~4_combout\);

-- Location: LABCELL_X50_Y11_N36
\inst7|Mux52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux52~3_combout\ = ( \inst2|opcode\(1) & ( \inst7|Mux52~4_combout\ & ( (!\inst2|opcode\(3) & (\inst7|Mux52~1_combout\)) # (\inst2|opcode\(3) & ((\inst7|Mux52~2_combout\))) ) ) ) # ( !\inst2|opcode\(1) & ( \inst7|Mux52~4_combout\ & ( 
-- (\inst2|opcode\(3)) # (\inst7|Mux52~0_combout\) ) ) ) # ( \inst2|opcode\(1) & ( !\inst7|Mux52~4_combout\ & ( (!\inst2|opcode\(3) & (\inst7|Mux52~1_combout\)) # (\inst2|opcode\(3) & ((\inst7|Mux52~2_combout\))) ) ) ) # ( !\inst2|opcode\(1) & ( 
-- !\inst7|Mux52~4_combout\ & ( (\inst7|Mux52~0_combout\ & !\inst2|opcode\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Mux52~1_combout\,
	datab => \inst7|ALT_INV_Mux52~0_combout\,
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst7|ALT_INV_Mux52~2_combout\,
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst7|ALT_INV_Mux52~4_combout\,
	combout => \inst7|Mux52~3_combout\);

-- Location: FF_X50_Y11_N37
\inst7|alu_opsel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Mux52~3_combout\,
	ena => \inst7|nextState.decode3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(3));

-- Location: LABCELL_X36_Y7_N54
\inst9|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux4~0_combout\ = ( \inst3|Mux36~4_combout\ & ( (!\inst7|alu_opsel\(2) & (\inst3|Mux20~4_combout\ & (!\inst7|alu_opsel\(3)))) # (\inst7|alu_opsel\(2) & (((\inst2|operand\(11)) # (\inst7|alu_opsel\(3))))) ) ) # ( !\inst3|Mux36~4_combout\ & ( 
-- (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2) & (\inst3|Mux20~4_combout\)) # (\inst7|alu_opsel\(2) & ((\inst2|operand\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001000011011100110100001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux20~4_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(2),
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst2|ALT_INV_operand\(11),
	dataf => \inst3|ALT_INV_Mux36~4_combout\,
	combout => \inst9|Mux4~0_combout\);

-- Location: LABCELL_X48_Y11_N24
\inst7|Mux55~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux55~2_combout\ = ( \inst7|Mux55~0_combout\ ) # ( !\inst7|Mux55~0_combout\ & ( (\inst2|address_method\(1) & \inst7|Mux55~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_address_method\(1),
	datad => \inst7|ALT_INV_Mux55~1_combout\,
	dataf => \inst7|ALT_INV_Mux55~0_combout\,
	combout => \inst7|Mux55~2_combout\);

-- Location: FF_X48_Y11_N25
\inst7|alu_opsel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Mux55~2_combout\,
	sclr => \inst2|opcode\(0),
	ena => \inst7|alu_opsel[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(0));

-- Location: LABCELL_X36_Y7_N57
\inst9|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux20~0_combout\ = ( \inst3|Mux36~4_combout\ & ( (\inst7|alu_opsel\(0)) # (\inst3|Mux20~4_combout\) ) ) # ( !\inst3|Mux36~4_combout\ & ( (\inst3|Mux20~4_combout\ & !\inst7|alu_opsel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux20~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst3|ALT_INV_Mux36~4_combout\,
	combout => \inst9|Mux20~0_combout\);

-- Location: LABCELL_X37_Y10_N27
\inst3|regs[12][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[12][15]~feeder_combout\ = \inst3|regs~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_regs~0_combout\,
	combout => \inst3|regs[12][15]~feeder_combout\);

-- Location: FF_X37_Y10_N28
\inst3|regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[12][15]~feeder_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][15]~q\);

-- Location: FF_X40_Y10_N32
\inst3|regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][15]~q\);

-- Location: FF_X40_Y10_N25
\inst3|regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][15]~q\);

-- Location: LABCELL_X46_Y9_N39
\inst3|regs[15][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[15][15]~feeder_combout\ = ( \inst3|regs~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~0_combout\,
	combout => \inst3|regs[15][15]~feeder_combout\);

-- Location: FF_X46_Y9_N40
\inst3|regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[15][15]~feeder_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][15]~q\);

-- Location: LABCELL_X40_Y10_N24
\inst3|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~3_combout\ = ( \inst3|regs[14][15]~q\ & ( \inst3|regs[15][15]~q\ & ( ((!\inst2|rz\(0) & (\inst3|regs[12][15]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[13][15]~q\)))) # (\inst2|rz\(1)) ) ) ) # ( !\inst3|regs[14][15]~q\ & ( \inst3|regs[15][15]~q\ & 
-- ( (!\inst2|rz\(0) & (\inst3|regs[12][15]~q\ & (!\inst2|rz\(1)))) # (\inst2|rz\(0) & (((\inst3|regs[13][15]~q\) # (\inst2|rz\(1))))) ) ) ) # ( \inst3|regs[14][15]~q\ & ( !\inst3|regs[15][15]~q\ & ( (!\inst2|rz\(0) & (((\inst2|rz\(1))) # 
-- (\inst3|regs[12][15]~q\))) # (\inst2|rz\(0) & (((!\inst2|rz\(1) & \inst3|regs[13][15]~q\)))) ) ) ) # ( !\inst3|regs[14][15]~q\ & ( !\inst3|regs[15][15]~q\ & ( (!\inst2|rz\(1) & ((!\inst2|rz\(0) & (\inst3|regs[12][15]~q\)) # (\inst2|rz\(0) & 
-- ((\inst3|regs[13][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][15]~q\,
	datab => \inst2|ALT_INV_rz\(0),
	datac => \inst2|ALT_INV_rz\(1),
	datad => \inst3|ALT_INV_regs[13][15]~q\,
	datae => \inst3|ALT_INV_regs[14][15]~q\,
	dataf => \inst3|ALT_INV_regs[15][15]~q\,
	combout => \inst3|Mux32~3_combout\);

-- Location: FF_X40_Y9_N17
\inst3|regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][15]~q\);

-- Location: MLABCELL_X39_Y11_N51
\inst3|regs[0][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[0][15]~feeder_combout\ = ( \inst3|regs~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~0_combout\,
	combout => \inst3|regs[0][15]~feeder_combout\);

-- Location: FF_X39_Y11_N53
\inst3|regs[0][15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[0][15]~feeder_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][15]~DUPLICATE_q\);

-- Location: FF_X40_Y11_N26
\inst3|regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][15]~q\);

-- Location: FF_X39_Y11_N55
\inst3|regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][15]~q\);

-- Location: MLABCELL_X39_Y11_N54
\inst3|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~0_combout\ = ( \inst3|regs[3][15]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[2][15]~q\) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|regs[3][15]~q\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0) & \inst3|regs[2][15]~q\) ) ) ) # ( \inst3|regs[3][15]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & ((\inst3|regs[0][15]~DUPLICATE_q\))) # (\inst2|rz\(0) & (\inst3|regs[1][15]~q\)) ) ) ) # ( !\inst3|regs[3][15]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & ((\inst3|regs[0][15]~DUPLICATE_q\))) # (\inst2|rz\(0) & 
-- (\inst3|regs[1][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][15]~q\,
	datab => \inst2|ALT_INV_rz\(0),
	datac => \inst3|ALT_INV_regs[0][15]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_regs[2][15]~q\,
	datae => \inst3|ALT_INV_regs[3][15]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux32~0_combout\);

-- Location: LABCELL_X36_Y9_N18
\inst3|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~8_combout\ = ( !\inst2|rz\(1) & ( (!\inst2|rz\(2) & (\inst2|rz\(3) & !\inst2|rz\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_rz\(2),
	datac => \inst2|ALT_INV_rz\(3),
	datad => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Decoder0~8_combout\);

-- Location: FF_X42_Y10_N17
\inst3|regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][15]~q\);

-- Location: FF_X42_Y11_N32
\inst3|regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][15]~q\);

-- Location: FF_X42_Y11_N14
\inst3|regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][15]~q\);

-- Location: LABCELL_X42_Y11_N12
\inst3|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~2_combout\ = ( \inst3|regs[11][15]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[10][15]~q\) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|regs[11][15]~q\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0) & \inst3|regs[10][15]~q\) ) ) ) # ( \inst3|regs[11][15]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & ((\inst3|regs[8][15]~q\))) # (\inst2|rz\(0) & (\inst3|regs[9][15]~q\)) ) ) ) # ( !\inst3|regs[11][15]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & ((\inst3|regs[8][15]~q\))) # (\inst2|rz\(0) & (\inst3|regs[9][15]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[9][15]~q\,
	datab => \inst3|ALT_INV_regs[8][15]~q\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_regs[10][15]~q\,
	datae => \inst3|ALT_INV_regs[11][15]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux32~2_combout\);

-- Location: FF_X43_Y11_N20
\inst3|regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][15]~q\);

-- Location: LABCELL_X40_Y10_N12
\inst3|regs[7][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[7][15]~feeder_combout\ = ( \inst3|regs~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~0_combout\,
	combout => \inst3|regs[7][15]~feeder_combout\);

-- Location: FF_X40_Y10_N13
\inst3|regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[7][15]~feeder_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][15]~q\);

-- Location: FF_X43_Y11_N17
\inst3|regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][15]~q\);

-- Location: FF_X42_Y11_N37
\inst3|regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][15]~q\);

-- Location: LABCELL_X43_Y11_N15
\inst3|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~1_combout\ = ( \inst3|regs[4][15]~q\ & ( \inst3|regs[6][15]~q\ & ( (!\inst2|rz\(0)) # ((!\inst2|rz\(1) & (\inst3|regs[5][15]~q\)) # (\inst2|rz\(1) & ((\inst3|regs[7][15]~q\)))) ) ) ) # ( !\inst3|regs[4][15]~q\ & ( \inst3|regs[6][15]~q\ & ( 
-- (!\inst2|rz\(0) & (((\inst2|rz\(1))))) # (\inst2|rz\(0) & ((!\inst2|rz\(1) & (\inst3|regs[5][15]~q\)) # (\inst2|rz\(1) & ((\inst3|regs[7][15]~q\))))) ) ) ) # ( \inst3|regs[4][15]~q\ & ( !\inst3|regs[6][15]~q\ & ( (!\inst2|rz\(0) & (((!\inst2|rz\(1))))) # 
-- (\inst2|rz\(0) & ((!\inst2|rz\(1) & (\inst3|regs[5][15]~q\)) # (\inst2|rz\(1) & ((\inst3|regs[7][15]~q\))))) ) ) ) # ( !\inst3|regs[4][15]~q\ & ( !\inst3|regs[6][15]~q\ & ( (\inst2|rz\(0) & ((!\inst2|rz\(1) & (\inst3|regs[5][15]~q\)) # (\inst2|rz\(1) & 
-- ((\inst3|regs[7][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[5][15]~q\,
	datab => \inst3|ALT_INV_regs[7][15]~q\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst2|ALT_INV_rz\(1),
	datae => \inst3|ALT_INV_regs[4][15]~q\,
	dataf => \inst3|ALT_INV_regs[6][15]~q\,
	combout => \inst3|Mux32~1_combout\);

-- Location: LABCELL_X46_Y9_N6
\inst3|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~4_combout\ = ( \inst2|rz\(2) & ( \inst3|Mux32~1_combout\ & ( (!\inst2|rz\(3)) # (\inst3|Mux32~3_combout\) ) ) ) # ( !\inst2|rz\(2) & ( \inst3|Mux32~1_combout\ & ( (!\inst2|rz\(3) & (\inst3|Mux32~0_combout\)) # (\inst2|rz\(3) & 
-- ((\inst3|Mux32~2_combout\))) ) ) ) # ( \inst2|rz\(2) & ( !\inst3|Mux32~1_combout\ & ( (\inst2|rz\(3) & \inst3|Mux32~3_combout\) ) ) ) # ( !\inst2|rz\(2) & ( !\inst3|Mux32~1_combout\ & ( (!\inst2|rz\(3) & (\inst3|Mux32~0_combout\)) # (\inst2|rz\(3) & 
-- ((\inst3|Mux32~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(3),
	datab => \inst3|ALT_INV_Mux32~3_combout\,
	datac => \inst3|ALT_INV_Mux32~0_combout\,
	datad => \inst3|ALT_INV_Mux32~2_combout\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst3|ALT_INV_Mux32~1_combout\,
	combout => \inst3|Mux32~4_combout\);

-- Location: M10K_X38_Y18_N0
\inst10|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\inst10|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\inst10|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\inst10|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y18_N3
\inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a79\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a111\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a15\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a47\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a79\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a111\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a15\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a47\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a79\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a111\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a15\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a47\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a79\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a111\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a15\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a47\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y20_N0
\inst10|altsyncram_component|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\inst10|altsyncram_component|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\inst10|altsyncram_component|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\inst10|altsyncram_component|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y18_N12
\inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a239\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a175\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a143\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a207\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a239\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a175\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a143\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a207\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a239\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a175\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a143\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a207\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a239\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a175\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a143\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a207\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a143\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a207\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a239\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a175\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y18_N42
\inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y18_N44
\inst2|operand[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(15));

-- Location: LABCELL_X46_Y7_N6
\inst3|data_input_z[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|data_input_z[13]~0_combout\ = (!\inst7|rf_sel\(2) & ((!\inst7|rf_sel\(3)) # ((!\inst7|rf_sel[1]~DUPLICATE_q\) # (\inst7|rf_sel\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101010101010001010101010101000101010101010100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(2),
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datad => \inst7|ALT_INV_rf_sel\(0),
	combout => \inst3|data_input_z[13]~0_combout\);

-- Location: MLABCELL_X47_Y8_N6
\inst7|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux51~0_combout\ = ( \inst2|opcode\(3) & ( \inst2|opcode\(0) ) ) # ( !\inst2|opcode\(3) & ( \inst2|opcode\(0) ) ) # ( \inst2|opcode\(3) & ( !\inst2|opcode\(0) & ( ((!\inst2|opcode\(5) $ (!\inst2|opcode\(4))) # (\inst2|opcode\(2))) # 
-- (\inst2|opcode\(1)) ) ) ) # ( !\inst2|opcode\(3) & ( !\inst2|opcode\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111011110111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Mux51~0_combout\);

-- Location: LABCELL_X48_Y8_N30
\inst7|alu_opsel[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|alu_opsel[1]~1_combout\ = ( \inst2|opcode\(0) & ( (!\inst2|opcode\(3) & (\inst2|opcode\(4) & \inst2|opcode\(1))) ) ) # ( !\inst2|opcode\(0) & ( (!\inst2|opcode\(3) & (\inst2|opcode\(4) & !\inst2|opcode\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|alu_opsel[1]~1_combout\);

-- Location: LABCELL_X53_Y8_N9
\inst7|alu_opsel[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|alu_opsel[1]~2_combout\ = ( \inst2|opcode\(1) & ( (!\inst2|opcode\(0) & (\inst2|opcode\(4) & \inst2|opcode\(3))) ) ) # ( !\inst2|opcode\(1) & ( (\inst2|opcode\(3) & ((!\inst2|opcode\(4)) # ((!\inst2|address_method\(0) & !\inst2|opcode\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(0),
	datab => \inst2|ALT_INV_opcode\(0),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_opcode\(1),
	combout => \inst7|alu_opsel[1]~2_combout\);

-- Location: LABCELL_X48_Y8_N0
\inst7|alu_opsel[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|alu_opsel[5]~6_combout\ = ( \inst7|alu_opsel[1]~2_combout\ & ( \inst7|alu_opsel[6]~0_combout\ & ( (\inst7|nextState.decode3~q\ & (\inst2|opcode\(5) & (\inst2|opcode\(2) & !\inst7|alu_opsel[1]~1_combout\))) ) ) ) # ( !\inst7|alu_opsel[1]~2_combout\ 
-- & ( \inst7|alu_opsel[6]~0_combout\ & ( (\inst7|nextState.decode3~q\ & (\inst2|opcode\(5) & ((!\inst2|opcode\(2)) # (!\inst7|alu_opsel[1]~1_combout\)))) ) ) ) # ( \inst7|alu_opsel[1]~2_combout\ & ( !\inst7|alu_opsel[6]~0_combout\ & ( 
-- (\inst7|nextState.decode3~q\ & ((!\inst2|opcode\(5)) # ((\inst2|opcode\(2) & !\inst7|alu_opsel[1]~1_combout\)))) ) ) ) # ( !\inst7|alu_opsel[1]~2_combout\ & ( !\inst7|alu_opsel[6]~0_combout\ & ( (\inst7|nextState.decode3~q\ & ((!\inst2|opcode\(5)) # 
-- ((!\inst2|opcode\(2)) # (!\inst7|alu_opsel[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010001010100010000010001000100000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst2|ALT_INV_opcode\(5),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst7|ALT_INV_alu_opsel[1]~1_combout\,
	datae => \inst7|ALT_INV_alu_opsel[1]~2_combout\,
	dataf => \inst7|ALT_INV_alu_opsel[6]~0_combout\,
	combout => \inst7|alu_opsel[5]~6_combout\);

-- Location: FF_X47_Y8_N8
\inst7|alu_opsel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Mux51~0_combout\,
	ena => \inst7|alu_opsel[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(4));

-- Location: LABCELL_X42_Y7_N12
\inst9|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux0~0_combout\ = ( \inst3|Mux16~4_combout\ & ( \inst3|Mux32~4_combout\ & ( (!\inst7|alu_opsel\(2) & ((!\inst7|alu_opsel\(3)))) # (\inst7|alu_opsel\(2) & ((\inst7|alu_opsel\(3)) # (\inst2|operand\(15)))) ) ) ) # ( !\inst3|Mux16~4_combout\ & ( 
-- \inst3|Mux32~4_combout\ & ( (\inst7|alu_opsel\(2) & ((\inst7|alu_opsel\(3)) # (\inst2|operand\(15)))) ) ) ) # ( \inst3|Mux16~4_combout\ & ( !\inst3|Mux32~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # (\inst2|operand\(15)))) ) ) ) # ( 
-- !\inst3|Mux16~4_combout\ & ( !\inst3|Mux32~4_combout\ & ( (\inst7|alu_opsel\(2) & (\inst2|operand\(15) & !\inst7|alu_opsel\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000110011110000000000000011001100111100111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_alu_opsel\(2),
	datac => \inst2|ALT_INV_operand\(15),
	datad => \inst7|ALT_INV_alu_opsel\(3),
	datae => \inst3|ALT_INV_Mux16~4_combout\,
	dataf => \inst3|ALT_INV_Mux32~4_combout\,
	combout => \inst9|Mux0~0_combout\);

-- Location: MLABCELL_X47_Y8_N48
\inst7|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux50~0_combout\ = ( \inst2|opcode\(3) & ( \inst2|opcode\(0) ) ) # ( !\inst2|opcode\(3) & ( \inst2|opcode\(0) & ( ((!\inst2|opcode\(1)) # ((\inst2|opcode\(2)) # (\inst2|opcode\(4)))) # (\inst2|opcode\(5)) ) ) ) # ( \inst2|opcode\(3) & ( 
-- !\inst2|opcode\(0) & ( (!\inst2|opcode\(4)) # ((!\inst2|opcode\(5) & ((!\inst2|opcode\(1)) # (!\inst2|opcode\(2)))) # (\inst2|opcode\(5) & ((\inst2|opcode\(2)) # (\inst2|opcode\(1))))) ) ) ) # ( !\inst2|opcode\(3) & ( !\inst2|opcode\(0) & ( 
-- ((!\inst2|opcode\(1) $ (\inst2|opcode\(2))) # (\inst2|opcode\(4))) # (\inst2|opcode\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111101111111111110111111110111011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Mux50~0_combout\);

-- Location: FF_X47_Y8_N49
\inst7|alu_opsel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Mux50~0_combout\,
	ena => \inst7|alu_opsel[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(5));

-- Location: LABCELL_X48_Y8_N27
\inst7|alu_opsel[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|alu_opsel[6]~3_combout\ = ( \inst7|alu_opsel[1]~1_combout\ & ( (\inst7|nextState.decode3~q\ & ((!\inst2|opcode\(5)) # ((!\inst2|opcode\(2) & !\inst7|alu_opsel[1]~2_combout\)))) ) ) # ( !\inst7|alu_opsel[1]~1_combout\ & ( 
-- (\inst7|nextState.decode3~q\ & (((!\inst2|opcode\(5)) # (!\inst7|alu_opsel[1]~2_combout\)) # (\inst2|opcode\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000001111110100000000111011000000000011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(5),
	datac => \inst7|ALT_INV_alu_opsel[1]~2_combout\,
	datad => \inst7|ALT_INV_nextState.decode3~q\,
	dataf => \inst7|ALT_INV_alu_opsel[1]~1_combout\,
	combout => \inst7|alu_opsel[6]~3_combout\);

-- Location: LABCELL_X48_Y8_N6
\inst7|alu_opsel[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|alu_opsel[6]~4_combout\ = ( !\inst2|opcode\(1) & ( \inst2|opcode\(3) & ( (!\inst2|opcode\(0) & ((!\inst2|opcode\(5) & ((!\inst2|opcode\(4)))) # (\inst2|opcode\(5) & (!\inst2|opcode\(2) & \inst2|opcode\(4))))) ) ) ) # ( \inst2|opcode\(1) & ( 
-- !\inst2|opcode\(3) & ( (!\inst2|opcode\(2) & (!\inst2|opcode\(5) & (\inst2|opcode\(0) & !\inst2|opcode\(4)))) ) ) ) # ( !\inst2|opcode\(1) & ( !\inst2|opcode\(3) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(0) & !\inst2|opcode\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000010000000000011000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(5),
	datac => \inst2|ALT_INV_opcode\(0),
	datad => \inst2|ALT_INV_opcode\(4),
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|alu_opsel[6]~4_combout\);

-- Location: LABCELL_X48_Y8_N39
\inst7|alu_opsel[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|alu_opsel[6]~5_combout\ = ( \inst7|alu_opsel[6]~0_combout\ & ( (!\inst7|alu_opsel[6]~3_combout\ & (((\inst7|alu_opsel\(6))))) # (\inst7|alu_opsel[6]~3_combout\ & ((!\inst2|opcode\(5) & ((\inst7|alu_opsel\(6)))) # (\inst2|opcode\(5) & 
-- (!\inst7|alu_opsel[6]~4_combout\)))) ) ) # ( !\inst7|alu_opsel[6]~0_combout\ & ( (!\inst7|alu_opsel[6]~3_combout\ & ((\inst7|alu_opsel\(6)))) # (\inst7|alu_opsel[6]~3_combout\ & (!\inst7|alu_opsel[6]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111010010100001111101000010000111111100001000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel[6]~3_combout\,
	datab => \inst2|ALT_INV_opcode\(5),
	datac => \inst7|ALT_INV_alu_opsel[6]~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(6),
	dataf => \inst7|ALT_INV_alu_opsel[6]~0_combout\,
	combout => \inst7|alu_opsel[6]~5_combout\);

-- Location: FF_X48_Y8_N40
\inst7|alu_opsel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|alu_opsel[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(6));

-- Location: FF_X45_Y10_N28
\inst3|regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][14]~q\);

-- Location: FF_X43_Y10_N8
\inst3|regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][14]~q\);

-- Location: FF_X43_Y10_N38
\inst3|regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][14]~q\);

-- Location: LABCELL_X43_Y10_N15
\inst3|regs[6][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[6][14]~feeder_combout\ = ( \inst3|regs~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~1_combout\,
	combout => \inst3|regs[6][14]~feeder_combout\);

-- Location: FF_X43_Y10_N17
\inst3|regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[6][14]~feeder_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][14]~q\);

-- Location: LABCELL_X43_Y10_N36
\inst3|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux33~2_combout\ = ( \inst3|regs[14][14]~q\ & ( \inst3|regs[6][14]~q\ & ( ((!\inst2|rz\(3) & (\inst3|regs[2][14]~q\)) # (\inst2|rz\(3) & ((\inst3|regs[10][14]~q\)))) # (\inst2|rz\(2)) ) ) ) # ( !\inst3|regs[14][14]~q\ & ( \inst3|regs[6][14]~q\ & ( 
-- (!\inst2|rz\(3) & (((\inst2|rz\(2))) # (\inst3|regs[2][14]~q\))) # (\inst2|rz\(3) & (((\inst3|regs[10][14]~q\ & !\inst2|rz\(2))))) ) ) ) # ( \inst3|regs[14][14]~q\ & ( !\inst3|regs[6][14]~q\ & ( (!\inst2|rz\(3) & (\inst3|regs[2][14]~q\ & 
-- ((!\inst2|rz\(2))))) # (\inst2|rz\(3) & (((\inst2|rz\(2)) # (\inst3|regs[10][14]~q\)))) ) ) ) # ( !\inst3|regs[14][14]~q\ & ( !\inst3|regs[6][14]~q\ & ( (!\inst2|rz\(2) & ((!\inst2|rz\(3) & (\inst3|regs[2][14]~q\)) # (\inst2|rz\(3) & 
-- ((\inst3|regs[10][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][14]~q\,
	datab => \inst3|ALT_INV_regs[10][14]~q\,
	datac => \inst2|ALT_INV_rz\(3),
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst3|ALT_INV_regs[14][14]~q\,
	dataf => \inst3|ALT_INV_regs[6][14]~q\,
	combout => \inst3|Mux33~2_combout\);

-- Location: FF_X42_Y10_N31
\inst3|regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][14]~q\);

-- Location: FF_X39_Y10_N28
\inst3|regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][14]~q\);

-- Location: FF_X40_Y10_N22
\inst3|regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][14]~q\);

-- Location: FF_X39_Y10_N7
\inst3|regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][14]~q\);

-- Location: LABCELL_X40_Y10_N21
\inst3|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux33~1_combout\ = ( \inst3|regs[13][14]~q\ & ( \inst3|regs[1][14]~q\ & ( (!\inst2|rz\(3) & (((!\inst2|rz\(2))) # (\inst3|regs[5][14]~q\))) # (\inst2|rz\(3) & (((\inst3|regs[9][14]~q\) # (\inst2|rz\(2))))) ) ) ) # ( !\inst3|regs[13][14]~q\ & ( 
-- \inst3|regs[1][14]~q\ & ( (!\inst2|rz\(3) & (((!\inst2|rz\(2))) # (\inst3|regs[5][14]~q\))) # (\inst2|rz\(3) & (((!\inst2|rz\(2) & \inst3|regs[9][14]~q\)))) ) ) ) # ( \inst3|regs[13][14]~q\ & ( !\inst3|regs[1][14]~q\ & ( (!\inst2|rz\(3) & 
-- (\inst3|regs[5][14]~q\ & (\inst2|rz\(2)))) # (\inst2|rz\(3) & (((\inst3|regs[9][14]~q\) # (\inst2|rz\(2))))) ) ) ) # ( !\inst3|regs[13][14]~q\ & ( !\inst3|regs[1][14]~q\ & ( (!\inst2|rz\(3) & (\inst3|regs[5][14]~q\ & (\inst2|rz\(2)))) # (\inst2|rz\(3) & 
-- (((!\inst2|rz\(2) & \inst3|regs[9][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[5][14]~q\,
	datab => \inst2|ALT_INV_rz\(3),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst3|ALT_INV_regs[9][14]~q\,
	datae => \inst3|ALT_INV_regs[13][14]~q\,
	dataf => \inst3|ALT_INV_regs[1][14]~q\,
	combout => \inst3|Mux33~1_combout\);

-- Location: FF_X42_Y9_N10
\inst3|regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][14]~q\);

-- Location: LABCELL_X37_Y9_N12
\inst3|regs[0][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[0][14]~feeder_combout\ = ( \inst3|regs~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~1_combout\,
	combout => \inst3|regs[0][14]~feeder_combout\);

-- Location: FF_X37_Y9_N14
\inst3|regs[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[0][14]~feeder_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][14]~q\);

-- Location: FF_X42_Y9_N50
\inst3|regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][14]~q\);

-- Location: LABCELL_X42_Y9_N24
\inst3|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux33~0_combout\ = ( \inst3|regs[12][14]~q\ & ( \inst3|regs[4][14]~q\ & ( ((!\inst2|rz\(3) & ((\inst3|regs[0][14]~q\))) # (\inst2|rz\(3) & (\inst3|regs[8][14]~q\))) # (\inst2|rz\(2)) ) ) ) # ( !\inst3|regs[12][14]~q\ & ( \inst3|regs[4][14]~q\ & ( 
-- (!\inst2|rz\(3) & (((\inst2|rz\(2)) # (\inst3|regs[0][14]~q\)))) # (\inst2|rz\(3) & (\inst3|regs[8][14]~q\ & ((!\inst2|rz\(2))))) ) ) ) # ( \inst3|regs[12][14]~q\ & ( !\inst3|regs[4][14]~q\ & ( (!\inst2|rz\(3) & (((\inst3|regs[0][14]~q\ & 
-- !\inst2|rz\(2))))) # (\inst2|rz\(3) & (((\inst2|rz\(2))) # (\inst3|regs[8][14]~q\))) ) ) ) # ( !\inst3|regs[12][14]~q\ & ( !\inst3|regs[4][14]~q\ & ( (!\inst2|rz\(2) & ((!\inst2|rz\(3) & ((\inst3|regs[0][14]~q\))) # (\inst2|rz\(3) & 
-- (\inst3|regs[8][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][14]~q\,
	datab => \inst3|ALT_INV_regs[0][14]~q\,
	datac => \inst2|ALT_INV_rz\(3),
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst3|ALT_INV_regs[12][14]~q\,
	dataf => \inst3|ALT_INV_regs[4][14]~q\,
	combout => \inst3|Mux33~0_combout\);

-- Location: LABCELL_X43_Y9_N0
\inst3|regs[7][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[7][14]~feeder_combout\ = ( \inst3|regs~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~1_combout\,
	combout => \inst3|regs[7][14]~feeder_combout\);

-- Location: FF_X43_Y9_N1
\inst3|regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[7][14]~feeder_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][14]~q\);

-- Location: FF_X45_Y10_N43
\inst3|regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][14]~q\);

-- Location: FF_X46_Y9_N32
\inst3|regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][14]~q\);

-- Location: FF_X45_Y9_N19
\inst3|regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][14]~q\);

-- Location: LABCELL_X45_Y9_N18
\inst3|Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux33~3_combout\ = ( \inst3|regs[11][14]~q\ & ( \inst2|rz\(2) & ( (!\inst2|rz\(3) & (\inst3|regs[7][14]~q\)) # (\inst2|rz\(3) & ((\inst3|regs[15][14]~q\))) ) ) ) # ( !\inst3|regs[11][14]~q\ & ( \inst2|rz\(2) & ( (!\inst2|rz\(3) & 
-- (\inst3|regs[7][14]~q\)) # (\inst2|rz\(3) & ((\inst3|regs[15][14]~q\))) ) ) ) # ( \inst3|regs[11][14]~q\ & ( !\inst2|rz\(2) & ( (\inst2|rz\(3)) # (\inst3|regs[3][14]~q\) ) ) ) # ( !\inst3|regs[11][14]~q\ & ( !\inst2|rz\(2) & ( (\inst3|regs[3][14]~q\ & 
-- !\inst2|rz\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[7][14]~q\,
	datab => \inst3|ALT_INV_regs[3][14]~q\,
	datac => \inst3|ALT_INV_regs[15][14]~q\,
	datad => \inst2|ALT_INV_rz\(3),
	datae => \inst3|ALT_INV_regs[11][14]~q\,
	dataf => \inst2|ALT_INV_rz\(2),
	combout => \inst3|Mux33~3_combout\);

-- Location: LABCELL_X42_Y10_N6
\inst3|Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux33~4_combout\ = ( \inst2|rz\(0) & ( \inst3|Mux33~3_combout\ & ( (\inst2|rz\(1)) # (\inst3|Mux33~1_combout\) ) ) ) # ( !\inst2|rz\(0) & ( \inst3|Mux33~3_combout\ & ( (!\inst2|rz\(1) & ((\inst3|Mux33~0_combout\))) # (\inst2|rz\(1) & 
-- (\inst3|Mux33~2_combout\)) ) ) ) # ( \inst2|rz\(0) & ( !\inst3|Mux33~3_combout\ & ( (\inst3|Mux33~1_combout\ & !\inst2|rz\(1)) ) ) ) # ( !\inst2|rz\(0) & ( !\inst3|Mux33~3_combout\ & ( (!\inst2|rz\(1) & ((\inst3|Mux33~0_combout\))) # (\inst2|rz\(1) & 
-- (\inst3|Mux33~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux33~2_combout\,
	datab => \inst3|ALT_INV_Mux33~1_combout\,
	datac => \inst2|ALT_INV_rz\(1),
	datad => \inst3|ALT_INV_Mux33~0_combout\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst3|ALT_INV_Mux33~3_combout\,
	combout => \inst3|Mux33~4_combout\);

-- Location: LABCELL_X46_Y7_N9
\inst3|data_input_z[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|data_input_z[13]~1_combout\ = ( \inst7|rf_sel[1]~DUPLICATE_q\ & ( (!\inst7|rf_sel\(2) & (\inst7|rf_sel\(3) & !\inst7|rf_sel\(0))) ) ) # ( !\inst7|rf_sel[1]~DUPLICATE_q\ & ( (!\inst7|rf_sel\(2) & !\inst7|rf_sel\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(2),
	datac => \inst7|ALT_INV_rf_sel\(3),
	datad => \inst7|ALT_INV_rf_sel\(0),
	dataf => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	combout => \inst3|data_input_z[13]~1_combout\);

-- Location: MLABCELL_X34_Y7_N33
\inst9|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux17~0_combout\ = ( \inst3|Mux17~4_combout\ & ( (!\inst7|alu_opsel\(0)) # (\inst3|Mux33~4_combout\) ) ) # ( !\inst3|Mux17~4_combout\ & ( (\inst7|alu_opsel\(0) & \inst3|Mux33~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_alu_opsel\(0),
	datad => \inst3|ALT_INV_Mux33~4_combout\,
	dataf => \inst3|ALT_INV_Mux17~4_combout\,
	combout => \inst9|Mux17~0_combout\);

-- Location: MLABCELL_X39_Y18_N27
\inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a46~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a46~portadataout\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a46~portadataout\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a46~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y18_N18
\inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a142~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a174~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a206~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a238~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a142~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a174~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a206~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a238~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a142~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a174~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a206~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a238~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a142~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a174~portadataout\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a206~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a238~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y18_N57
\inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y18_N59
\inst2|operand[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(14));

-- Location: MLABCELL_X34_Y9_N51
\inst9|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux1~0_combout\ = ( \inst3|Mux33~4_combout\ & ( \inst3|Mux17~4_combout\ & ( (!\inst7|alu_opsel\(2) & (!\inst7|alu_opsel\(3))) # (\inst7|alu_opsel\(2) & ((\inst2|operand\(14)) # (\inst7|alu_opsel\(3)))) ) ) ) # ( !\inst3|Mux33~4_combout\ & ( 
-- \inst3|Mux17~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # (\inst2|operand\(14)))) ) ) ) # ( \inst3|Mux33~4_combout\ & ( !\inst3|Mux17~4_combout\ & ( (\inst7|alu_opsel\(2) & ((\inst2|operand\(14)) # (\inst7|alu_opsel\(3)))) ) ) ) # ( 
-- !\inst3|Mux33~4_combout\ & ( !\inst3|Mux17~4_combout\ & ( (\inst7|alu_opsel\(2) & (!\inst7|alu_opsel\(3) & \inst2|operand\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000001010101010110100000111100001010010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(2),
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst2|ALT_INV_operand\(14),
	datae => \inst3|ALT_INV_Mux33~4_combout\,
	dataf => \inst3|ALT_INV_Mux17~4_combout\,
	combout => \inst9|Mux1~0_combout\);

-- Location: MLABCELL_X39_Y9_N36
\inst3|regs[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[0][4]~feeder_combout\ = ( \inst3|regs~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~11_combout\,
	combout => \inst3|regs[0][4]~feeder_combout\);

-- Location: FF_X39_Y9_N38
\inst3|regs[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[0][4]~feeder_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][4]~q\);

-- Location: FF_X39_Y9_N14
\inst3|regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][4]~q\);

-- Location: LABCELL_X35_Y9_N0
\inst3|regs[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[4][4]~feeder_combout\ = ( \inst3|regs~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~11_combout\,
	combout => \inst3|regs[4][4]~feeder_combout\);

-- Location: FF_X35_Y9_N1
\inst3|regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[4][4]~feeder_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][4]~q\);

-- Location: MLABCELL_X39_Y9_N0
\inst3|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~0_combout\ = ( \inst3|regs[8][4]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & ((\inst3|regs[4][4]~q\))) # (\inst2|rx\(3) & (\inst3|regs[12][4]~q\)) ) ) ) # ( !\inst3|regs[8][4]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- ((\inst3|regs[4][4]~q\))) # (\inst2|rx\(3) & (\inst3|regs[12][4]~q\)) ) ) ) # ( \inst3|regs[8][4]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[0][4]~q\) ) ) ) # ( !\inst3|regs[8][4]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[0][4]~q\ & 
-- !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][4]~q\,
	datab => \inst3|ALT_INV_regs[12][4]~q\,
	datac => \inst2|ALT_INV_rx\(3),
	datad => \inst3|ALT_INV_regs[4][4]~q\,
	datae => \inst3|ALT_INV_regs[8][4]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux27~0_combout\);

-- Location: FF_X39_Y8_N50
\inst3|regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][4]~q\);

-- Location: FF_X39_Y8_N8
\inst3|regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][4]~q\);

-- Location: FF_X37_Y8_N16
\inst3|regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][4]~q\);

-- Location: FF_X39_Y8_N38
\inst3|regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][4]~q\);

-- Location: MLABCELL_X39_Y8_N36
\inst3|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~2_combout\ = ( \inst3|regs[10][4]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[6][4]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[14][4]~q\))) ) ) ) # ( !\inst3|regs[10][4]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- (\inst3|regs[6][4]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[14][4]~q\))) ) ) ) # ( \inst3|regs[10][4]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[2][4]~q\) ) ) ) # ( !\inst3|regs[10][4]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[2][4]~q\ & 
-- !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[6][4]~q\,
	datab => \inst3|ALT_INV_regs[14][4]~q\,
	datac => \inst3|ALT_INV_regs[2][4]~q\,
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_regs[10][4]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux27~2_combout\);

-- Location: FF_X39_Y10_N38
\inst3|regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][4]~q\);

-- Location: FF_X42_Y10_N22
\inst3|regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][4]~q\);

-- Location: FF_X39_Y10_N35
\inst3|regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][4]~q\);

-- Location: FF_X39_Y10_N44
\inst3|regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][4]~q\);

-- Location: MLABCELL_X39_Y10_N42
\inst3|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~1_combout\ = ( \inst3|regs[9][4]~q\ & ( \inst2|rx\(3) & ( (!\inst2|rx\(2)) # (\inst3|regs[13][4]~q\) ) ) ) # ( !\inst3|regs[9][4]~q\ & ( \inst2|rx\(3) & ( (\inst3|regs[13][4]~q\ & \inst2|rx\(2)) ) ) ) # ( \inst3|regs[9][4]~q\ & ( 
-- !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[1][4]~q\))) # (\inst2|rx\(2) & (\inst3|regs[5][4]~q\)) ) ) ) # ( !\inst3|regs[9][4]~q\ & ( !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[1][4]~q\))) # (\inst2|rx\(2) & (\inst3|regs[5][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[13][4]~q\,
	datab => \inst3|ALT_INV_regs[5][4]~q\,
	datac => \inst3|ALT_INV_regs[1][4]~q\,
	datad => \inst2|ALT_INV_rx\(2),
	datae => \inst3|ALT_INV_regs[9][4]~q\,
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux27~1_combout\);

-- Location: FF_X37_Y8_N4
\inst3|regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][4]~q\);

-- Location: LABCELL_X33_Y8_N54
\inst3|regs[15][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[15][4]~feeder_combout\ = ( \inst3|regs~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~11_combout\,
	combout => \inst3|regs[15][4]~feeder_combout\);

-- Location: FF_X33_Y8_N55
\inst3|regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[15][4]~feeder_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][4]~q\);

-- Location: LABCELL_X35_Y8_N24
\inst3|regs[7][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[7][4]~feeder_combout\ = ( \inst3|regs~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~11_combout\,
	combout => \inst3|regs[7][4]~feeder_combout\);

-- Location: FF_X35_Y8_N26
\inst3|regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[7][4]~feeder_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][4]~q\);

-- Location: FF_X35_Y8_N47
\inst3|regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][4]~q\);

-- Location: LABCELL_X35_Y8_N0
\inst3|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~3_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[15][4]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[11][4]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[7][4]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[3][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][4]~q\,
	datab => \inst3|ALT_INV_regs[15][4]~q\,
	datac => \inst3|ALT_INV_regs[7][4]~q\,
	datad => \inst3|ALT_INV_regs[11][4]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux27~3_combout\);

-- Location: LABCELL_X40_Y8_N42
\inst3|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~4_combout\ = ( \inst3|Mux27~1_combout\ & ( \inst3|Mux27~3_combout\ & ( ((!\inst2|rx\(1) & (\inst3|Mux27~0_combout\)) # (\inst2|rx\(1) & ((\inst3|Mux27~2_combout\)))) # (\inst2|rx\(0)) ) ) ) # ( !\inst3|Mux27~1_combout\ & ( 
-- \inst3|Mux27~3_combout\ & ( (!\inst2|rx\(0) & ((!\inst2|rx\(1) & (\inst3|Mux27~0_combout\)) # (\inst2|rx\(1) & ((\inst3|Mux27~2_combout\))))) # (\inst2|rx\(0) & (((\inst2|rx\(1))))) ) ) ) # ( \inst3|Mux27~1_combout\ & ( !\inst3|Mux27~3_combout\ & ( 
-- (!\inst2|rx\(0) & ((!\inst2|rx\(1) & (\inst3|Mux27~0_combout\)) # (\inst2|rx\(1) & ((\inst3|Mux27~2_combout\))))) # (\inst2|rx\(0) & (((!\inst2|rx\(1))))) ) ) ) # ( !\inst3|Mux27~1_combout\ & ( !\inst3|Mux27~3_combout\ & ( (!\inst2|rx\(0) & 
-- ((!\inst2|rx\(1) & (\inst3|Mux27~0_combout\)) # (\inst2|rx\(1) & ((\inst3|Mux27~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst3|ALT_INV_Mux27~0_combout\,
	datac => \inst2|ALT_INV_rx\(1),
	datad => \inst3|ALT_INV_Mux27~2_combout\,
	datae => \inst3|ALT_INV_Mux27~1_combout\,
	dataf => \inst3|ALT_INV_Mux27~3_combout\,
	combout => \inst3|Mux27~4_combout\);

-- Location: MLABCELL_X34_Y6_N9
\inst9|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux27~0_combout\ = ( \inst3|Mux27~4_combout\ & ( (!\inst7|alu_opsel\(0)) # (\inst3|Mux43~4_combout\) ) ) # ( !\inst3|Mux27~4_combout\ & ( (\inst3|Mux43~4_combout\ & \inst7|alu_opsel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux43~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst3|ALT_INV_Mux27~4_combout\,
	combout => \inst9|Mux27~0_combout\);

-- Location: LABCELL_X35_Y6_N51
\inst9|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux28~0_combout\ = ( \inst3|Mux28~4_combout\ & ( (!\inst7|alu_opsel\(0)) # (\inst3|Mux44~4_combout\) ) ) # ( !\inst3|Mux28~4_combout\ & ( (\inst3|Mux44~4_combout\ & \inst7|alu_opsel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux44~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst3|ALT_INV_Mux28~4_combout\,
	combout => \inst9|Mux28~0_combout\);

-- Location: M10K_X49_Y19_N0
\inst10|altsyncram_component|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\inst10|altsyncram_component|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\inst10|altsyncram_component|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\inst10|altsyncram_component|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y19_N54
\inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a130~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a226~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a130~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a226~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a130~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a226~portadataout\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a130~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a226~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y22_N0
\inst10|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\inst10|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\inst10|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\inst10|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y19_N24
\inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a98~portadataout\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a2~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a2~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a98~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X50_Y19_N42
\inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ ) ) 
-- # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\);

-- Location: FF_X50_Y19_N44
\inst2|operand[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(2));

-- Location: LABCELL_X35_Y6_N15
\inst9|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux29~0_combout\ = ( \inst3|Mux29~4_combout\ & ( (!\inst7|alu_opsel\(0)) # (\inst3|Mux45~4_combout\) ) ) # ( !\inst3|Mux29~4_combout\ & ( (\inst3|Mux45~4_combout\ & \inst7|alu_opsel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux45~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst3|ALT_INV_Mux29~4_combout\,
	combout => \inst9|Mux29~0_combout\);

-- Location: LABCELL_X35_Y6_N0
\inst9|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux30~0_combout\ = ( \inst3|Mux46~4_combout\ & ( (\inst7|alu_opsel\(0)) # (\inst3|Mux30~4_combout\) ) ) # ( !\inst3|Mux46~4_combout\ & ( (\inst3|Mux30~4_combout\ & !\inst7|alu_opsel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux30~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst3|ALT_INV_Mux46~4_combout\,
	combout => \inst9|Mux30~0_combout\);

-- Location: FF_X51_Y8_N44
\inst7|nextState.fetch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.fetch~q\);

-- Location: LABCELL_X55_Y8_N42
\inst7|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux1~0_combout\ = ( \inst2|address_method\(1) & ( \inst2|address_method\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_address_method\(0),
	dataf => \inst2|ALT_INV_address_method\(1),
	combout => \inst7|Mux1~0_combout\);

-- Location: LABCELL_X55_Y8_N18
\inst7|nextState~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~26_combout\ = ( \inst2|opcode\(3) & ( \inst7|Mux1~0_combout\ & ( (!\inst2|opcode\(1) & ((!\inst2|opcode\(0)) # ((\inst2|opcode\(2) & \inst2|opcode\(4))))) # (\inst2|opcode\(1) & (\inst2|opcode\(2) & (!\inst2|opcode\(0) & 
-- \inst2|opcode\(4)))) ) ) ) # ( !\inst2|opcode\(3) & ( \inst7|Mux1~0_combout\ & ( (!\inst2|opcode\(1) & (((!\inst2|opcode\(0))))) # (\inst2|opcode\(1) & (!\inst2|opcode\(2) & ((!\inst2|opcode\(4))))) ) ) ) # ( \inst2|opcode\(3) & ( !\inst7|Mux1~0_combout\ 
-- & ( (!\inst2|opcode\(4) & (((!\inst2|opcode\(1) & !\inst2|opcode\(0))))) # (\inst2|opcode\(4) & (\inst2|opcode\(2) & ((!\inst2|opcode\(1)) # (!\inst2|opcode\(0))))) ) ) ) # ( !\inst2|opcode\(3) & ( !\inst7|Mux1~0_combout\ & ( (!\inst2|opcode\(1) & 
-- (((!\inst2|opcode\(0))))) # (\inst2|opcode\(1) & (!\inst2|opcode\(2) & ((!\inst2|opcode\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001011000000110000000101010011100010110000001100000011010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(0),
	datad => \inst2|ALT_INV_opcode\(4),
	datae => \inst2|ALT_INV_opcode\(3),
	dataf => \inst7|ALT_INV_Mux1~0_combout\,
	combout => \inst7|nextState~26_combout\);

-- Location: LABCELL_X51_Y8_N18
\inst7|nextState~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~27_combout\ = ( \inst2|opcode\(2) & ( \inst2|opcode\(1) & ( (\inst7|nextState.decode3~q\ & (\inst7|nextState~26_combout\ & (!\inst2|opcode\(5) & \inst2|opcode\(0)))) ) ) ) # ( !\inst2|opcode\(2) & ( \inst2|opcode\(1) & ( 
-- (\inst7|nextState.decode3~q\ & (\inst7|nextState~26_combout\ & (!\inst2|opcode\(5) & !\inst2|opcode\(0)))) ) ) ) # ( \inst2|opcode\(2) & ( !\inst2|opcode\(1) & ( (\inst7|nextState.decode3~q\ & (\inst7|nextState~26_combout\ & (!\inst2|opcode\(5) & 
-- \inst2|opcode\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000010000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_nextState~26_combout\,
	datac => \inst2|ALT_INV_opcode\(5),
	datad => \inst2|ALT_INV_opcode\(0),
	datae => \inst2|ALT_INV_opcode\(2),
	dataf => \inst2|ALT_INV_opcode\(1),
	combout => \inst7|nextState~27_combout\);

-- Location: FF_X51_Y8_N20
\inst7|nextState.selStore\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|nextState~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.selStore~q\);

-- Location: FF_X51_Y8_N2
\inst7|nextState.storeData\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst7|nextState.selStore~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.storeData~q\);

-- Location: LABCELL_X51_Y8_N45
\inst7|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector20~0_combout\ = ( \inst7|nextState.storeData~q\ ) # ( !\inst7|nextState.storeData~q\ & ( (!\inst7|nextState.fetch~q\ & \inst7|wren~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_nextState.fetch~q\,
	datad => \inst7|ALT_INV_wren~q\,
	dataf => \inst7|ALT_INV_nextState.storeData~q\,
	combout => \inst7|Selector20~0_combout\);

-- Location: FF_X51_Y8_N47
\inst7|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|wren~q\);

-- Location: LABCELL_X55_Y8_N12
\inst7|dataSel[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|dataSel[1]~0_combout\ = ( \inst2|opcode\(1) & ( !\inst2|opcode\(5) & ( (!\inst2|opcode\(2) & (!\inst2|opcode\(3) & (!\inst2|opcode\(0) & !\inst2|opcode\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(0),
	datad => \inst2|ALT_INV_opcode\(4),
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(5),
	combout => \inst7|dataSel[1]~0_combout\);

-- Location: LABCELL_X53_Y8_N12
\inst7|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux59~0_combout\ = ( \inst2|opcode\(3) & ( \inst2|opcode\(4) & ( (!\inst2|opcode\(1) & (\inst2|opcode\(2) & (!\inst2|opcode\(5) & \inst2|opcode\(0)))) ) ) ) # ( !\inst2|opcode\(3) & ( !\inst2|opcode\(4) & ( (\inst2|opcode\(1) & (!\inst2|opcode\(2) 
-- & (!\inst2|opcode\(5) & !\inst2|opcode\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(1),
	datab => \inst2|ALT_INV_opcode\(2),
	datac => \inst2|ALT_INV_opcode\(5),
	datad => \inst2|ALT_INV_opcode\(0),
	datae => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|Mux59~0_combout\);

-- Location: LABCELL_X53_Y8_N18
\inst7|dataSel[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|dataSel[0]~3_combout\ = ( \inst7|dataSel\(0) & ( \inst2|address_method\(1) & ( (!\inst7|nextState.decode3~q\) # (!\inst7|Mux59~0_combout\) ) ) ) # ( \inst7|dataSel\(0) & ( !\inst2|address_method\(1) & ( ((!\inst7|nextState.decode3~q\) # 
-- (!\inst7|Mux59~0_combout\)) # (\inst7|dataSel[1]~0_combout\) ) ) ) # ( !\inst7|dataSel\(0) & ( !\inst2|address_method\(1) & ( (\inst2|address_method\(0) & (\inst7|dataSel[1]~0_combout\ & (\inst7|nextState.decode3~q\ & \inst7|Mux59~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111001100000000000000001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(0),
	datab => \inst7|ALT_INV_dataSel[1]~0_combout\,
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	datad => \inst7|ALT_INV_Mux59~0_combout\,
	datae => \inst7|ALT_INV_dataSel\(0),
	dataf => \inst2|ALT_INV_address_method\(1),
	combout => \inst7|dataSel[0]~3_combout\);

-- Location: FF_X53_Y8_N19
\inst7|dataSel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|dataSel[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|dataSel\(0));

-- Location: LABCELL_X31_Y2_N0
\inst6|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux31~0_combout\ = ( \inst2|operand\(0) & ( \inst3|Mux31~4_combout\ ) ) # ( !\inst2|operand\(0) & ( \inst3|Mux31~4_combout\ & ( !\inst7|dataSel\(0) ) ) ) # ( \inst2|operand\(0) & ( !\inst3|Mux31~4_combout\ & ( \inst7|dataSel\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_dataSel\(0),
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst3|ALT_INV_Mux31~4_combout\,
	combout => \inst6|Mux31~0_combout\);

-- Location: LABCELL_X53_Y8_N48
\inst7|dataSel[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|dataSel[1]~1_combout\ = ( \inst2|opcode\(3) & ( \inst2|opcode\(4) & ( (!\inst2|opcode\(1) & (\inst2|opcode\(2) & (!\inst2|opcode\(5) & \inst2|opcode\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(1),
	datab => \inst2|ALT_INV_opcode\(2),
	datac => \inst2|ALT_INV_opcode\(5),
	datad => \inst2|ALT_INV_opcode\(0),
	datae => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|dataSel[1]~1_combout\);

-- Location: LABCELL_X53_Y8_N24
\inst7|dataSel[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|dataSel[1]~2_combout\ = ( \inst7|dataSel\(1) & ( \inst7|dataSel[1]~1_combout\ ) ) # ( !\inst7|dataSel\(1) & ( \inst7|dataSel[1]~1_combout\ & ( (\inst7|nextState.decode3~q\ & \inst7|Mux59~0_combout\) ) ) ) # ( \inst7|dataSel\(1) & ( 
-- !\inst7|dataSel[1]~1_combout\ & ( (!\inst7|nextState.decode3~q\) # ((!\inst7|Mux59~0_combout\) # ((\inst7|Mux47~0_combout\ & \inst7|dataSel[1]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000100000000000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Mux47~0_combout\,
	datab => \inst7|ALT_INV_dataSel[1]~0_combout\,
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	datad => \inst7|ALT_INV_Mux59~0_combout\,
	datae => \inst7|ALT_INV_dataSel\(1),
	dataf => \inst7|ALT_INV_dataSel[1]~1_combout\,
	combout => \inst7|dataSel[1]~2_combout\);

-- Location: FF_X53_Y8_N26
\inst7|dataSel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|dataSel[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|dataSel\(1));

-- Location: LABCELL_X31_Y2_N42
\inst6|dataOut[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|dataOut[6]~0_combout\ = ( \inst7|dataSel\(1) & ( !\inst7|dataSel\(0) ) ) # ( !\inst7|dataSel\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_dataSel\(0),
	dataf => \inst7|ALT_INV_dataSel\(1),
	combout => \inst6|dataOut[6]~0_combout\);

-- Location: FF_X31_Y2_N2
\inst6|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux31~0_combout\,
	asdata => \inst|out_count\(0),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(0));

-- Location: FF_X39_Y9_N26
\inst3|regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][0]~q\);

-- Location: FF_X39_Y9_N19
\inst3|regs[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][0]~q\);

-- Location: LABCELL_X35_Y9_N15
\inst3|regs[4][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[4][0]~feeder_combout\ = ( \inst3|regs~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~15_combout\,
	combout => \inst3|regs[4][0]~feeder_combout\);

-- Location: FF_X35_Y9_N16
\inst3|regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[4][0]~feeder_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][0]~q\);

-- Location: MLABCELL_X39_Y9_N54
\inst3|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux47~0_combout\ = ( \inst3|regs[12][0]~q\ & ( \inst2|rz\(3) & ( (\inst2|rz\(2)) # (\inst3|regs[8][0]~q\) ) ) ) # ( !\inst3|regs[12][0]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[8][0]~q\ & !\inst2|rz\(2)) ) ) ) # ( \inst3|regs[12][0]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[0][0]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[4][0]~q\))) ) ) ) # ( !\inst3|regs[12][0]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[0][0]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[4][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][0]~q\,
	datab => \inst3|ALT_INV_regs[0][0]~q\,
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst3|ALT_INV_regs[4][0]~q\,
	datae => \inst3|ALT_INV_regs[12][0]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux47~0_combout\);

-- Location: FF_X39_Y8_N26
\inst3|regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][0]~q\);

-- Location: FF_X37_Y8_N52
\inst3|regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][0]~q\);

-- Location: FF_X36_Y8_N22
\inst3|regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][0]~q\);

-- Location: FF_X39_Y8_N43
\inst3|regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][0]~q\);

-- Location: MLABCELL_X39_Y8_N42
\inst3|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux47~2_combout\ = ( \inst3|regs[14][0]~q\ & ( \inst2|rz\(2) & ( (\inst2|rz\(3)) # (\inst3|regs[6][0]~q\) ) ) ) # ( !\inst3|regs[14][0]~q\ & ( \inst2|rz\(2) & ( (\inst3|regs[6][0]~q\ & !\inst2|rz\(3)) ) ) ) # ( \inst3|regs[14][0]~q\ & ( 
-- !\inst2|rz\(2) & ( (!\inst2|rz\(3) & ((\inst3|regs[2][0]~q\))) # (\inst2|rz\(3) & (\inst3|regs[10][0]~q\)) ) ) ) # ( !\inst3|regs[14][0]~q\ & ( !\inst2|rz\(2) & ( (!\inst2|rz\(3) & ((\inst3|regs[2][0]~q\))) # (\inst2|rz\(3) & (\inst3|regs[10][0]~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[10][0]~q\,
	datab => \inst3|ALT_INV_regs[2][0]~q\,
	datac => \inst3|ALT_INV_regs[6][0]~q\,
	datad => \inst2|ALT_INV_rz\(3),
	datae => \inst3|ALT_INV_regs[14][0]~q\,
	dataf => \inst2|ALT_INV_rz\(2),
	combout => \inst3|Mux47~2_combout\);

-- Location: FF_X39_Y10_N26
\inst3|regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][0]~q\);

-- Location: MLABCELL_X39_Y10_N30
\inst3|regs[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[1][0]~feeder_combout\ = ( \inst3|regs~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~15_combout\,
	combout => \inst3|regs[1][0]~feeder_combout\);

-- Location: FF_X39_Y10_N32
\inst3|regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[1][0]~feeder_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][0]~q\);

-- Location: LABCELL_X36_Y8_N12
\inst3|regs[5][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[5][0]~feeder_combout\ = ( \inst3|regs~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~15_combout\,
	combout => \inst3|regs[5][0]~feeder_combout\);

-- Location: FF_X36_Y8_N13
\inst3|regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[5][0]~feeder_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][0]~q\);

-- Location: FF_X39_Y10_N20
\inst3|regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][0]~q\);

-- Location: MLABCELL_X39_Y10_N18
\inst3|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux47~1_combout\ = ( \inst3|regs[13][0]~q\ & ( \inst2|rz\(3) & ( (\inst2|rz\(2)) # (\inst3|regs[9][0]~q\) ) ) ) # ( !\inst3|regs[13][0]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[9][0]~q\ & !\inst2|rz\(2)) ) ) ) # ( \inst3|regs[13][0]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[1][0]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[5][0]~q\))) ) ) ) # ( !\inst3|regs[13][0]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[1][0]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[5][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[9][0]~q\,
	datab => \inst3|ALT_INV_regs[1][0]~q\,
	datac => \inst3|ALT_INV_regs[5][0]~q\,
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst3|ALT_INV_regs[13][0]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux47~1_combout\);

-- Location: MLABCELL_X39_Y7_N48
\inst3|regs[7][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[7][0]~feeder_combout\ = ( \inst3|regs~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~15_combout\,
	combout => \inst3|regs[7][0]~feeder_combout\);

-- Location: FF_X39_Y7_N49
\inst3|regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[7][0]~feeder_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][0]~q\);

-- Location: FF_X37_Y6_N59
\inst3|regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][0]~q\);

-- Location: FF_X37_Y8_N10
\inst3|regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][0]~q\);

-- Location: FF_X37_Y7_N50
\inst3|regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][0]~q\);

-- Location: LABCELL_X37_Y7_N48
\inst3|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux47~3_combout\ = ( \inst3|regs[11][0]~q\ & ( \inst2|rz\(3) & ( (!\inst2|rz\(2)) # (\inst3|regs[15][0]~q\) ) ) ) # ( !\inst3|regs[11][0]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[15][0]~q\ & \inst2|rz\(2)) ) ) ) # ( \inst3|regs[11][0]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[3][0]~q\))) # (\inst2|rz\(2) & (\inst3|regs[7][0]~q\)) ) ) ) # ( !\inst3|regs[11][0]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[3][0]~q\))) # (\inst2|rz\(2) & (\inst3|regs[7][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[7][0]~q\,
	datab => \inst3|ALT_INV_regs[15][0]~q\,
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst3|ALT_INV_regs[3][0]~q\,
	datae => \inst3|ALT_INV_regs[11][0]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux47~3_combout\);

-- Location: LABCELL_X37_Y9_N54
\inst3|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux47~4_combout\ = ( \inst3|Mux47~3_combout\ & ( \inst2|rz\(1) & ( (\inst3|Mux47~2_combout\) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|Mux47~3_combout\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0) & \inst3|Mux47~2_combout\) ) ) ) # ( \inst3|Mux47~3_combout\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|Mux47~0_combout\)) # (\inst2|rz\(0) & ((\inst3|Mux47~1_combout\))) ) ) ) # ( !\inst3|Mux47~3_combout\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|Mux47~0_combout\)) # (\inst2|rz\(0) & 
-- ((\inst3|Mux47~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux47~0_combout\,
	datab => \inst2|ALT_INV_rz\(0),
	datac => \inst3|ALT_INV_Mux47~2_combout\,
	datad => \inst3|ALT_INV_Mux47~1_combout\,
	datae => \inst3|ALT_INV_Mux47~3_combout\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux47~4_combout\);

-- Location: MLABCELL_X47_Y8_N12
\inst7|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux57~0_combout\ = ( \inst2|opcode\(3) & ( \inst2|opcode\(2) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(1) & (\inst2|opcode\(4) & \inst2|opcode\(0)))) ) ) ) # ( !\inst2|opcode\(3) & ( !\inst2|opcode\(2) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(4) 
-- & !\inst2|opcode\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst2|ALT_INV_opcode\(0),
	datae => \inst2|ALT_INV_opcode\(3),
	dataf => \inst2|ALT_INV_opcode\(2),
	combout => \inst7|Mux57~0_combout\);

-- Location: FF_X47_Y8_N38
\inst7|addrSel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|addrSel[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|addrSel\(0));

-- Location: MLABCELL_X47_Y8_N24
\inst7|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux58~0_combout\ = ( \inst2|address_method\(0) & ( (!\inst2|opcode\(1) & ((\inst7|addrSel\(0)) # (\inst2|address_method\(1)))) ) ) # ( !\inst2|address_method\(0) & ( (!\inst2|address_method\(1) & \inst7|addrSel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_address_method\(1),
	datad => \inst7|ALT_INV_addrSel\(0),
	dataf => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|Mux58~0_combout\);

-- Location: MLABCELL_X47_Y8_N27
\inst7|Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux58~1_combout\ = ( \inst7|Mux58~0_combout\ & ( (!\inst2|opcode\(2) & (((!\inst2|opcode\(0) & !\inst2|opcode\(4))))) # (\inst2|opcode\(2) & (!\inst2|opcode\(1) & (\inst2|opcode\(0) & \inst2|opcode\(4)))) ) ) # ( !\inst7|Mux58~0_combout\ & ( 
-- (\inst2|opcode\(2) & (!\inst2|opcode\(1) & (\inst2|opcode\(0) & \inst2|opcode\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010010100000000001001010000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(0),
	datad => \inst2|ALT_INV_opcode\(4),
	dataf => \inst7|ALT_INV_Mux58~0_combout\,
	combout => \inst7|Mux58~1_combout\);

-- Location: MLABCELL_X47_Y8_N30
\inst7|addrSel[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|addrSel[0]~3_combout\ = ( !\inst2|opcode\(5) & ( !\inst2|opcode\(3) $ (\inst2|opcode\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110000111100001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(4),
	dataf => \inst2|ALT_INV_opcode\(5),
	combout => \inst7|addrSel[0]~3_combout\);

-- Location: MLABCELL_X47_Y8_N36
\inst7|addrSel[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|addrSel[0]~4_combout\ = ( \inst7|addrSel[0]~3_combout\ & ( (!\inst7|nextState.decode3~q\ & (((\inst7|addrSel\(0))))) # (\inst7|nextState.decode3~q\ & ((!\inst7|Mux57~0_combout\ & ((\inst7|addrSel\(0)))) # (\inst7|Mux57~0_combout\ & 
-- (\inst7|Mux58~1_combout\)))) ) ) # ( !\inst7|addrSel[0]~3_combout\ & ( (\inst7|addrSel\(0) & ((!\inst7|nextState.decode3~q\) # (!\inst7|Mux57~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_Mux57~0_combout\,
	datac => \inst7|ALT_INV_Mux58~1_combout\,
	datad => \inst7|ALT_INV_addrSel\(0),
	dataf => \inst7|ALT_INV_addrSel[0]~3_combout\,
	combout => \inst7|addrSel[0]~4_combout\);

-- Location: FF_X47_Y8_N37
\inst7|addrSel[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|addrSel[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|addrSel[0]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y7_N3
\inst6|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux15~0_combout\ = ( \inst3|Mux31~4_combout\ & ( (\inst7|addrSel[0]~DUPLICATE_q\) # (\inst3|Mux47~4_combout\) ) ) # ( !\inst3|Mux31~4_combout\ & ( (\inst3|Mux47~4_combout\ & !\inst7|addrSel[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux47~4_combout\,
	datac => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_Mux31~4_combout\,
	combout => \inst6|Mux15~0_combout\);

-- Location: LABCELL_X48_Y8_N24
\inst7|addrSel[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|addrSel[1]~0_combout\ = ( !\inst2|opcode\(4) & ( (!\inst2|opcode\(2) & (!\inst2|opcode\(5) & !\inst2|opcode\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(5),
	datac => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|addrSel[1]~0_combout\);

-- Location: MLABCELL_X47_Y8_N33
\inst7|addrSel[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|addrSel[1]~1_combout\ = ( \inst2|address_method\(0) & ( (!\inst2|address_method\(1) & (!\inst2|opcode\(3) & (!\inst2|opcode\(1) & \inst7|addrSel\(1)))) ) ) # ( !\inst2|address_method\(0) & ( (!\inst2|opcode\(3) & ((\inst7|addrSel\(1)) # 
-- (\inst2|address_method\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011001100010001001100110000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(1),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(1),
	datad => \inst7|ALT_INV_addrSel\(1),
	dataf => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|addrSel[1]~1_combout\);

-- Location: MLABCELL_X47_Y8_N39
\inst7|addrSel[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|addrSel[1]~2_combout\ = ( \inst7|addrSel[1]~1_combout\ & ( (!\inst7|nextState.decode3~q\ & (((\inst7|addrSel\(1))))) # (\inst7|nextState.decode3~q\ & ((!\inst7|Mux57~0_combout\ & ((\inst7|addrSel\(1)))) # (\inst7|Mux57~0_combout\ & 
-- (\inst7|addrSel[1]~0_combout\)))) ) ) # ( !\inst7|addrSel[1]~1_combout\ & ( (\inst7|addrSel\(1) & ((!\inst7|nextState.decode3~q\) # (!\inst7|Mux57~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_Mux57~0_combout\,
	datac => \inst7|ALT_INV_addrSel[1]~0_combout\,
	datad => \inst7|ALT_INV_addrSel\(1),
	dataf => \inst7|ALT_INV_addrSel[1]~1_combout\,
	combout => \inst7|addrSel[1]~2_combout\);

-- Location: FF_X47_Y8_N41
\inst7|addrSel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|addrSel[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|addrSel\(1));

-- Location: MLABCELL_X34_Y6_N15
\inst6|addrOut[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|addrOut[2]~0_combout\ = ( \inst7|addrSel[0]~DUPLICATE_q\ & ( !\inst7|addrSel\(1) ) ) # ( !\inst7|addrSel[0]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_addrSel\(1),
	dataf => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	combout => \inst6|addrOut[2]~0_combout\);

-- Location: FF_X36_Y7_N4
\inst6|addrOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux15~0_combout\,
	asdata => \inst2|operand\(0),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(0));

-- Location: MLABCELL_X34_Y6_N36
\inst6|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux14~0_combout\ = ( \inst3|Mux30~4_combout\ & ( \inst3|Mux46~4_combout\ ) ) # ( !\inst3|Mux30~4_combout\ & ( \inst3|Mux46~4_combout\ & ( !\inst7|addrSel[0]~DUPLICATE_q\ ) ) ) # ( \inst3|Mux30~4_combout\ & ( !\inst3|Mux46~4_combout\ & ( 
-- \inst7|addrSel[0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_Mux30~4_combout\,
	dataf => \inst3|ALT_INV_Mux46~4_combout\,
	combout => \inst6|Mux14~0_combout\);

-- Location: M10K_X41_Y5_N0
\inst10|altsyncram_component|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\inst10|altsyncram_component|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\inst10|altsyncram_component|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y2_N0
\inst10|altsyncram_component|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y5_N0
\inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a161\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a193\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a129\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a225\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a161\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a193\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a129\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a225\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a161\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a193\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a129\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a225\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a161\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a193\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a129\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a225\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a129\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a225\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a161\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a193\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y3_N0
\inst10|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y1_N0
\inst10|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001007",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\inst10|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\inst10|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y5_N30
\inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a65\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a33\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a1\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a97\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a65\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a33\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|ram_block1a1\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a97\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a65\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a33\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a1\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a97\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a65\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a33\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a1\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a97\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X42_Y5_N39
\inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ ) ) 
-- # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\);

-- Location: FF_X42_Y5_N41
\inst2|operand[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(1));

-- Location: FF_X34_Y6_N37
\inst6|addrOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux14~0_combout\,
	asdata => \inst2|operand\(1),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(1));

-- Location: MLABCELL_X34_Y6_N33
\inst6|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux13~0_combout\ = (!\inst7|addrSel[0]~DUPLICATE_q\ & (\inst3|Mux45~4_combout\)) # (\inst7|addrSel[0]~DUPLICATE_q\ & ((\inst3|Mux29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux45~4_combout\,
	datab => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_Mux29~4_combout\,
	combout => \inst6|Mux13~0_combout\);

-- Location: FF_X34_Y6_N34
\inst6|addrOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux13~0_combout\,
	asdata => \inst2|operand\(2),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(2));

-- Location: MLABCELL_X34_Y6_N0
\inst6|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux12~0_combout\ = ( \inst3|Mux44~4_combout\ & ( \inst7|addrSel[0]~DUPLICATE_q\ & ( \inst3|Mux28~4_combout\ ) ) ) # ( !\inst3|Mux44~4_combout\ & ( \inst7|addrSel[0]~DUPLICATE_q\ & ( \inst3|Mux28~4_combout\ ) ) ) # ( \inst3|Mux44~4_combout\ & ( 
-- !\inst7|addrSel[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux28~4_combout\,
	datae => \inst3|ALT_INV_Mux44~4_combout\,
	dataf => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	combout => \inst6|Mux12~0_combout\);

-- Location: LABCELL_X50_Y19_N0
\inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a163\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a131\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a195\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a227\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a163\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a131\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a195\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a227\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a163\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a131\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a195\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a227\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a163\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a131\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a195\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a227\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a227\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a195\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a163\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a131\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X50_Y19_N6
\inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a99\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a35\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a3\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a67\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a99\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a35\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a3\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a67\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a99\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a35\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a3\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a67\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a99\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a35\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a3\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a67\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X50_Y19_N39
\inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ ) ) 
-- # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\);

-- Location: FF_X50_Y19_N41
\inst2|operand[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(3));

-- Location: FF_X34_Y6_N1
\inst6|addrOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux12~0_combout\,
	asdata => \inst2|operand\(3),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(3));

-- Location: MLABCELL_X34_Y6_N57
\inst6|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux11~0_combout\ = (!\inst7|addrSel[0]~DUPLICATE_q\ & ((\inst3|Mux43~4_combout\))) # (\inst7|addrSel[0]~DUPLICATE_q\ & (\inst3|Mux27~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux27~4_combout\,
	datab => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_Mux43~4_combout\,
	combout => \inst6|Mux11~0_combout\);

-- Location: FF_X34_Y6_N58
\inst6|addrOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux11~0_combout\,
	asdata => \inst2|operand\(4),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(4));

-- Location: MLABCELL_X34_Y6_N27
\inst6|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux10~0_combout\ = ( \inst7|addrSel[0]~DUPLICATE_q\ & ( \inst3|Mux26~4_combout\ ) ) # ( !\inst7|addrSel[0]~DUPLICATE_q\ & ( \inst3|Mux42~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux42~4_combout\,
	datac => \inst3|ALT_INV_Mux26~4_combout\,
	dataf => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	combout => \inst6|Mux10~0_combout\);

-- Location: M10K_X14_Y10_N0
\inst10|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y9_N0
\inst10|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y8_N0
\inst10|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y2_N0
\inst10|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: LABCELL_X13_Y9_N54
\inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a101\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a69\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a5\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a37\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a101\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a69\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a5\) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a37\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a101\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a69\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a5\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a37\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a101\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a69\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a5\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a37\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\);

-- Location: M10K_X14_Y5_N0
\inst10|altsyncram_component|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y3_N0
\inst10|altsyncram_component|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\inst10|altsyncram_component|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\inst10|altsyncram_component|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: LABCELL_X13_Y9_N18
\inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a133\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a229\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a165\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a197\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a133\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a229\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a165\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|ram_block1a197\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a133\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a229\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a165\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a197\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a133\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a229\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a165\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a197\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a165\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a197\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a133\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a229\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X13_Y9_N6
\inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ ) ) 
-- # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\);

-- Location: FF_X13_Y9_N8
\inst2|operand[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(5));

-- Location: FF_X34_Y6_N28
\inst6|addrOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux10~0_combout\,
	asdata => \inst2|operand\(5),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(5));

-- Location: LABCELL_X31_Y2_N33
\inst6|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux25~0_combout\ = ( \inst3|Mux25~4_combout\ & ( \inst7|dataSel\(0) & ( \inst2|operand\(6) ) ) ) # ( !\inst3|Mux25~4_combout\ & ( \inst7|dataSel\(0) & ( \inst2|operand\(6) ) ) ) # ( \inst3|Mux25~4_combout\ & ( !\inst7|dataSel\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_operand\(6),
	datae => \inst3|ALT_INV_Mux25~4_combout\,
	dataf => \inst7|ALT_INV_dataSel\(0),
	combout => \inst6|Mux25~0_combout\);

-- Location: FF_X31_Y2_N35
\inst6|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux25~0_combout\,
	asdata => \inst|out_count\(6),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(6));

-- Location: FF_X37_Y11_N28
\inst3|regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][7]~q\);

-- Location: FF_X36_Y11_N38
\inst3|regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][7]~q\);

-- Location: LABCELL_X35_Y8_N30
\inst3|regs[7][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[7][7]~feeder_combout\ = ( \inst3|regs~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~8_combout\,
	combout => \inst3|regs[7][7]~feeder_combout\);

-- Location: FF_X35_Y8_N31
\inst3|regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[7][7]~feeder_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][7]~q\);

-- Location: FF_X36_Y11_N55
\inst3|regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][7]~q\);

-- Location: LABCELL_X36_Y11_N54
\inst3|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~1_combout\ = ( \inst3|regs[6][7]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[7][7]~q\) ) ) ) # ( !\inst3|regs[6][7]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[7][7]~q\) ) ) ) # ( \inst3|regs[6][7]~q\ & ( !\inst2|rx\(1) 
-- & ( (!\inst2|rx\(0) & (\inst3|regs[4][7]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[5][7]~q\))) ) ) ) # ( !\inst3|regs[6][7]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[4][7]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[5][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][7]~q\,
	datab => \inst2|ALT_INV_rx\(0),
	datac => \inst3|ALT_INV_regs[5][7]~q\,
	datad => \inst3|ALT_INV_regs[7][7]~q\,
	datae => \inst3|ALT_INV_regs[6][7]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux24~1_combout\);

-- Location: FF_X37_Y11_N8
\inst3|regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][7]~q\);

-- Location: FF_X39_Y10_N31
\inst3|regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][7]~q\);

-- Location: FF_X37_Y11_N49
\inst3|regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][7]~q\);

-- Location: LABCELL_X37_Y11_N48
\inst3|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~0_combout\ = ( \inst3|regs[2][7]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[3][7]~q\) ) ) ) # ( !\inst3|regs[2][7]~q\ & ( \inst2|rx\(1) & ( (\inst3|regs[3][7]~q\ & \inst2|rx\(0)) ) ) ) # ( \inst3|regs[2][7]~q\ & ( !\inst2|rx\(1) 
-- & ( (!\inst2|rx\(0) & (\inst3|regs[0][7]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][7]~q\))) ) ) ) # ( !\inst3|regs[2][7]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[0][7]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][7]~q\,
	datab => \inst3|ALT_INV_regs[3][7]~q\,
	datac => \inst3|ALT_INV_regs[1][7]~q\,
	datad => \inst2|ALT_INV_rx\(0),
	datae => \inst3|ALT_INV_regs[2][7]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux24~0_combout\);

-- Location: FF_X39_Y9_N29
\inst3|regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][7]~q\);

-- Location: FF_X36_Y9_N43
\inst3|regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][7]~q\);

-- Location: FF_X36_Y9_N58
\inst3|regs[9][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][7]~DUPLICATE_q\);

-- Location: FF_X36_Y9_N37
\inst3|regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][7]~q\);

-- Location: LABCELL_X36_Y9_N36
\inst3|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~2_combout\ = ( \inst3|regs[10][7]~q\ & ( \inst2|rx\(0) & ( (!\inst2|rx\(1) & ((\inst3|regs[9][7]~DUPLICATE_q\))) # (\inst2|rx\(1) & (\inst3|regs[11][7]~q\)) ) ) ) # ( !\inst3|regs[10][7]~q\ & ( \inst2|rx\(0) & ( (!\inst2|rx\(1) & 
-- ((\inst3|regs[9][7]~DUPLICATE_q\))) # (\inst2|rx\(1) & (\inst3|regs[11][7]~q\)) ) ) ) # ( \inst3|regs[10][7]~q\ & ( !\inst2|rx\(0) & ( (\inst2|rx\(1)) # (\inst3|regs[8][7]~q\) ) ) ) # ( !\inst3|regs[10][7]~q\ & ( !\inst2|rx\(0) & ( (\inst3|regs[8][7]~q\ & 
-- !\inst2|rx\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][7]~q\,
	datab => \inst3|ALT_INV_regs[11][7]~q\,
	datac => \inst3|ALT_INV_regs[9][7]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_rx\(1),
	datae => \inst3|ALT_INV_regs[10][7]~q\,
	dataf => \inst2|ALT_INV_rx\(0),
	combout => \inst3|Mux24~2_combout\);

-- Location: FF_X37_Y9_N5
\inst3|regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][7]~q\);

-- Location: FF_X34_Y9_N25
\inst3|regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][7]~q\);

-- Location: FF_X39_Y9_N58
\inst3|regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][7]~q\);

-- Location: FF_X37_Y9_N7
\inst3|regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][7]~q\);

-- Location: LABCELL_X37_Y9_N6
\inst3|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~3_combout\ = ( \inst3|regs[13][7]~q\ & ( \inst2|rx\(0) & ( (!\inst2|rx\(1)) # (\inst3|regs[15][7]~q\) ) ) ) # ( !\inst3|regs[13][7]~q\ & ( \inst2|rx\(0) & ( (\inst3|regs[15][7]~q\ & \inst2|rx\(1)) ) ) ) # ( \inst3|regs[13][7]~q\ & ( 
-- !\inst2|rx\(0) & ( (!\inst2|rx\(1) & ((\inst3|regs[12][7]~q\))) # (\inst2|rx\(1) & (\inst3|regs[14][7]~q\)) ) ) ) # ( !\inst3|regs[13][7]~q\ & ( !\inst2|rx\(0) & ( (!\inst2|rx\(1) & ((\inst3|regs[12][7]~q\))) # (\inst2|rx\(1) & (\inst3|regs[14][7]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[14][7]~q\,
	datab => \inst3|ALT_INV_regs[15][7]~q\,
	datac => \inst3|ALT_INV_regs[12][7]~q\,
	datad => \inst2|ALT_INV_rx\(1),
	datae => \inst3|ALT_INV_regs[13][7]~q\,
	dataf => \inst2|ALT_INV_rx\(0),
	combout => \inst3|Mux24~3_combout\);

-- Location: LABCELL_X36_Y11_N36
\inst3|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~4_combout\ = ( \inst2|rx\(3) & ( \inst2|rx\(2) & ( \inst3|Mux24~3_combout\ ) ) ) # ( !\inst2|rx\(3) & ( \inst2|rx\(2) & ( \inst3|Mux24~1_combout\ ) ) ) # ( \inst2|rx\(3) & ( !\inst2|rx\(2) & ( \inst3|Mux24~2_combout\ ) ) ) # ( !\inst2|rx\(3) 
-- & ( !\inst2|rx\(2) & ( \inst3|Mux24~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux24~1_combout\,
	datab => \inst3|ALT_INV_Mux24~0_combout\,
	datac => \inst3|ALT_INV_Mux24~2_combout\,
	datad => \inst3|ALT_INV_Mux24~3_combout\,
	datae => \inst2|ALT_INV_rx\(3),
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux24~4_combout\);

-- Location: MLABCELL_X34_Y6_N48
\inst9|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux8~0_combout\ = ( \inst3|Mux24~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # ((\inst2|operand\(7))))) # (\inst7|alu_opsel\(3) & (\inst7|alu_opsel\(2) & ((\inst3|Mux40~4_combout\)))) ) ) # ( !\inst3|Mux24~4_combout\ & ( 
-- (\inst7|alu_opsel\(2) & ((!\inst7|alu_opsel\(3) & (\inst2|operand\(7))) # (\inst7|alu_opsel\(3) & ((\inst3|Mux40~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001110001010100110111000101010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(3),
	datab => \inst7|ALT_INV_alu_opsel\(2),
	datac => \inst2|ALT_INV_operand\(7),
	datad => \inst3|ALT_INV_Mux40~4_combout\,
	dataf => \inst3|ALT_INV_Mux24~4_combout\,
	combout => \inst9|Mux8~0_combout\);

-- Location: MLABCELL_X34_Y8_N21
\inst9|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux24~0_combout\ = ( \inst3|Mux24~4_combout\ & ( (!\inst7|alu_opsel\(0)) # (\inst3|Mux40~4_combout\) ) ) # ( !\inst3|Mux24~4_combout\ & ( (\inst3|Mux40~4_combout\ & \inst7|alu_opsel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux40~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst3|ALT_INV_Mux24~4_combout\,
	combout => \inst9|Mux24~0_combout\);

-- Location: FF_X36_Y7_N34
\inst3|regs[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~9_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][6]~q\);

-- Location: FF_X42_Y9_N14
\inst3|regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~9_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][6]~q\);

-- Location: FF_X42_Y9_N41
\inst3|regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~9_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][6]~q\);

-- Location: FF_X42_Y9_N55
\inst3|regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~9_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][6]~q\);

-- Location: LABCELL_X42_Y9_N54
\inst3|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux41~0_combout\ = ( \inst3|regs[12][6]~q\ & ( \inst2|rz\(2) & ( (\inst3|regs[4][6]~q\) # (\inst2|rz\(3)) ) ) ) # ( !\inst3|regs[12][6]~q\ & ( \inst2|rz\(2) & ( (!\inst2|rz\(3) & \inst3|regs[4][6]~q\) ) ) ) # ( \inst3|regs[12][6]~q\ & ( 
-- !\inst2|rz\(2) & ( (!\inst2|rz\(3) & (\inst3|regs[0][6]~q\)) # (\inst2|rz\(3) & ((\inst3|regs[8][6]~q\))) ) ) ) # ( !\inst3|regs[12][6]~q\ & ( !\inst2|rz\(2) & ( (!\inst2|rz\(3) & (\inst3|regs[0][6]~q\)) # (\inst2|rz\(3) & ((\inst3|regs[8][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][6]~q\,
	datab => \inst3|ALT_INV_regs[8][6]~q\,
	datac => \inst2|ALT_INV_rz\(3),
	datad => \inst3|ALT_INV_regs[4][6]~q\,
	datae => \inst3|ALT_INV_regs[12][6]~q\,
	dataf => \inst2|ALT_INV_rz\(2),
	combout => \inst3|Mux41~0_combout\);

-- Location: LABCELL_X40_Y9_N42
\inst3|regs[1][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[1][6]~feeder_combout\ = ( \inst3|regs~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~9_combout\,
	combout => \inst3|regs[1][6]~feeder_combout\);

-- Location: FF_X40_Y9_N44
\inst3|regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[1][6]~feeder_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][6]~q\);

-- Location: FF_X40_Y9_N50
\inst3|regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~9_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][6]~q\);

-- Location: FF_X40_Y9_N32
\inst3|regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~9_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][6]~q\);

-- Location: LABCELL_X40_Y9_N30
\inst3|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux41~1_combout\ = ( \inst3|regs[13][6]~q\ & ( \inst2|rz\(3) & ( (\inst2|rz\(2)) # (\inst3|regs[9][6]~q\) ) ) ) # ( !\inst3|regs[13][6]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[9][6]~q\ & !\inst2|rz\(2)) ) ) ) # ( \inst3|regs[13][6]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[1][6]~q\))) # (\inst2|rz\(2) & (\inst3|regs[5][6]~q\)) ) ) ) # ( !\inst3|regs[13][6]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[1][6]~q\))) # (\inst2|rz\(2) & (\inst3|regs[5][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[5][6]~q\,
	datab => \inst3|ALT_INV_regs[1][6]~q\,
	datac => \inst3|ALT_INV_regs[9][6]~q\,
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst3|ALT_INV_regs[13][6]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux41~1_combout\);

-- Location: LABCELL_X43_Y11_N33
\inst3|regs[3][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[3][6]~feeder_combout\ = ( \inst3|regs~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~9_combout\,
	combout => \inst3|regs[3][6]~feeder_combout\);

-- Location: FF_X43_Y11_N34
\inst3|regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[3][6]~feeder_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][6]~q\);

-- Location: LABCELL_X43_Y9_N30
\inst3|regs[7][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[7][6]~feeder_combout\ = ( \inst3|regs~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~9_combout\,
	combout => \inst3|regs[7][6]~feeder_combout\);

-- Location: FF_X43_Y9_N31
\inst3|regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[7][6]~feeder_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][6]~q\);

-- Location: FF_X42_Y10_N26
\inst3|regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~9_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][6]~q\);

-- Location: FF_X37_Y6_N38
\inst3|regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][6]~q\);

-- Location: LABCELL_X42_Y10_N24
\inst3|Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux41~3_combout\ = ( \inst3|regs[11][6]~q\ & ( \inst3|regs[15][6]~q\ & ( ((!\inst2|rz\(2) & (\inst3|regs[3][6]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[7][6]~q\)))) # (\inst2|rz\(3)) ) ) ) # ( !\inst3|regs[11][6]~q\ & ( \inst3|regs[15][6]~q\ & ( 
-- (!\inst2|rz\(2) & (\inst3|regs[3][6]~q\ & ((!\inst2|rz\(3))))) # (\inst2|rz\(2) & (((\inst2|rz\(3)) # (\inst3|regs[7][6]~q\)))) ) ) ) # ( \inst3|regs[11][6]~q\ & ( !\inst3|regs[15][6]~q\ & ( (!\inst2|rz\(2) & (((\inst2|rz\(3))) # (\inst3|regs[3][6]~q\))) 
-- # (\inst2|rz\(2) & (((\inst3|regs[7][6]~q\ & !\inst2|rz\(3))))) ) ) ) # ( !\inst3|regs[11][6]~q\ & ( !\inst3|regs[15][6]~q\ & ( (!\inst2|rz\(3) & ((!\inst2|rz\(2) & (\inst3|regs[3][6]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[7][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][6]~q\,
	datab => \inst3|ALT_INV_regs[7][6]~q\,
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	datae => \inst3|ALT_INV_regs[11][6]~q\,
	dataf => \inst3|ALT_INV_regs[15][6]~q\,
	combout => \inst3|Mux41~3_combout\);

-- Location: LABCELL_X40_Y11_N6
\inst3|regs[2][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[2][6]~feeder_combout\ = ( \inst3|regs~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~9_combout\,
	combout => \inst3|regs[2][6]~feeder_combout\);

-- Location: FF_X40_Y11_N7
\inst3|regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[2][6]~feeder_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][6]~q\);

-- Location: FF_X43_Y10_N22
\inst3|regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~9_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][6]~q\);

-- Location: FF_X43_Y10_N26
\inst3|regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~9_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][6]~q\);

-- Location: FF_X43_Y10_N56
\inst3|regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~9_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][6]~q\);

-- Location: LABCELL_X43_Y10_N54
\inst3|Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux41~2_combout\ = ( \inst3|regs[14][6]~q\ & ( \inst2|rz\(3) & ( (\inst2|rz\(2)) # (\inst3|regs[10][6]~q\) ) ) ) # ( !\inst3|regs[14][6]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[10][6]~q\ & !\inst2|rz\(2)) ) ) ) # ( \inst3|regs[14][6]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[2][6]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[6][6]~q\))) ) ) ) # ( !\inst3|regs[14][6]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[2][6]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[6][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][6]~q\,
	datab => \inst3|ALT_INV_regs[6][6]~q\,
	datac => \inst3|ALT_INV_regs[10][6]~q\,
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst3|ALT_INV_regs[14][6]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux41~2_combout\);

-- Location: LABCELL_X42_Y9_N39
\inst3|Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux41~4_combout\ = ( \inst2|rz\(1) & ( \inst3|Mux41~2_combout\ & ( (!\inst2|rz\(0)) # (\inst3|Mux41~3_combout\) ) ) ) # ( !\inst2|rz\(1) & ( \inst3|Mux41~2_combout\ & ( (!\inst2|rz\(0) & (\inst3|Mux41~0_combout\)) # (\inst2|rz\(0) & 
-- ((\inst3|Mux41~1_combout\))) ) ) ) # ( \inst2|rz\(1) & ( !\inst3|Mux41~2_combout\ & ( (\inst3|Mux41~3_combout\ & \inst2|rz\(0)) ) ) ) # ( !\inst2|rz\(1) & ( !\inst3|Mux41~2_combout\ & ( (!\inst2|rz\(0) & (\inst3|Mux41~0_combout\)) # (\inst2|rz\(0) & 
-- ((\inst3|Mux41~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux41~0_combout\,
	datab => \inst3|ALT_INV_Mux41~1_combout\,
	datac => \inst3|ALT_INV_Mux41~3_combout\,
	datad => \inst2|ALT_INV_rz\(0),
	datae => \inst2|ALT_INV_rz\(1),
	dataf => \inst3|ALT_INV_Mux41~2_combout\,
	combout => \inst3|Mux41~4_combout\);

-- Location: MLABCELL_X34_Y6_N51
\inst9|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux9~0_combout\ = ( \inst3|Mux25~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # ((\inst2|operand\(6))))) # (\inst7|alu_opsel\(3) & (\inst7|alu_opsel\(2) & ((\inst3|Mux41~4_combout\)))) ) ) # ( !\inst3|Mux25~4_combout\ & ( 
-- (\inst7|alu_opsel\(2) & ((!\inst7|alu_opsel\(3) & (\inst2|operand\(6))) # (\inst7|alu_opsel\(3) & ((\inst3|Mux41~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001110001010100110111000101010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(3),
	datab => \inst7|ALT_INV_alu_opsel\(2),
	datac => \inst2|ALT_INV_operand\(6),
	datad => \inst3|ALT_INV_Mux41~4_combout\,
	dataf => \inst3|ALT_INV_Mux25~4_combout\,
	combout => \inst9|Mux9~0_combout\);

-- Location: MLABCELL_X34_Y6_N42
\inst9|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux10~0_combout\ = ( \inst3|Mux26~4_combout\ & ( (!\inst7|alu_opsel\(3) & (((!\inst7|alu_opsel\(2)) # (\inst2|operand\(5))))) # (\inst7|alu_opsel\(3) & (\inst3|Mux42~4_combout\ & ((\inst7|alu_opsel\(2))))) ) ) # ( !\inst3|Mux26~4_combout\ & ( 
-- (\inst7|alu_opsel\(2) & ((!\inst7|alu_opsel\(3) & ((\inst2|operand\(5)))) # (\inst7|alu_opsel\(3) & (\inst3|Mux42~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000000000011010111110000001101011111000000110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux42~4_combout\,
	datab => \inst2|ALT_INV_operand\(5),
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	dataf => \inst3|ALT_INV_Mux26~4_combout\,
	combout => \inst9|Mux10~0_combout\);

-- Location: MLABCELL_X34_Y8_N45
\inst9|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~1_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux11~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux27~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux43~4_combout\))) ) + ( \inst9|Add0~46\ ))
-- \inst9|Add0~2\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux11~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux27~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux43~4_combout\))) ) + ( \inst9|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux27~4_combout\,
	datad => \inst9|ALT_INV_Mux11~0_combout\,
	dataf => \inst3|ALT_INV_Mux43~4_combout\,
	cin => \inst9|Add0~46\,
	sumout => \inst9|Add0~1_sumout\,
	cout => \inst9|Add0~2\);

-- Location: MLABCELL_X34_Y8_N48
\inst9|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~37_sumout\ = SUM(( (!\inst7|alu_opsel\(0) & (\inst3|Mux26~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux42~4_combout\))) ) + ( !\inst7|alu_opsel\(4) $ (!\inst9|Mux10~0_combout\) ) + ( \inst9|Add0~2\ ))
-- \inst9|Add0~38\ = CARRY(( (!\inst7|alu_opsel\(0) & (\inst3|Mux26~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux42~4_combout\))) ) + ( !\inst7|alu_opsel\(4) $ (!\inst9|Mux10~0_combout\) ) + ( \inst9|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux26~4_combout\,
	datad => \inst3|ALT_INV_Mux42~4_combout\,
	dataf => \inst9|ALT_INV_Mux10~0_combout\,
	cin => \inst9|Add0~2\,
	sumout => \inst9|Add0~37_sumout\,
	cout => \inst9|Add0~38\);

-- Location: MLABCELL_X34_Y8_N51
\inst9|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~33_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux9~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux25~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux41~4_combout\))) ) + ( \inst9|Add0~38\ ))
-- \inst9|Add0~34\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux9~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux25~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux41~4_combout\))) ) + ( \inst9|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux25~4_combout\,
	datad => \inst9|ALT_INV_Mux9~0_combout\,
	dataf => \inst3|ALT_INV_Mux41~4_combout\,
	cin => \inst9|Add0~38\,
	sumout => \inst9|Add0~33_sumout\,
	cout => \inst9|Add0~34\);

-- Location: MLABCELL_X34_Y8_N54
\inst9|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~29_sumout\ = SUM(( (!\inst7|alu_opsel\(0) & (\inst3|Mux24~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux40~4_combout\))) ) + ( !\inst7|alu_opsel\(4) $ (!\inst9|Mux8~0_combout\) ) + ( \inst9|Add0~34\ ))
-- \inst9|Add0~30\ = CARRY(( (!\inst7|alu_opsel\(0) & (\inst3|Mux24~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux40~4_combout\))) ) + ( !\inst7|alu_opsel\(4) $ (!\inst9|Mux8~0_combout\) ) + ( \inst9|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux24~4_combout\,
	datad => \inst3|ALT_INV_Mux40~4_combout\,
	dataf => \inst9|ALT_INV_Mux8~0_combout\,
	cin => \inst9|Add0~34\,
	sumout => \inst9|Add0~29_sumout\,
	cout => \inst9|Add0~30\);

-- Location: MLABCELL_X34_Y8_N24
\inst9|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux40~0_combout\ = ( \inst9|Mux8~0_combout\ & ( (!\inst7|alu_opsel\(5) & (((\inst9|Add0~29_sumout\)))) # (\inst7|alu_opsel\(5) & (((\inst9|Mux24~0_combout\)) # (\inst7|alu_opsel\(4)))) ) ) # ( !\inst9|Mux8~0_combout\ & ( (!\inst7|alu_opsel\(5) & 
-- (((\inst9|Add0~29_sumout\)))) # (\inst7|alu_opsel\(5) & (\inst7|alu_opsel\(4) & (\inst9|Mux24~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(5),
	datac => \inst9|ALT_INV_Mux24~0_combout\,
	datad => \inst9|ALT_INV_Add0~29_sumout\,
	dataf => \inst9|ALT_INV_Mux8~0_combout\,
	combout => \inst9|Mux40~0_combout\);

-- Location: LABCELL_X33_Y7_N48
\inst9|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux40~1_combout\ = ( \inst9|Mux34~1_combout\ & ( \inst9|Mux40~0_combout\ & ( ((!\inst7|alu_opsel\(6)) # ((\inst9|Mux34~0_combout\ & \inst9|Mux24~0_combout\))) # (\inst9|Mux8~0_combout\) ) ) ) # ( !\inst9|Mux34~1_combout\ & ( \inst9|Mux40~0_combout\ 
-- & ( (!\inst7|alu_opsel\(6)) # ((\inst9|Mux34~0_combout\ & \inst9|Mux24~0_combout\)) ) ) ) # ( \inst9|Mux34~1_combout\ & ( !\inst9|Mux40~0_combout\ & ( ((\inst9|Mux34~0_combout\ & \inst9|Mux24~0_combout\)) # (\inst9|Mux8~0_combout\) ) ) ) # ( 
-- !\inst9|Mux34~1_combout\ & ( !\inst9|Mux40~0_combout\ & ( (\inst9|Mux34~0_combout\ & \inst9|Mux24~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010101111111001100110011111101110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux8~0_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(6),
	datac => \inst9|ALT_INV_Mux34~0_combout\,
	datad => \inst9|ALT_INV_Mux24~0_combout\,
	datae => \inst9|ALT_INV_Mux34~1_combout\,
	dataf => \inst9|ALT_INV_Mux40~0_combout\,
	combout => \inst9|Mux40~1_combout\);

-- Location: LABCELL_X33_Y7_N9
\inst9|result[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|result[13]~0_combout\ = ( \inst7|alu_opsel\(6) & ( (!\inst7|alu_opsel\(4)) # (\inst7|alu_opsel\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_alu_opsel\(5),
	datad => \inst7|ALT_INV_alu_opsel\(4),
	dataf => \inst7|ALT_INV_alu_opsel\(6),
	combout => \inst9|result[13]~0_combout\);

-- Location: FF_X33_Y7_N49
\inst9|result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux40~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(7));

-- Location: FF_X33_Y7_N52
\inst9|alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(7));

-- Location: FF_X35_Y9_N49
\inst3|regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][8]~q\);

-- Location: FF_X39_Y9_N8
\inst3|regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][8]~q\);

-- Location: FF_X39_Y9_N32
\inst3|regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][8]~q\);

-- Location: MLABCELL_X39_Y9_N39
\inst3|regs[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[0][8]~feeder_combout\ = ( \inst3|regs~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~7_combout\,
	combout => \inst3|regs[0][8]~feeder_combout\);

-- Location: FF_X39_Y9_N41
\inst3|regs[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[0][8]~feeder_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][8]~q\);

-- Location: MLABCELL_X39_Y9_N30
\inst3|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux39~0_combout\ = ( \inst3|regs[12][8]~q\ & ( \inst3|regs[0][8]~q\ & ( (!\inst2|rz\(3) & ((!\inst2|rz\(2)) # ((\inst3|regs[4][8]~q\)))) # (\inst2|rz\(3) & (((\inst3|regs[8][8]~q\)) # (\inst2|rz\(2)))) ) ) ) # ( !\inst3|regs[12][8]~q\ & ( 
-- \inst3|regs[0][8]~q\ & ( (!\inst2|rz\(3) & ((!\inst2|rz\(2)) # ((\inst3|regs[4][8]~q\)))) # (\inst2|rz\(3) & (!\inst2|rz\(2) & ((\inst3|regs[8][8]~q\)))) ) ) ) # ( \inst3|regs[12][8]~q\ & ( !\inst3|regs[0][8]~q\ & ( (!\inst2|rz\(3) & (\inst2|rz\(2) & 
-- (\inst3|regs[4][8]~q\))) # (\inst2|rz\(3) & (((\inst3|regs[8][8]~q\)) # (\inst2|rz\(2)))) ) ) ) # ( !\inst3|regs[12][8]~q\ & ( !\inst3|regs[0][8]~q\ & ( (!\inst2|rz\(3) & (\inst2|rz\(2) & (\inst3|regs[4][8]~q\))) # (\inst2|rz\(3) & (!\inst2|rz\(2) & 
-- ((\inst3|regs[8][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(3),
	datab => \inst2|ALT_INV_rz\(2),
	datac => \inst3|ALT_INV_regs[4][8]~q\,
	datad => \inst3|ALT_INV_regs[8][8]~q\,
	datae => \inst3|ALT_INV_regs[12][8]~q\,
	dataf => \inst3|ALT_INV_regs[0][8]~q\,
	combout => \inst3|Mux39~0_combout\);

-- Location: FF_X39_Y10_N50
\inst3|regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][8]~q\);

-- Location: FF_X42_Y10_N58
\inst3|regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][8]~q\);

-- Location: FF_X39_Y10_N11
\inst3|regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][8]~q\);

-- Location: FF_X39_Y10_N2
\inst3|regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][8]~q\);

-- Location: MLABCELL_X39_Y10_N0
\inst3|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux39~1_combout\ = ( \inst3|regs[13][8]~q\ & ( \inst2|rz\(3) & ( (\inst2|rz\(2)) # (\inst3|regs[9][8]~q\) ) ) ) # ( !\inst3|regs[13][8]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[9][8]~q\ & !\inst2|rz\(2)) ) ) ) # ( \inst3|regs[13][8]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[1][8]~q\))) # (\inst2|rz\(2) & (\inst3|regs[5][8]~q\)) ) ) ) # ( !\inst3|regs[13][8]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[1][8]~q\))) # (\inst2|rz\(2) & (\inst3|regs[5][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[9][8]~q\,
	datab => \inst2|ALT_INV_rz\(2),
	datac => \inst3|ALT_INV_regs[5][8]~q\,
	datad => \inst3|ALT_INV_regs[1][8]~q\,
	datae => \inst3|ALT_INV_regs[13][8]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux39~1_combout\);

-- Location: FF_X37_Y6_N56
\inst3|regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][8]~q\);

-- Location: FF_X40_Y7_N23
\inst3|regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][8]~q\);

-- Location: FF_X40_Y7_N41
\inst3|regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][8]~q\);

-- Location: LABCELL_X40_Y7_N21
\inst3|Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux39~3_combout\ = ( \inst3|regs[3][8]~q\ & ( \inst3|regs[11][8]~q\ & ( (!\inst2|rz\(2)) # ((!\inst2|rz\(3) & (\inst3|regs[7][8]~DUPLICATE_q\)) # (\inst2|rz\(3) & ((\inst3|regs[15][8]~q\)))) ) ) ) # ( !\inst3|regs[3][8]~q\ & ( \inst3|regs[11][8]~q\ 
-- & ( (!\inst2|rz\(2) & (((\inst2|rz\(3))))) # (\inst2|rz\(2) & ((!\inst2|rz\(3) & (\inst3|regs[7][8]~DUPLICATE_q\)) # (\inst2|rz\(3) & ((\inst3|regs[15][8]~q\))))) ) ) ) # ( \inst3|regs[3][8]~q\ & ( !\inst3|regs[11][8]~q\ & ( (!\inst2|rz\(2) & 
-- (((!\inst2|rz\(3))))) # (\inst2|rz\(2) & ((!\inst2|rz\(3) & (\inst3|regs[7][8]~DUPLICATE_q\)) # (\inst2|rz\(3) & ((\inst3|regs[15][8]~q\))))) ) ) ) # ( !\inst3|regs[3][8]~q\ & ( !\inst3|regs[11][8]~q\ & ( (\inst2|rz\(2) & ((!\inst2|rz\(3) & 
-- (\inst3|regs[7][8]~DUPLICATE_q\)) # (\inst2|rz\(3) & ((\inst3|regs[15][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[7][8]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_regs[15][8]~q\,
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	datae => \inst3|ALT_INV_regs[3][8]~q\,
	dataf => \inst3|ALT_INV_regs[11][8]~q\,
	combout => \inst3|Mux39~3_combout\);

-- Location: FF_X39_Y8_N13
\inst3|regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][8]~q\);

-- Location: FF_X39_Y8_N23
\inst3|regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][8]~q\);

-- Location: FF_X39_Y8_N32
\inst3|regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][8]~q\);

-- Location: LABCELL_X42_Y8_N3
\inst3|regs[2][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[2][8]~feeder_combout\ = ( \inst3|regs~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~7_combout\,
	combout => \inst3|regs[2][8]~feeder_combout\);

-- Location: FF_X42_Y8_N4
\inst3|regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[2][8]~feeder_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][8]~q\);

-- Location: MLABCELL_X39_Y8_N30
\inst3|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux39~2_combout\ = ( \inst3|regs[14][8]~q\ & ( \inst3|regs[2][8]~q\ & ( (!\inst2|rz\(3) & (((!\inst2|rz\(2)) # (\inst3|regs[6][8]~q\)))) # (\inst2|rz\(3) & (((\inst2|rz\(2))) # (\inst3|regs[10][8]~q\))) ) ) ) # ( !\inst3|regs[14][8]~q\ & ( 
-- \inst3|regs[2][8]~q\ & ( (!\inst2|rz\(3) & (((!\inst2|rz\(2)) # (\inst3|regs[6][8]~q\)))) # (\inst2|rz\(3) & (\inst3|regs[10][8]~q\ & ((!\inst2|rz\(2))))) ) ) ) # ( \inst3|regs[14][8]~q\ & ( !\inst3|regs[2][8]~q\ & ( (!\inst2|rz\(3) & 
-- (((\inst3|regs[6][8]~q\ & \inst2|rz\(2))))) # (\inst2|rz\(3) & (((\inst2|rz\(2))) # (\inst3|regs[10][8]~q\))) ) ) ) # ( !\inst3|regs[14][8]~q\ & ( !\inst3|regs[2][8]~q\ & ( (!\inst2|rz\(3) & (((\inst3|regs[6][8]~q\ & \inst2|rz\(2))))) # (\inst2|rz\(3) & 
-- (\inst3|regs[10][8]~q\ & ((!\inst2|rz\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[10][8]~q\,
	datab => \inst2|ALT_INV_rz\(3),
	datac => \inst3|ALT_INV_regs[6][8]~q\,
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst3|ALT_INV_regs[14][8]~q\,
	dataf => \inst3|ALT_INV_regs[2][8]~q\,
	combout => \inst3|Mux39~2_combout\);

-- Location: LABCELL_X37_Y9_N48
\inst3|Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux39~4_combout\ = ( \inst3|Mux39~3_combout\ & ( \inst3|Mux39~2_combout\ & ( ((!\inst2|rz\(0) & (\inst3|Mux39~0_combout\)) # (\inst2|rz\(0) & ((\inst3|Mux39~1_combout\)))) # (\inst2|rz\(1)) ) ) ) # ( !\inst3|Mux39~3_combout\ & ( 
-- \inst3|Mux39~2_combout\ & ( (!\inst2|rz\(1) & ((!\inst2|rz\(0) & (\inst3|Mux39~0_combout\)) # (\inst2|rz\(0) & ((\inst3|Mux39~1_combout\))))) # (\inst2|rz\(1) & (((!\inst2|rz\(0))))) ) ) ) # ( \inst3|Mux39~3_combout\ & ( !\inst3|Mux39~2_combout\ & ( 
-- (!\inst2|rz\(1) & ((!\inst2|rz\(0) & (\inst3|Mux39~0_combout\)) # (\inst2|rz\(0) & ((\inst3|Mux39~1_combout\))))) # (\inst2|rz\(1) & (((\inst2|rz\(0))))) ) ) ) # ( !\inst3|Mux39~3_combout\ & ( !\inst3|Mux39~2_combout\ & ( (!\inst2|rz\(1) & 
-- ((!\inst2|rz\(0) & (\inst3|Mux39~0_combout\)) # (\inst2|rz\(0) & ((\inst3|Mux39~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux39~0_combout\,
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst3|ALT_INV_Mux39~1_combout\,
	datad => \inst2|ALT_INV_rz\(0),
	datae => \inst3|ALT_INV_Mux39~3_combout\,
	dataf => \inst3|ALT_INV_Mux39~2_combout\,
	combout => \inst3|Mux39~4_combout\);

-- Location: LABCELL_X36_Y7_N42
\inst6|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux7~0_combout\ = ( \inst3|Mux23~4_combout\ & ( (\inst3|Mux39~4_combout\) # (\inst7|addrSel[0]~DUPLICATE_q\) ) ) # ( !\inst3|Mux23~4_combout\ & ( (!\inst7|addrSel[0]~DUPLICATE_q\ & \inst3|Mux39~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_Mux39~4_combout\,
	dataf => \inst3|ALT_INV_Mux23~4_combout\,
	combout => \inst6|Mux7~0_combout\);

-- Location: M10K_X14_Y6_N0
\inst10|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y7_N0
\inst10|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y4_N0
\inst10|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y1_N0
\inst10|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X13_Y7_N3
\inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a72~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a40~portadataout\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a72~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \inst10|altsyncram_component|auto_generated|ram_block1a72~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a40~portadataout\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a72~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\);

-- Location: M10K_X14_Y11_N0
\inst10|altsyncram_component|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y13_N0
\inst10|altsyncram_component|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\inst10|altsyncram_component|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y12_N0
\inst10|altsyncram_component|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: LABCELL_X13_Y11_N54
\inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a200~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a168~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a200~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a168~portadataout\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a200~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a168~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a200~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a168~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X13_Y7_N54
\inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ ) ) 
-- # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\);

-- Location: FF_X13_Y7_N56
\inst2|operand[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(8));

-- Location: FF_X36_Y7_N43
\inst6|addrOut[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux7~0_combout\,
	asdata => \inst2|operand\(8),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(8));

-- Location: FF_X37_Y8_N38
\inst3|regs[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][9]~q\);

-- Location: FF_X37_Y8_N56
\inst3|regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][9]~q\);

-- Location: FF_X40_Y8_N4
\inst3|regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][9]~q\);

-- Location: FF_X37_Y8_N1
\inst3|regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][9]~q\);

-- Location: LABCELL_X37_Y8_N0
\inst3|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux38~0_combout\ = ( \inst3|regs[3][9]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[2][9]~q\) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|regs[3][9]~q\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0) & \inst3|regs[2][9]~q\) ) ) ) # ( \inst3|regs[3][9]~q\ & ( !\inst2|rz\(1) 
-- & ( (!\inst2|rz\(0) & (\inst3|regs[0][9]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[1][9]~q\))) ) ) ) # ( !\inst3|regs[3][9]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[0][9]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[1][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][9]~q\,
	datab => \inst2|ALT_INV_rz\(0),
	datac => \inst3|ALT_INV_regs[2][9]~q\,
	datad => \inst3|ALT_INV_regs[1][9]~q\,
	datae => \inst3|ALT_INV_regs[3][9]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux38~0_combout\);

-- Location: FF_X39_Y9_N4
\inst3|regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][9]~q\);

-- Location: FF_X36_Y9_N14
\inst3|regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][9]~q\);

-- Location: FF_X36_Y9_N8
\inst3|regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][9]~q\);

-- Location: FF_X36_Y9_N26
\inst3|regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][9]~q\);

-- Location: LABCELL_X36_Y9_N24
\inst3|Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux38~2_combout\ = ( \inst3|regs[11][9]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[10][9]~q\) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|regs[11][9]~q\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0) & \inst3|regs[10][9]~q\) ) ) ) # ( \inst3|regs[11][9]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[8][9]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[9][9]~q\))) ) ) ) # ( !\inst3|regs[11][9]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[8][9]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[9][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][9]~q\,
	datab => \inst3|ALT_INV_regs[9][9]~q\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_regs[10][9]~q\,
	datae => \inst3|ALT_INV_regs[11][9]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux38~2_combout\);

-- Location: FF_X36_Y8_N50
\inst3|regs[7][9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][9]~DUPLICATE_q\);

-- Location: FF_X36_Y8_N17
\inst3|regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][9]~q\);

-- Location: FF_X35_Y8_N37
\inst3|regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][9]~q\);

-- Location: FF_X36_Y8_N8
\inst3|regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][9]~q\);

-- Location: LABCELL_X36_Y8_N42
\inst3|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux38~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][9]~DUPLICATE_q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][9]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][9]~q\ ) ) ) # ( !\inst2|rz\(0) 
-- & ( !\inst2|rz\(1) & ( \inst3|regs[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[7][9]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_regs[5][9]~q\,
	datac => \inst3|ALT_INV_regs[4][9]~q\,
	datad => \inst3|ALT_INV_regs[6][9]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux38~1_combout\);

-- Location: FF_X37_Y10_N29
\inst3|regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][9]~q\);

-- Location: FF_X37_Y10_N1
\inst3|regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][9]~q\);

-- Location: FF_X37_Y10_N44
\inst3|regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][9]~q\);

-- Location: LABCELL_X37_Y10_N42
\inst3|Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux38~3_combout\ = ( \inst3|regs[14][9]~q\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0)) # (\inst3|regs[15][9]~q\) ) ) ) # ( !\inst3|regs[14][9]~q\ & ( \inst2|rz\(1) & ( (\inst2|rz\(0) & \inst3|regs[15][9]~q\) ) ) ) # ( \inst3|regs[14][9]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[12][9]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[13][9]~q\))) ) ) ) # ( !\inst3|regs[14][9]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[12][9]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[13][9]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][9]~q\,
	datab => \inst3|ALT_INV_regs[13][9]~q\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_regs[15][9]~q\,
	datae => \inst3|ALT_INV_regs[14][9]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux38~3_combout\);

-- Location: LABCELL_X37_Y8_N36
\inst3|Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux38~4_combout\ = ( \inst3|Mux38~1_combout\ & ( \inst3|Mux38~3_combout\ & ( ((!\inst2|rz\(3) & (\inst3|Mux38~0_combout\)) # (\inst2|rz\(3) & ((\inst3|Mux38~2_combout\)))) # (\inst2|rz\(2)) ) ) ) # ( !\inst3|Mux38~1_combout\ & ( 
-- \inst3|Mux38~3_combout\ & ( (!\inst2|rz\(3) & (\inst3|Mux38~0_combout\ & (!\inst2|rz\(2)))) # (\inst2|rz\(3) & (((\inst3|Mux38~2_combout\) # (\inst2|rz\(2))))) ) ) ) # ( \inst3|Mux38~1_combout\ & ( !\inst3|Mux38~3_combout\ & ( (!\inst2|rz\(3) & 
-- (((\inst2|rz\(2))) # (\inst3|Mux38~0_combout\))) # (\inst2|rz\(3) & (((!\inst2|rz\(2) & \inst3|Mux38~2_combout\)))) ) ) ) # ( !\inst3|Mux38~1_combout\ & ( !\inst3|Mux38~3_combout\ & ( (!\inst2|rz\(2) & ((!\inst2|rz\(3) & (\inst3|Mux38~0_combout\)) # 
-- (\inst2|rz\(3) & ((\inst3|Mux38~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux38~0_combout\,
	datab => \inst2|ALT_INV_rz\(3),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst3|ALT_INV_Mux38~2_combout\,
	datae => \inst3|ALT_INV_Mux38~1_combout\,
	dataf => \inst3|ALT_INV_Mux38~3_combout\,
	combout => \inst3|Mux38~4_combout\);

-- Location: MLABCELL_X34_Y6_N18
\inst6|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux6~0_combout\ = ( \inst3|Mux38~4_combout\ & ( (!\inst7|addrSel[0]~DUPLICATE_q\) # (\inst3|Mux22~4_combout\) ) ) # ( !\inst3|Mux38~4_combout\ & ( (\inst7|addrSel[0]~DUPLICATE_q\ & \inst3|Mux22~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_Mux22~4_combout\,
	datae => \inst3|ALT_INV_Mux38~4_combout\,
	combout => \inst6|Mux6~0_combout\);

-- Location: FF_X34_Y6_N19
\inst6|addrOut[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux6~0_combout\,
	asdata => \inst2|operand\(9),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(9));

-- Location: LABCELL_X40_Y17_N57
\inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a106~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a74~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \inst10|altsyncram_component|auto_generated|ram_block1a106~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a106~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a106~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y17_N48
\inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a170~portadataout\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a138~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a202~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a170~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a138~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a202~portadataout\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a170~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a138~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a202~portadataout\))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a170~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a138~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a202~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y17_N57
\inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y17_N59
\inst2|operand[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(10));

-- Location: LABCELL_X43_Y6_N18
\inst6|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux21~0_combout\ = ( \inst3|Mux21~4_combout\ & ( \inst2|operand\(10) ) ) # ( !\inst3|Mux21~4_combout\ & ( \inst2|operand\(10) & ( \inst7|dataSel\(0) ) ) ) # ( \inst3|Mux21~4_combout\ & ( !\inst2|operand\(10) & ( !\inst7|dataSel\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_dataSel\(0),
	datae => \inst3|ALT_INV_Mux21~4_combout\,
	dataf => \inst2|ALT_INV_operand\(10),
	combout => \inst6|Mux21~0_combout\);

-- Location: FF_X43_Y6_N20
\inst6|dataOut[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux21~0_combout\,
	asdata => \inst|out_count\(10),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(10));

-- Location: LABCELL_X36_Y7_N24
\inst6|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux4~0_combout\ = ( \inst3|Mux20~4_combout\ & ( \inst3|Mux36~4_combout\ ) ) # ( !\inst3|Mux20~4_combout\ & ( \inst3|Mux36~4_combout\ & ( !\inst7|addrSel[0]~DUPLICATE_q\ ) ) ) # ( \inst3|Mux20~4_combout\ & ( !\inst3|Mux36~4_combout\ & ( 
-- \inst7|addrSel[0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_Mux20~4_combout\,
	dataf => \inst3|ALT_INV_Mux36~4_combout\,
	combout => \inst6|Mux4~0_combout\);

-- Location: FF_X36_Y7_N25
\inst6|addrOut[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux4~0_combout\,
	asdata => \inst2|operand\(11),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(11));

-- Location: LABCELL_X43_Y6_N39
\inst6|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux20~0_combout\ = ( \inst7|dataSel\(0) & ( \inst3|Mux20~4_combout\ & ( \inst2|operand\(11) ) ) ) # ( !\inst7|dataSel\(0) & ( \inst3|Mux20~4_combout\ ) ) # ( \inst7|dataSel\(0) & ( !\inst3|Mux20~4_combout\ & ( \inst2|operand\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_operand\(11),
	datae => \inst7|ALT_INV_dataSel\(0),
	dataf => \inst3|ALT_INV_Mux20~4_combout\,
	combout => \inst6|Mux20~0_combout\);

-- Location: FF_X43_Y6_N41
\inst6|dataOut[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux20~0_combout\,
	asdata => \inst|out_count\(11),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(11));

-- Location: M10K_X49_Y5_N0
\inst4|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X36_Y7_N39
\inst9|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux21~0_combout\ = ( \inst3|Mux21~4_combout\ & ( (!\inst7|alu_opsel\(0)) # (\inst3|Mux37~4_combout\) ) ) # ( !\inst3|Mux21~4_combout\ & ( (\inst3|Mux37~4_combout\ & \inst7|alu_opsel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux37~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst3|ALT_INV_Mux21~4_combout\,
	combout => \inst9|Mux21~0_combout\);

-- Location: LABCELL_X36_Y7_N36
\inst9|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux5~0_combout\ = ( \inst3|Mux21~4_combout\ & ( (!\inst7|alu_opsel\(2) & (((!\inst7|alu_opsel\(3))))) # (\inst7|alu_opsel\(2) & ((!\inst7|alu_opsel\(3) & ((\inst2|operand\(10)))) # (\inst7|alu_opsel\(3) & (\inst3|Mux37~4_combout\)))) ) ) # ( 
-- !\inst3|Mux21~4_combout\ & ( (\inst7|alu_opsel\(2) & ((!\inst7|alu_opsel\(3) & ((\inst2|operand\(10)))) # (\inst7|alu_opsel\(3) & (\inst3|Mux37~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000000010011000111000001111100011100000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux37~4_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(2),
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst2|ALT_INV_operand\(10),
	dataf => \inst3|ALT_INV_Mux21~4_combout\,
	combout => \inst9|Mux5~0_combout\);

-- Location: MLABCELL_X34_Y9_N33
\inst9|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux6~0_combout\ = ( \inst3|Mux22~4_combout\ & ( \inst3|Mux38~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # (\inst2|operand\(9)))) # (\inst7|alu_opsel\(3) & ((\inst7|alu_opsel\(2)))) ) ) ) # ( !\inst3|Mux22~4_combout\ & ( 
-- \inst3|Mux38~4_combout\ & ( (\inst7|alu_opsel\(2) & ((\inst2|operand\(9)) # (\inst7|alu_opsel\(3)))) ) ) ) # ( \inst3|Mux22~4_combout\ & ( !\inst3|Mux38~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # (\inst2|operand\(9)))) ) ) ) # ( 
-- !\inst3|Mux22~4_combout\ & ( !\inst3|Mux38~4_combout\ & ( (!\inst7|alu_opsel\(3) & (\inst2|operand\(9) & \inst7|alu_opsel\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101010100000101000000000010111111010101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(3),
	datac => \inst2|ALT_INV_operand\(9),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst3|ALT_INV_Mux22~4_combout\,
	dataf => \inst3|ALT_INV_Mux38~4_combout\,
	combout => \inst9|Mux6~0_combout\);

-- Location: MLABCELL_X34_Y9_N3
\inst9|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux7~0_combout\ = ( \inst7|alu_opsel\(3) & ( \inst3|Mux23~4_combout\ & ( (\inst3|Mux39~4_combout\ & \inst7|alu_opsel\(2)) ) ) ) # ( !\inst7|alu_opsel\(3) & ( \inst3|Mux23~4_combout\ & ( (!\inst7|alu_opsel\(2)) # (\inst2|operand\(8)) ) ) ) # ( 
-- \inst7|alu_opsel\(3) & ( !\inst3|Mux23~4_combout\ & ( (\inst3|Mux39~4_combout\ & \inst7|alu_opsel\(2)) ) ) ) # ( !\inst7|alu_opsel\(3) & ( !\inst3|Mux23~4_combout\ & ( (\inst2|operand\(8) & \inst7|alu_opsel\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000101010111111111000011110000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux39~4_combout\,
	datac => \inst2|ALT_INV_operand\(8),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst7|ALT_INV_alu_opsel\(3),
	dataf => \inst3|ALT_INV_Mux23~4_combout\,
	combout => \inst9|Mux7~0_combout\);

-- Location: MLABCELL_X34_Y8_N57
\inst9|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~25_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux7~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux23~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux39~4_combout\))) ) + ( \inst9|Add0~30\ ))
-- \inst9|Add0~26\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux7~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux23~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux39~4_combout\))) ) + ( \inst9|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux23~4_combout\,
	datad => \inst9|ALT_INV_Mux7~0_combout\,
	dataf => \inst3|ALT_INV_Mux39~4_combout\,
	cin => \inst9|Add0~30\,
	sumout => \inst9|Add0~25_sumout\,
	cout => \inst9|Add0~26\);

-- Location: MLABCELL_X34_Y7_N0
\inst9|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~21_sumout\ = SUM(( (!\inst7|alu_opsel\(0) & (\inst3|Mux22~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux38~4_combout\))) ) + ( !\inst7|alu_opsel\(4) $ (!\inst9|Mux6~0_combout\) ) + ( \inst9|Add0~26\ ))
-- \inst9|Add0~22\ = CARRY(( (!\inst7|alu_opsel\(0) & (\inst3|Mux22~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux38~4_combout\))) ) + ( !\inst7|alu_opsel\(4) $ (!\inst9|Mux6~0_combout\) ) + ( \inst9|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux22~4_combout\,
	datad => \inst3|ALT_INV_Mux38~4_combout\,
	dataf => \inst9|ALT_INV_Mux6~0_combout\,
	cin => \inst9|Add0~26\,
	sumout => \inst9|Add0~21_sumout\,
	cout => \inst9|Add0~22\);

-- Location: MLABCELL_X34_Y7_N3
\inst9|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~41_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux5~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux21~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux37~4_combout\))) ) + ( \inst9|Add0~22\ ))
-- \inst9|Add0~42\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux5~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux21~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux37~4_combout\))) ) + ( \inst9|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux21~4_combout\,
	datad => \inst9|ALT_INV_Mux5~0_combout\,
	dataf => \inst3|ALT_INV_Mux37~4_combout\,
	cin => \inst9|Add0~22\,
	sumout => \inst9|Add0~41_sumout\,
	cout => \inst9|Add0~42\);

-- Location: LABCELL_X33_Y7_N57
\inst9|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux37~0_combout\ = ( \inst9|Add0~41_sumout\ & ( (!\inst7|alu_opsel\(5)) # ((!\inst7|alu_opsel\(4) & (\inst9|Mux21~0_combout\ & \inst9|Mux5~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux5~0_combout\) # (\inst9|Mux21~0_combout\)))) ) ) # ( 
-- !\inst9|Add0~41_sumout\ & ( (\inst7|alu_opsel\(5) & ((!\inst7|alu_opsel\(4) & (\inst9|Mux21~0_combout\ & \inst9|Mux5~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux5~0_combout\) # (\inst9|Mux21~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001111001101110111111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(5),
	datac => \inst9|ALT_INV_Mux21~0_combout\,
	datad => \inst9|ALT_INV_Mux5~0_combout\,
	dataf => \inst9|ALT_INV_Add0~41_sumout\,
	combout => \inst9|Mux37~0_combout\);

-- Location: LABCELL_X33_Y7_N42
\inst9|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux37~1_combout\ = ( \inst9|Mux37~0_combout\ & ( \inst9|Mux34~1_combout\ & ( (!\inst7|alu_opsel\(6)) # (((\inst9|Mux21~0_combout\ & \inst9|Mux34~0_combout\)) # (\inst9|Mux5~0_combout\)) ) ) ) # ( !\inst9|Mux37~0_combout\ & ( \inst9|Mux34~1_combout\ 
-- & ( ((\inst9|Mux21~0_combout\ & \inst9|Mux34~0_combout\)) # (\inst9|Mux5~0_combout\) ) ) ) # ( \inst9|Mux37~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( (!\inst7|alu_opsel\(6)) # ((\inst9|Mux21~0_combout\ & \inst9|Mux34~0_combout\)) ) ) ) # ( 
-- !\inst9|Mux37~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( (\inst9|Mux21~0_combout\ & \inst9|Mux34~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101110011011100110100000101111111111100110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux21~0_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(6),
	datac => \inst9|ALT_INV_Mux34~0_combout\,
	datad => \inst9|ALT_INV_Mux5~0_combout\,
	datae => \inst9|ALT_INV_Mux37~0_combout\,
	dataf => \inst9|ALT_INV_Mux34~1_combout\,
	combout => \inst9|Mux37~1_combout\);

-- Location: FF_X33_Y7_N43
\inst9|result[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux37~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result[10]~DUPLICATE_q\);

-- Location: FF_X46_Y7_N55
\inst9|alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result[10]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(10));

-- Location: LABCELL_X46_Y7_N54
\inst3|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux5~0_combout\ = ( \inst9|alu_result\(10) & ( \inst7|rf_sel[1]~DUPLICATE_q\ & ( (!\inst7|rf_sel\(3) & \inst7|rf_sel\(0)) ) ) ) # ( \inst9|alu_result\(10) & ( !\inst7|rf_sel[1]~DUPLICATE_q\ & ( (\inst4|altsyncram_component|auto_generated|q_a\(10) & 
-- ((\inst7|rf_sel\(3)) # (\inst7|rf_sel\(2)))) ) ) ) # ( !\inst9|alu_result\(10) & ( !\inst7|rf_sel[1]~DUPLICATE_q\ & ( (\inst4|altsyncram_component|auto_generated|q_a\(10) & ((\inst7|rf_sel\(3)) # (\inst7|rf_sel\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(2),
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \inst7|ALT_INV_rf_sel\(0),
	datae => \inst9|ALT_INV_alu_result\(10),
	dataf => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	combout => \inst3|Mux5~0_combout\);

-- Location: LABCELL_X46_Y9_N42
\inst3|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux5~1_combout\ = ( \inst3|data_input_z[13]~0_combout\ & ( ((\inst2|operand\(10) & \inst3|data_input_z[13]~1_combout\)) # (\inst3|Mux5~0_combout\) ) ) # ( !\inst3|data_input_z[13]~0_combout\ & ( (\inst3|Mux37~4_combout\ & 
-- \inst3|data_input_z[13]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_operand\(10),
	datab => \inst3|ALT_INV_Mux37~4_combout\,
	datac => \inst3|ALT_INV_data_input_z[13]~1_combout\,
	datad => \inst3|ALT_INV_Mux5~0_combout\,
	dataf => \inst3|ALT_INV_data_input_z[13]~0_combout\,
	combout => \inst3|Mux5~1_combout\);

-- Location: LABCELL_X37_Y6_N48
\inst3|data_input_z[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|data_input_z[13]~2_combout\ = ( \inst7|rf_sel\(2) & ( ((\inst7|rf_sel\(0) & !\inst7|rf_sel[1]~DUPLICATE_q\)) # (\inst7|rf_sel\(3)) ) ) # ( !\inst7|rf_sel\(2) & ( (!\inst7|rf_sel\(0) $ (\inst7|rf_sel\(3))) # (\inst7|rf_sel[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111111111110000111111111100111111000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_rf_sel\(0),
	datac => \inst7|ALT_INV_rf_sel\(3),
	datad => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	dataf => \inst7|ALT_INV_rf_sel\(2),
	combout => \inst3|data_input_z[13]~2_combout\);

-- Location: FF_X46_Y9_N44
\inst3|data_input_z[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux5~1_combout\,
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(10));

-- Location: LABCELL_X46_Y9_N45
\inst3|regs~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~5_combout\ = ( \inst3|data_input_z\(10) & ( (\inst7|ld_r~q\) # (\inst3|Mux37~4_combout\) ) ) # ( !\inst3|data_input_z\(10) & ( (\inst3|Mux37~4_combout\ & !\inst7|ld_r~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux37~4_combout\,
	datac => \inst7|ALT_INV_ld_r~q\,
	dataf => \inst3|ALT_INV_data_input_z\(10),
	combout => \inst3|regs~5_combout\);

-- Location: FF_X37_Y9_N22
\inst3|regs[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][10]~q\);

-- Location: FF_X42_Y9_N38
\inst3|regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][10]~q\);

-- Location: FF_X42_Y9_N19
\inst3|regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][10]~q\);

-- Location: FF_X42_Y9_N8
\inst3|regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][10]~q\);

-- Location: LABCELL_X42_Y9_N18
\inst3|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux37~0_combout\ = ( \inst3|regs[12][10]~q\ & ( \inst3|regs[8][10]~q\ & ( ((!\inst2|rz\(2) & (\inst3|regs[0][10]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[4][10]~q\)))) # (\inst2|rz\(3)) ) ) ) # ( !\inst3|regs[12][10]~q\ & ( \inst3|regs[8][10]~q\ & ( 
-- (!\inst2|rz\(3) & ((!\inst2|rz\(2) & (\inst3|regs[0][10]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[4][10]~q\))))) # (\inst2|rz\(3) & (((!\inst2|rz\(2))))) ) ) ) # ( \inst3|regs[12][10]~q\ & ( !\inst3|regs[8][10]~q\ & ( (!\inst2|rz\(3) & ((!\inst2|rz\(2) & 
-- (\inst3|regs[0][10]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[4][10]~q\))))) # (\inst2|rz\(3) & (((\inst2|rz\(2))))) ) ) ) # ( !\inst3|regs[12][10]~q\ & ( !\inst3|regs[8][10]~q\ & ( (!\inst2|rz\(3) & ((!\inst2|rz\(2) & (\inst3|regs[0][10]~q\)) # 
-- (\inst2|rz\(2) & ((\inst3|regs[4][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][10]~q\,
	datab => \inst2|ALT_INV_rz\(3),
	datac => \inst3|ALT_INV_regs[4][10]~q\,
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst3|ALT_INV_regs[12][10]~q\,
	dataf => \inst3|ALT_INV_regs[8][10]~q\,
	combout => \inst3|Mux37~0_combout\);

-- Location: FF_X45_Y8_N31
\inst3|regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][10]~q\);

-- Location: FF_X45_Y8_N44
\inst3|regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][10]~q\);

-- Location: FF_X43_Y9_N52
\inst3|regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][10]~q\);

-- Location: FF_X45_Y8_N53
\inst3|regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][10]~q\);

-- Location: LABCELL_X45_Y8_N51
\inst3|Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux37~3_combout\ = ( \inst3|regs[11][10]~q\ & ( \inst2|rz\(2) & ( (!\inst2|rz\(3) & ((\inst3|regs[7][10]~q\))) # (\inst2|rz\(3) & (\inst3|regs[15][10]~q\)) ) ) ) # ( !\inst3|regs[11][10]~q\ & ( \inst2|rz\(2) & ( (!\inst2|rz\(3) & 
-- ((\inst3|regs[7][10]~q\))) # (\inst2|rz\(3) & (\inst3|regs[15][10]~q\)) ) ) ) # ( \inst3|regs[11][10]~q\ & ( !\inst2|rz\(2) & ( (\inst2|rz\(3)) # (\inst3|regs[3][10]~q\) ) ) ) # ( !\inst3|regs[11][10]~q\ & ( !\inst2|rz\(2) & ( (\inst3|regs[3][10]~q\ & 
-- !\inst2|rz\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[15][10]~q\,
	datab => \inst3|ALT_INV_regs[3][10]~q\,
	datac => \inst3|ALT_INV_regs[7][10]~q\,
	datad => \inst2|ALT_INV_rz\(3),
	datae => \inst3|ALT_INV_regs[11][10]~q\,
	dataf => \inst2|ALT_INV_rz\(2),
	combout => \inst3|Mux37~3_combout\);

-- Location: LABCELL_X43_Y10_N12
\inst3|regs[6][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[6][10]~feeder_combout\ = ( \inst3|regs~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~5_combout\,
	combout => \inst3|regs[6][10]~feeder_combout\);

-- Location: FF_X43_Y10_N14
\inst3|regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[6][10]~feeder_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][10]~q\);

-- Location: LABCELL_X45_Y10_N54
\inst3|regs[2][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[2][10]~feeder_combout\ = ( \inst3|regs~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~5_combout\,
	combout => \inst3|regs[2][10]~feeder_combout\);

-- Location: FF_X45_Y10_N55
\inst3|regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[2][10]~feeder_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][10]~q\);

-- Location: FF_X43_Y10_N31
\inst3|regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][10]~q\);

-- Location: FF_X43_Y10_N50
\inst3|regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][10]~q\);

-- Location: LABCELL_X43_Y10_N30
\inst3|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux37~2_combout\ = ( \inst3|regs[14][10]~q\ & ( \inst3|regs[10][10]~q\ & ( ((!\inst2|rz\(2) & ((\inst3|regs[2][10]~q\))) # (\inst2|rz\(2) & (\inst3|regs[6][10]~q\))) # (\inst2|rz\(3)) ) ) ) # ( !\inst3|regs[14][10]~q\ & ( \inst3|regs[10][10]~q\ & ( 
-- (!\inst2|rz\(3) & ((!\inst2|rz\(2) & ((\inst3|regs[2][10]~q\))) # (\inst2|rz\(2) & (\inst3|regs[6][10]~q\)))) # (\inst2|rz\(3) & (((!\inst2|rz\(2))))) ) ) ) # ( \inst3|regs[14][10]~q\ & ( !\inst3|regs[10][10]~q\ & ( (!\inst2|rz\(3) & ((!\inst2|rz\(2) & 
-- ((\inst3|regs[2][10]~q\))) # (\inst2|rz\(2) & (\inst3|regs[6][10]~q\)))) # (\inst2|rz\(3) & (((\inst2|rz\(2))))) ) ) ) # ( !\inst3|regs[14][10]~q\ & ( !\inst3|regs[10][10]~q\ & ( (!\inst2|rz\(3) & ((!\inst2|rz\(2) & ((\inst3|regs[2][10]~q\))) # 
-- (\inst2|rz\(2) & (\inst3|regs[6][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(3),
	datab => \inst3|ALT_INV_regs[6][10]~q\,
	datac => \inst3|ALT_INV_regs[2][10]~q\,
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst3|ALT_INV_regs[14][10]~q\,
	dataf => \inst3|ALT_INV_regs[10][10]~q\,
	combout => \inst3|Mux37~2_combout\);

-- Location: FF_X42_Y10_N43
\inst3|regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][10]~q\);

-- Location: LABCELL_X40_Y9_N24
\inst3|regs[1][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[1][10]~feeder_combout\ = ( \inst3|regs~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~5_combout\,
	combout => \inst3|regs[1][10]~feeder_combout\);

-- Location: FF_X40_Y9_N26
\inst3|regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[1][10]~feeder_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][10]~q\);

-- Location: FF_X40_Y9_N8
\inst3|regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][10]~q\);

-- Location: FF_X40_Y9_N38
\inst3|regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~5_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][10]~q\);

-- Location: LABCELL_X40_Y9_N36
\inst3|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux37~1_combout\ = ( \inst3|regs[13][10]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[9][10]~q\) # (\inst2|rz\(2)) ) ) ) # ( !\inst3|regs[13][10]~q\ & ( \inst2|rz\(3) & ( (!\inst2|rz\(2) & \inst3|regs[9][10]~q\) ) ) ) # ( \inst3|regs[13][10]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[1][10]~q\))) # (\inst2|rz\(2) & (\inst3|regs[5][10]~q\)) ) ) ) # ( !\inst3|regs[13][10]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[1][10]~q\))) # (\inst2|rz\(2) & (\inst3|regs[5][10]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(2),
	datab => \inst3|ALT_INV_regs[5][10]~q\,
	datac => \inst3|ALT_INV_regs[1][10]~q\,
	datad => \inst3|ALT_INV_regs[9][10]~q\,
	datae => \inst3|ALT_INV_regs[13][10]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux37~1_combout\);

-- Location: LABCELL_X42_Y9_N30
\inst3|Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux37~4_combout\ = ( \inst3|Mux37~1_combout\ & ( \inst2|rz\(0) & ( (!\inst2|rz\(1)) # (\inst3|Mux37~3_combout\) ) ) ) # ( !\inst3|Mux37~1_combout\ & ( \inst2|rz\(0) & ( (\inst2|rz\(1) & \inst3|Mux37~3_combout\) ) ) ) # ( \inst3|Mux37~1_combout\ & ( 
-- !\inst2|rz\(0) & ( (!\inst2|rz\(1) & (\inst3|Mux37~0_combout\)) # (\inst2|rz\(1) & ((\inst3|Mux37~2_combout\))) ) ) ) # ( !\inst3|Mux37~1_combout\ & ( !\inst2|rz\(0) & ( (!\inst2|rz\(1) & (\inst3|Mux37~0_combout\)) # (\inst2|rz\(1) & 
-- ((\inst3|Mux37~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux37~0_combout\,
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst3|ALT_INV_Mux37~3_combout\,
	datad => \inst3|ALT_INV_Mux37~2_combout\,
	datae => \inst3|ALT_INV_Mux37~1_combout\,
	dataf => \inst2|ALT_INV_rz\(0),
	combout => \inst3|Mux37~4_combout\);

-- Location: LABCELL_X36_Y7_N45
\inst6|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux5~0_combout\ = ( \inst3|Mux37~4_combout\ & ( (!\inst7|addrSel[0]~DUPLICATE_q\) # (\inst3|Mux21~4_combout\) ) ) # ( !\inst3|Mux37~4_combout\ & ( (\inst3|Mux21~4_combout\ & \inst7|addrSel[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux21~4_combout\,
	datab => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_Mux37~4_combout\,
	combout => \inst6|Mux5~0_combout\);

-- Location: FF_X36_Y7_N46
\inst6|addrOut[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux5~0_combout\,
	asdata => \inst2|operand\(10),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(10));

-- Location: LABCELL_X31_Y2_N12
\inst6|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux24~0_combout\ = ( \inst3|Mux24~4_combout\ & ( (!\inst7|dataSel\(0)) # (\inst2|operand\(7)) ) ) # ( !\inst3|Mux24~4_combout\ & ( (\inst2|operand\(7) & \inst7|dataSel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_operand\(7),
	datac => \inst7|ALT_INV_dataSel\(0),
	dataf => \inst3|ALT_INV_Mux24~4_combout\,
	combout => \inst6|Mux24~0_combout\);

-- Location: FF_X31_Y2_N14
\inst6|dataOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux24~0_combout\,
	asdata => \inst|out_count\(7),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(7));

-- Location: M10K_X26_Y4_N0
\inst4|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y8_N0
\inst3|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux8~0_combout\ = ( \inst3|Mux40~4_combout\ & ( \inst4|altsyncram_component|auto_generated|q_a\(7) & ( ((!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst2|operand\(7)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst9|alu_result\(7)))) # (\inst7|rf_sel\(3)) ) ) 
-- ) # ( !\inst3|Mux40~4_combout\ & ( \inst4|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst2|operand\(7))) # (\inst7|rf_sel\(3)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & (!\inst7|rf_sel\(3) & (\inst9|alu_result\(7)))) 
-- ) ) ) # ( \inst3|Mux40~4_combout\ & ( !\inst4|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (!\inst7|rf_sel\(3) & ((\inst2|operand\(7))))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst9|alu_result\(7))) # 
-- (\inst7|rf_sel\(3)))) ) ) ) # ( !\inst3|Mux40~4_combout\ & ( !\inst4|altsyncram_component|auto_generated|q_a\(7) & ( (!\inst7|rf_sel\(3) & ((!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst2|operand\(7)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & 
-- (\inst9|alu_result\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst9|ALT_INV_alu_result\(7),
	datad => \inst2|ALT_INV_operand\(7),
	datae => \inst3|ALT_INV_Mux40~4_combout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \inst3|Mux8~0_combout\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LABCELL_X11_Y7_N12
\inst8|sip_r[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sip_r[7]~feeder_combout\ = ( \SW[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \inst8|sip_r[7]~feeder_combout\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X11_Y7_N14
\inst8|sip_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sip_r[7]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sip_r\(7));

-- Location: LABCELL_X37_Y6_N39
\inst3|data_input_z[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|data_input_z[7]~3_combout\ = ( \inst7|rf_sel\(2) & ( \inst7|rf_sel\(3) ) ) # ( !\inst7|rf_sel\(2) & ( (\inst7|rf_sel[1]~DUPLICATE_q\ & (!\inst7|rf_sel\(3) $ (\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000101000010100000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datad => \inst7|ALT_INV_rf_sel\(0),
	dataf => \inst7|ALT_INV_rf_sel\(2),
	combout => \inst3|data_input_z[7]~3_combout\);

-- Location: FF_X33_Y8_N2
\inst3|data_input_z[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux8~0_combout\,
	asdata => \inst8|sip_r\(7),
	sclr => \inst3|data_input_z[7]~3_combout\,
	sload => \inst7|rf_sel\(2),
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(7));

-- Location: LABCELL_X33_Y8_N42
\inst3|regs~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~8_combout\ = ( \inst7|ld_r~q\ & ( \inst3|data_input_z\(7) ) ) # ( !\inst7|ld_r~q\ & ( \inst3|Mux40~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux40~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(7),
	dataf => \inst7|ALT_INV_ld_r~q\,
	combout => \inst3|regs~8_combout\);

-- Location: LABCELL_X37_Y9_N36
\inst3|regs[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[0][7]~feeder_combout\ = ( \inst3|regs~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~8_combout\,
	combout => \inst3|regs[0][7]~feeder_combout\);

-- Location: FF_X37_Y9_N37
\inst3|regs[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[0][7]~feeder_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][7]~q\);

-- Location: LABCELL_X37_Y11_N6
\inst3|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux40~0_combout\ = ( \inst3|regs[3][7]~q\ & ( \inst2|rz\(1) & ( (\inst2|rz\(0)) # (\inst3|regs[2][7]~q\) ) ) ) # ( !\inst3|regs[3][7]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[2][7]~q\ & !\inst2|rz\(0)) ) ) ) # ( \inst3|regs[3][7]~q\ & ( !\inst2|rz\(1) 
-- & ( (!\inst2|rz\(0) & (\inst3|regs[0][7]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[1][7]~q\))) ) ) ) # ( !\inst3|regs[3][7]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[0][7]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[1][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][7]~q\,
	datab => \inst3|ALT_INV_regs[2][7]~q\,
	datac => \inst3|ALT_INV_regs[1][7]~q\,
	datad => \inst2|ALT_INV_rz\(0),
	datae => \inst3|ALT_INV_regs[3][7]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux40~0_combout\);

-- Location: FF_X36_Y9_N59
\inst3|regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~8_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][7]~q\);

-- Location: LABCELL_X36_Y9_N42
\inst3|Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux40~2_combout\ = ( \inst3|regs[11][7]~q\ & ( \inst2|rz\(1) & ( (\inst2|rz\(0)) # (\inst3|regs[10][7]~q\) ) ) ) # ( !\inst3|regs[11][7]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[10][7]~q\ & !\inst2|rz\(0)) ) ) ) # ( \inst3|regs[11][7]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[8][7]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[9][7]~q\))) ) ) ) # ( !\inst3|regs[11][7]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[8][7]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[9][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][7]~q\,
	datab => \inst3|ALT_INV_regs[10][7]~q\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_regs[9][7]~q\,
	datae => \inst3|ALT_INV_regs[11][7]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux40~2_combout\);

-- Location: LABCELL_X37_Y9_N3
\inst3|Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux40~3_combout\ = ( \inst3|regs[14][7]~q\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0)) # (\inst3|regs[15][7]~q\) ) ) ) # ( !\inst3|regs[14][7]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[15][7]~q\ & \inst2|rz\(0)) ) ) ) # ( \inst3|regs[14][7]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[12][7]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[13][7]~q\))) ) ) ) # ( !\inst3|regs[14][7]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[12][7]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[13][7]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][7]~q\,
	datab => \inst3|ALT_INV_regs[15][7]~q\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_regs[13][7]~q\,
	datae => \inst3|ALT_INV_regs[14][7]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux40~3_combout\);

-- Location: LABCELL_X36_Y11_N33
\inst3|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux40~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][7]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][7]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][7]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][7]~q\,
	datab => \inst3|ALT_INV_regs[6][7]~q\,
	datac => \inst3|ALT_INV_regs[7][7]~q\,
	datad => \inst3|ALT_INV_regs[5][7]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux40~1_combout\);

-- Location: LABCELL_X36_Y9_N54
\inst3|Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux40~4_combout\ = ( \inst3|Mux40~3_combout\ & ( \inst3|Mux40~1_combout\ & ( ((!\inst2|rz\(3) & (\inst3|Mux40~0_combout\)) # (\inst2|rz\(3) & ((\inst3|Mux40~2_combout\)))) # (\inst2|rz\(2)) ) ) ) # ( !\inst3|Mux40~3_combout\ & ( 
-- \inst3|Mux40~1_combout\ & ( (!\inst2|rz\(3) & (((\inst3|Mux40~0_combout\)) # (\inst2|rz\(2)))) # (\inst2|rz\(3) & (!\inst2|rz\(2) & ((\inst3|Mux40~2_combout\)))) ) ) ) # ( \inst3|Mux40~3_combout\ & ( !\inst3|Mux40~1_combout\ & ( (!\inst2|rz\(3) & 
-- (!\inst2|rz\(2) & (\inst3|Mux40~0_combout\))) # (\inst2|rz\(3) & (((\inst3|Mux40~2_combout\)) # (\inst2|rz\(2)))) ) ) ) # ( !\inst3|Mux40~3_combout\ & ( !\inst3|Mux40~1_combout\ & ( (!\inst2|rz\(2) & ((!\inst2|rz\(3) & (\inst3|Mux40~0_combout\)) # 
-- (\inst2|rz\(3) & ((\inst3|Mux40~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(3),
	datab => \inst2|ALT_INV_rz\(2),
	datac => \inst3|ALT_INV_Mux40~0_combout\,
	datad => \inst3|ALT_INV_Mux40~2_combout\,
	datae => \inst3|ALT_INV_Mux40~3_combout\,
	dataf => \inst3|ALT_INV_Mux40~1_combout\,
	combout => \inst3|Mux40~4_combout\);

-- Location: MLABCELL_X34_Y6_N30
\inst6|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux8~0_combout\ = ( \inst3|Mux24~4_combout\ & ( (\inst3|Mux40~4_combout\) # (\inst7|addrSel[0]~DUPLICATE_q\) ) ) # ( !\inst3|Mux24~4_combout\ & ( (!\inst7|addrSel[0]~DUPLICATE_q\ & \inst3|Mux40~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_Mux40~4_combout\,
	dataf => \inst3|ALT_INV_Mux24~4_combout\,
	combout => \inst6|Mux8~0_combout\);

-- Location: FF_X34_Y6_N31
\inst6|addrOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux8~0_combout\,
	asdata => \inst2|operand\(7),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(7));

-- Location: MLABCELL_X34_Y8_N15
\inst9|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux25~0_combout\ = ( \inst3|Mux41~4_combout\ & ( (\inst3|Mux25~4_combout\) # (\inst7|alu_opsel\(0)) ) ) # ( !\inst3|Mux41~4_combout\ & ( (!\inst7|alu_opsel\(0) & \inst3|Mux25~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_alu_opsel\(0),
	datad => \inst3|ALT_INV_Mux25~4_combout\,
	dataf => \inst3|ALT_INV_Mux41~4_combout\,
	combout => \inst9|Mux25~0_combout\);

-- Location: LABCELL_X33_Y7_N54
\inst9|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux41~0_combout\ = ( \inst9|Add0~33_sumout\ & ( (!\inst7|alu_opsel\(5)) # ((!\inst7|alu_opsel\(4) & (\inst9|Mux9~0_combout\ & \inst9|Mux25~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux25~0_combout\) # (\inst9|Mux9~0_combout\)))) ) ) # ( 
-- !\inst9|Add0~33_sumout\ & ( (\inst7|alu_opsel\(5) & ((!\inst7|alu_opsel\(4) & (\inst9|Mux9~0_combout\ & \inst9|Mux25~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux25~0_combout\) # (\inst9|Mux9~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001111001101110111111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(5),
	datac => \inst9|ALT_INV_Mux9~0_combout\,
	datad => \inst9|ALT_INV_Mux25~0_combout\,
	dataf => \inst9|ALT_INV_Add0~33_sumout\,
	combout => \inst9|Mux41~0_combout\);

-- Location: LABCELL_X33_Y7_N18
\inst9|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux41~1_combout\ = ( \inst9|Mux34~0_combout\ & ( \inst9|Mux34~1_combout\ & ( (((!\inst7|alu_opsel\(6) & \inst9|Mux41~0_combout\)) # (\inst9|Mux25~0_combout\)) # (\inst9|Mux9~0_combout\) ) ) ) # ( !\inst9|Mux34~0_combout\ & ( \inst9|Mux34~1_combout\ 
-- & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux41~0_combout\)) # (\inst9|Mux9~0_combout\) ) ) ) # ( \inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux41~0_combout\)) # (\inst9|Mux25~0_combout\) ) ) ) # ( 
-- !\inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( (!\inst7|alu_opsel\(6) & \inst9|Mux41~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011001111111101011101010111010101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux9~0_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(6),
	datac => \inst9|ALT_INV_Mux41~0_combout\,
	datad => \inst9|ALT_INV_Mux25~0_combout\,
	datae => \inst9|ALT_INV_Mux34~0_combout\,
	dataf => \inst9|ALT_INV_Mux34~1_combout\,
	combout => \inst9|Mux41~1_combout\);

-- Location: FF_X33_Y7_N19
\inst9|result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux41~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(6));

-- Location: FF_X33_Y7_N22
\inst9|alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(6));

-- Location: LABCELL_X37_Y6_N0
\inst3|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux9~0_combout\ = ( \inst3|Mux41~4_combout\ & ( \inst7|rf_sel\(3) & ( (\inst7|rf_sel[1]~DUPLICATE_q\) # (\inst4|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inst3|Mux41~4_combout\ & ( \inst7|rf_sel\(3) & ( 
-- (\inst4|altsyncram_component|auto_generated|q_a\(6) & !\inst7|rf_sel[1]~DUPLICATE_q\) ) ) ) # ( \inst3|Mux41~4_combout\ & ( !\inst7|rf_sel\(3) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst2|operand\(6)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & 
-- (\inst9|alu_result\(6))) ) ) ) # ( !\inst3|Mux41~4_combout\ & ( !\inst7|rf_sel\(3) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst2|operand\(6)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst9|alu_result\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datac => \inst9|ALT_INV_alu_result\(6),
	datad => \inst2|ALT_INV_operand\(6),
	datae => \inst3|ALT_INV_Mux41~4_combout\,
	dataf => \inst7|ALT_INV_rf_sel\(3),
	combout => \inst3|Mux9~0_combout\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LABCELL_X10_Y1_N39
\inst8|sip_r[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sip_r[6]~feeder_combout\ = ( \SW[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[6]~input_o\,
	combout => \inst8|sip_r[6]~feeder_combout\);

-- Location: FF_X10_Y1_N41
\inst8|sip_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sip_r[6]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sip_r\(6));

-- Location: FF_X37_Y6_N2
\inst3|data_input_z[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux9~0_combout\,
	asdata => \inst8|sip_r\(6),
	sclr => \inst3|data_input_z[7]~3_combout\,
	sload => \inst7|rf_sel\(2),
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(6));

-- Location: LABCELL_X37_Y6_N36
\inst3|regs~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~9_combout\ = (!\inst7|ld_r~q\ & ((\inst3|Mux41~4_combout\))) # (\inst7|ld_r~q\ & (\inst3|data_input_z\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_ld_r~q\,
	datac => \inst3|ALT_INV_data_input_z\(6),
	datad => \inst3|ALT_INV_Mux41~4_combout\,
	combout => \inst3|regs~9_combout\);

-- Location: FF_X36_Y7_N52
\inst3|regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~9_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][6]~q\);

-- Location: LABCELL_X40_Y9_N48
\inst3|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~1_combout\ = ( \inst3|regs[9][6]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[5][6]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[13][6]~q\))) ) ) ) # ( !\inst3|regs[9][6]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[5][6]~q\)) 
-- # (\inst2|rx\(3) & ((\inst3|regs[13][6]~q\))) ) ) ) # ( \inst3|regs[9][6]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[1][6]~q\) ) ) ) # ( !\inst3|regs[9][6]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[1][6]~q\ & !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[5][6]~q\,
	datab => \inst3|ALT_INV_regs[1][6]~q\,
	datac => \inst2|ALT_INV_rx\(3),
	datad => \inst3|ALT_INV_regs[13][6]~q\,
	datae => \inst3|ALT_INV_regs[9][6]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux25~1_combout\);

-- Location: LABCELL_X43_Y10_N24
\inst3|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~2_combout\ = ( \inst3|regs[10][6]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[6][6]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[14][6]~q\))) ) ) ) # ( !\inst3|regs[10][6]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- (\inst3|regs[6][6]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[14][6]~q\))) ) ) ) # ( \inst3|regs[10][6]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[2][6]~q\) ) ) ) # ( !\inst3|regs[10][6]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[2][6]~q\ & 
-- !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][6]~q\,
	datab => \inst3|ALT_INV_regs[6][6]~q\,
	datac => \inst3|ALT_INV_regs[14][6]~q\,
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_regs[10][6]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux25~2_combout\);

-- Location: LABCELL_X42_Y9_N12
\inst3|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~0_combout\ = ( \inst3|regs[8][6]~q\ & ( \inst2|rx\(3) & ( (!\inst2|rx\(2)) # (\inst3|regs[12][6]~q\) ) ) ) # ( !\inst3|regs[8][6]~q\ & ( \inst2|rx\(3) & ( (\inst3|regs[12][6]~q\ & \inst2|rx\(2)) ) ) ) # ( \inst3|regs[8][6]~q\ & ( 
-- !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[0][6]~q\))) # (\inst2|rx\(2) & (\inst3|regs[4][6]~q\)) ) ) ) # ( !\inst3|regs[8][6]~q\ & ( !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[0][6]~q\))) # (\inst2|rx\(2) & (\inst3|regs[4][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][6]~q\,
	datab => \inst3|ALT_INV_regs[4][6]~q\,
	datac => \inst2|ALT_INV_rx\(2),
	datad => \inst3|ALT_INV_regs[0][6]~q\,
	datae => \inst3|ALT_INV_regs[8][6]~q\,
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux25~0_combout\);

-- Location: LABCELL_X42_Y10_N18
\inst3|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~3_combout\ = ( \inst2|rx\(3) & ( \inst2|rx\(2) & ( \inst3|regs[15][6]~q\ ) ) ) # ( !\inst2|rx\(3) & ( \inst2|rx\(2) & ( \inst3|regs[7][6]~q\ ) ) ) # ( \inst2|rx\(3) & ( !\inst2|rx\(2) & ( \inst3|regs[11][6]~q\ ) ) ) # ( !\inst2|rx\(3) & ( 
-- !\inst2|rx\(2) & ( \inst3|regs[3][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[11][6]~q\,
	datab => \inst3|ALT_INV_regs[7][6]~q\,
	datac => \inst3|ALT_INV_regs[15][6]~q\,
	datad => \inst3|ALT_INV_regs[3][6]~q\,
	datae => \inst2|ALT_INV_rx\(3),
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux25~3_combout\);

-- Location: LABCELL_X43_Y9_N27
\inst3|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~4_combout\ = ( \inst3|Mux25~0_combout\ & ( \inst3|Mux25~3_combout\ & ( (!\inst2|rx\(0) & ((!\inst2|rx\(1)) # ((\inst3|Mux25~2_combout\)))) # (\inst2|rx\(0) & (((\inst3|Mux25~1_combout\)) # (\inst2|rx\(1)))) ) ) ) # ( !\inst3|Mux25~0_combout\ 
-- & ( \inst3|Mux25~3_combout\ & ( (!\inst2|rx\(0) & (\inst2|rx\(1) & ((\inst3|Mux25~2_combout\)))) # (\inst2|rx\(0) & (((\inst3|Mux25~1_combout\)) # (\inst2|rx\(1)))) ) ) ) # ( \inst3|Mux25~0_combout\ & ( !\inst3|Mux25~3_combout\ & ( (!\inst2|rx\(0) & 
-- ((!\inst2|rx\(1)) # ((\inst3|Mux25~2_combout\)))) # (\inst2|rx\(0) & (!\inst2|rx\(1) & (\inst3|Mux25~1_combout\))) ) ) ) # ( !\inst3|Mux25~0_combout\ & ( !\inst3|Mux25~3_combout\ & ( (!\inst2|rx\(0) & (\inst2|rx\(1) & ((\inst3|Mux25~2_combout\)))) # 
-- (\inst2|rx\(0) & (!\inst2|rx\(1) & (\inst3|Mux25~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst2|ALT_INV_rx\(1),
	datac => \inst3|ALT_INV_Mux25~1_combout\,
	datad => \inst3|ALT_INV_Mux25~2_combout\,
	datae => \inst3|ALT_INV_Mux25~0_combout\,
	dataf => \inst3|ALT_INV_Mux25~3_combout\,
	combout => \inst3|Mux25~4_combout\);

-- Location: MLABCELL_X34_Y6_N54
\inst6|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux9~0_combout\ = ( \inst3|Mux41~4_combout\ & ( (!\inst7|addrSel[0]~DUPLICATE_q\) # (\inst3|Mux25~4_combout\) ) ) # ( !\inst3|Mux41~4_combout\ & ( (\inst7|addrSel[0]~DUPLICATE_q\ & \inst3|Mux25~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_addrSel[0]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_Mux25~4_combout\,
	dataf => \inst3|ALT_INV_Mux41~4_combout\,
	combout => \inst6|Mux9~0_combout\);

-- Location: FF_X34_Y6_N55
\inst6|addrOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux9~0_combout\,
	asdata => \inst2|operand\(6),
	sload => \inst7|addrSel\(1),
	ena => \inst6|addrOut[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(6));

-- Location: LABCELL_X31_Y2_N54
\inst6|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux30~0_combout\ = ( \inst3|Mux30~4_combout\ & ( \inst2|operand\(1) ) ) # ( !\inst3|Mux30~4_combout\ & ( \inst2|operand\(1) & ( \inst7|dataSel\(0) ) ) ) # ( \inst3|Mux30~4_combout\ & ( !\inst2|operand\(1) & ( !\inst7|dataSel\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_dataSel\(0),
	datae => \inst3|ALT_INV_Mux30~4_combout\,
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst6|Mux30~0_combout\);

-- Location: FF_X31_Y2_N56
\inst6|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux30~0_combout\,
	asdata => \inst|out_count\(1),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(1));

-- Location: M10K_X26_Y3_N0
\inst4|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X36_Y7_N9
\inst9|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux15~0_combout\ = ( \inst3|Mux47~4_combout\ & ( \inst3|Mux31~4_combout\ & ( ((!\inst7|alu_opsel\(2)) # (\inst2|operand\(0))) # (\inst7|alu_opsel\(3)) ) ) ) # ( !\inst3|Mux47~4_combout\ & ( \inst3|Mux31~4_combout\ & ( (!\inst7|alu_opsel\(2)) # 
-- ((!\inst7|alu_opsel\(3) & \inst2|operand\(0))) ) ) ) # ( \inst3|Mux47~4_combout\ & ( !\inst3|Mux31~4_combout\ & ( ((\inst7|alu_opsel\(2) & \inst2|operand\(0))) # (\inst7|alu_opsel\(3)) ) ) ) # ( !\inst3|Mux47~4_combout\ & ( !\inst3|Mux31~4_combout\ & ( 
-- (!\inst7|alu_opsel\(3) & (\inst7|alu_opsel\(2) & \inst2|operand\(0))) # (\inst7|alu_opsel\(3) & (!\inst7|alu_opsel\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011001000110010101110101011111001110110011101101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(3),
	datab => \inst7|ALT_INV_alu_opsel\(2),
	datac => \inst2|ALT_INV_operand\(0),
	datae => \inst3|ALT_INV_Mux47~4_combout\,
	dataf => \inst3|ALT_INV_Mux31~4_combout\,
	combout => \inst9|Mux15~0_combout\);

-- Location: MLABCELL_X34_Y8_N30
\inst9|Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~66_cout\ = CARRY(( \inst7|alu_opsel\(4) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_alu_opsel\(4),
	cin => GND,
	cout => \inst9|Add0~66_cout\);

-- Location: MLABCELL_X34_Y8_N33
\inst9|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~53_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux15~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux31~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux47~4_combout\))) ) + ( \inst9|Add0~66_cout\ ))
-- \inst9|Add0~54\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux15~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux31~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux47~4_combout\))) ) + ( \inst9|Add0~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux31~4_combout\,
	datad => \inst9|ALT_INV_Mux15~0_combout\,
	dataf => \inst3|ALT_INV_Mux47~4_combout\,
	cin => \inst9|Add0~66_cout\,
	sumout => \inst9|Add0~53_sumout\,
	cout => \inst9|Add0~54\);

-- Location: MLABCELL_X39_Y7_N36
\inst9|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux31~0_combout\ = ( \inst3|Mux31~4_combout\ & ( (!\inst7|alu_opsel\(0)) # (\inst3|Mux47~4_combout\) ) ) # ( !\inst3|Mux31~4_combout\ & ( (\inst3|Mux47~4_combout\ & \inst7|alu_opsel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux47~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst3|ALT_INV_Mux31~4_combout\,
	combout => \inst9|Mux31~0_combout\);

-- Location: LABCELL_X33_Y7_N12
\inst9|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux47~0_combout\ = ( \inst9|Mux31~0_combout\ & ( (!\inst7|alu_opsel\(5) & (((\inst9|Add0~53_sumout\)))) # (\inst7|alu_opsel\(5) & (((\inst9|Mux15~0_combout\)) # (\inst7|alu_opsel\(4)))) ) ) # ( !\inst9|Mux31~0_combout\ & ( (!\inst7|alu_opsel\(5) & 
-- (((\inst9|Add0~53_sumout\)))) # (\inst7|alu_opsel\(5) & (\inst7|alu_opsel\(4) & (\inst9|Mux15~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(5),
	datac => \inst9|ALT_INV_Mux15~0_combout\,
	datad => \inst9|ALT_INV_Add0~53_sumout\,
	dataf => \inst9|ALT_INV_Mux31~0_combout\,
	combout => \inst9|Mux47~0_combout\);

-- Location: LABCELL_X33_Y7_N36
\inst9|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux47~1_combout\ = ( \inst9|Mux34~0_combout\ & ( \inst9|Mux34~1_combout\ & ( (((\inst9|Mux47~0_combout\ & !\inst7|alu_opsel\(6))) # (\inst9|Mux31~0_combout\)) # (\inst9|Mux15~0_combout\) ) ) ) # ( !\inst9|Mux34~0_combout\ & ( 
-- \inst9|Mux34~1_combout\ & ( ((\inst9|Mux47~0_combout\ & !\inst7|alu_opsel\(6))) # (\inst9|Mux15~0_combout\) ) ) ) # ( \inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( ((\inst9|Mux47~0_combout\ & !\inst7|alu_opsel\(6))) # (\inst9|Mux31~0_combout\) 
-- ) ) ) # ( !\inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( (\inst9|Mux47~0_combout\ & !\inst7|alu_opsel\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001111110000111101110111010101010111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux15~0_combout\,
	datab => \inst9|ALT_INV_Mux47~0_combout\,
	datac => \inst9|ALT_INV_Mux31~0_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(6),
	datae => \inst9|ALT_INV_Mux34~0_combout\,
	dataf => \inst9|ALT_INV_Mux34~1_combout\,
	combout => \inst9|Mux47~1_combout\);

-- Location: FF_X33_Y7_N37
\inst9|result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux47~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(0));

-- Location: LABCELL_X37_Y7_N12
\inst9|alu_result[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|alu_result[0]~feeder_combout\ = ( \inst9|result\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst9|ALT_INV_result\(0),
	combout => \inst9|alu_result[0]~feeder_combout\);

-- Location: FF_X37_Y7_N13
\inst9|alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|alu_result[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(0));

-- Location: LABCELL_X37_Y6_N6
\inst3|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux15~0_combout\ = ( \inst2|operand\(0) & ( \inst9|alu_result\(0) & ( (!\inst7|rf_sel\(3)) # ((!\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst4|altsyncram_component|auto_generated|q_a\(0))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst3|Mux47~4_combout\)))) ) 
-- ) ) # ( !\inst2|operand\(0) & ( \inst9|alu_result\(0) & ( (!\inst7|rf_sel\(3) & (((\inst7|rf_sel[1]~DUPLICATE_q\)))) # (\inst7|rf_sel\(3) & ((!\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst4|altsyncram_component|auto_generated|q_a\(0))) # 
-- (\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst3|Mux47~4_combout\))))) ) ) ) # ( \inst2|operand\(0) & ( !\inst9|alu_result\(0) & ( (!\inst7|rf_sel\(3) & (((!\inst7|rf_sel[1]~DUPLICATE_q\)))) # (\inst7|rf_sel\(3) & ((!\inst7|rf_sel[1]~DUPLICATE_q\ & 
-- (\inst4|altsyncram_component|auto_generated|q_a\(0))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst3|Mux47~4_combout\))))) ) ) ) # ( !\inst2|operand\(0) & ( !\inst9|alu_result\(0) & ( (\inst7|rf_sel\(3) & ((!\inst7|rf_sel[1]~DUPLICATE_q\ & 
-- (\inst4|altsyncram_component|auto_generated|q_a\(0))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst3|Mux47~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \inst3|ALT_INV_Mux47~4_combout\,
	datac => \inst7|ALT_INV_rf_sel\(3),
	datad => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst9|ALT_INV_alu_result\(0),
	combout => \inst3|Mux15~0_combout\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: FF_X12_Y2_N32
\inst8|sip_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[0]~input_o\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sip_r\(0));

-- Location: FF_X37_Y6_N8
\inst3|data_input_z[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux15~0_combout\,
	asdata => \inst8|sip_r\(0),
	sclr => \inst3|data_input_z[7]~3_combout\,
	sload => \inst7|rf_sel\(2),
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(0));

-- Location: LABCELL_X37_Y6_N57
\inst3|regs~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~15_combout\ = (!\inst7|ld_r~q\ & ((\inst3|Mux47~4_combout\))) # (\inst7|ld_r~q\ & (\inst3|data_input_z\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_ld_r~q\,
	datac => \inst3|ALT_INV_data_input_z\(0),
	datad => \inst3|ALT_INV_Mux47~4_combout\,
	combout => \inst3|regs~15_combout\);

-- Location: FF_X39_Y9_N56
\inst3|regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][0]~q\);

-- Location: FF_X39_Y9_N20
\inst3|regs[0][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~15_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][0]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y9_N24
\inst3|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~0_combout\ = ( \inst3|regs[8][0]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & ((\inst3|regs[4][0]~q\))) # (\inst2|rx\(3) & (\inst3|regs[12][0]~q\)) ) ) ) # ( !\inst3|regs[8][0]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- ((\inst3|regs[4][0]~q\))) # (\inst2|rx\(3) & (\inst3|regs[12][0]~q\)) ) ) ) # ( \inst3|regs[8][0]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[0][0]~DUPLICATE_q\) ) ) ) # ( !\inst3|regs[8][0]~q\ & ( !\inst2|rx\(2) & ( 
-- (\inst3|regs[0][0]~DUPLICATE_q\ & !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][0]~q\,
	datab => \inst3|ALT_INV_regs[4][0]~q\,
	datac => \inst3|ALT_INV_regs[0][0]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_regs[8][0]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux31~0_combout\);

-- Location: LABCELL_X37_Y7_N54
\inst3|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~3_combout\ = ( \inst2|rx\(3) & ( \inst2|rx\(2) & ( \inst3|regs[15][0]~q\ ) ) ) # ( !\inst2|rx\(3) & ( \inst2|rx\(2) & ( \inst3|regs[7][0]~q\ ) ) ) # ( \inst2|rx\(3) & ( !\inst2|rx\(2) & ( \inst3|regs[11][0]~q\ ) ) ) # ( !\inst2|rx\(3) & ( 
-- !\inst2|rx\(2) & ( \inst3|regs[3][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[11][0]~q\,
	datab => \inst3|ALT_INV_regs[15][0]~q\,
	datac => \inst3|ALT_INV_regs[7][0]~q\,
	datad => \inst3|ALT_INV_regs[3][0]~q\,
	datae => \inst2|ALT_INV_rx\(3),
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux31~3_combout\);

-- Location: MLABCELL_X39_Y8_N24
\inst3|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~2_combout\ = ( \inst3|regs[10][0]~q\ & ( \inst2|rx\(3) & ( (!\inst2|rx\(2)) # (\inst3|regs[14][0]~q\) ) ) ) # ( !\inst3|regs[10][0]~q\ & ( \inst2|rx\(3) & ( (\inst3|regs[14][0]~q\ & \inst2|rx\(2)) ) ) ) # ( \inst3|regs[10][0]~q\ & ( 
-- !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[2][0]~q\))) # (\inst2|rx\(2) & (\inst3|regs[6][0]~q\)) ) ) ) # ( !\inst3|regs[10][0]~q\ & ( !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[2][0]~q\))) # (\inst2|rx\(2) & (\inst3|regs[6][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[6][0]~q\,
	datab => \inst3|ALT_INV_regs[14][0]~q\,
	datac => \inst2|ALT_INV_rx\(2),
	datad => \inst3|ALT_INV_regs[2][0]~q\,
	datae => \inst3|ALT_INV_regs[10][0]~q\,
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux31~2_combout\);

-- Location: MLABCELL_X39_Y10_N24
\inst3|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~1_combout\ = ( \inst3|regs[9][0]~q\ & ( \inst2|rx\(3) & ( (!\inst2|rx\(2)) # (\inst3|regs[13][0]~q\) ) ) ) # ( !\inst3|regs[9][0]~q\ & ( \inst2|rx\(3) & ( (\inst2|rx\(2) & \inst3|regs[13][0]~q\) ) ) ) # ( \inst3|regs[9][0]~q\ & ( 
-- !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[1][0]~q\))) # (\inst2|rx\(2) & (\inst3|regs[5][0]~q\)) ) ) ) # ( !\inst3|regs[9][0]~q\ & ( !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[1][0]~q\))) # (\inst2|rx\(2) & (\inst3|regs[5][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[5][0]~q\,
	datab => \inst2|ALT_INV_rx\(2),
	datac => \inst3|ALT_INV_regs[13][0]~q\,
	datad => \inst3|ALT_INV_regs[1][0]~q\,
	datae => \inst3|ALT_INV_regs[9][0]~q\,
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux31~1_combout\);

-- Location: MLABCELL_X39_Y7_N9
\inst3|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~4_combout\ = ( \inst3|Mux31~2_combout\ & ( \inst3|Mux31~1_combout\ & ( (!\inst2|rx\(1) & (((\inst3|Mux31~0_combout\)) # (\inst2|rx\(0)))) # (\inst2|rx\(1) & ((!\inst2|rx\(0)) # ((\inst3|Mux31~3_combout\)))) ) ) ) # ( !\inst3|Mux31~2_combout\ 
-- & ( \inst3|Mux31~1_combout\ & ( (!\inst2|rx\(1) & (((\inst3|Mux31~0_combout\)) # (\inst2|rx\(0)))) # (\inst2|rx\(1) & (\inst2|rx\(0) & ((\inst3|Mux31~3_combout\)))) ) ) ) # ( \inst3|Mux31~2_combout\ & ( !\inst3|Mux31~1_combout\ & ( (!\inst2|rx\(1) & 
-- (!\inst2|rx\(0) & (\inst3|Mux31~0_combout\))) # (\inst2|rx\(1) & ((!\inst2|rx\(0)) # ((\inst3|Mux31~3_combout\)))) ) ) ) # ( !\inst3|Mux31~2_combout\ & ( !\inst3|Mux31~1_combout\ & ( (!\inst2|rx\(1) & (!\inst2|rx\(0) & (\inst3|Mux31~0_combout\))) # 
-- (\inst2|rx\(1) & (\inst2|rx\(0) & ((\inst3|Mux31~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(1),
	datab => \inst2|ALT_INV_rx\(0),
	datac => \inst3|ALT_INV_Mux31~0_combout\,
	datad => \inst3|ALT_INV_Mux31~3_combout\,
	datae => \inst3|ALT_INV_Mux31~2_combout\,
	dataf => \inst3|ALT_INV_Mux31~1_combout\,
	combout => \inst3|Mux31~4_combout\);

-- Location: MLABCELL_X34_Y8_N36
\inst9|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~49_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux14~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux30~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux46~4_combout\))) ) + ( \inst9|Add0~54\ ))
-- \inst9|Add0~50\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux14~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux30~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux46~4_combout\))) ) + ( \inst9|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux30~4_combout\,
	datad => \inst9|ALT_INV_Mux14~0_combout\,
	dataf => \inst3|ALT_INV_Mux46~4_combout\,
	cin => \inst9|Add0~54\,
	sumout => \inst9|Add0~49_sumout\,
	cout => \inst9|Add0~50\);

-- Location: LABCELL_X35_Y6_N3
\inst9|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux46~0_combout\ = ( \inst9|Add0~49_sumout\ & ( (!\inst7|alu_opsel\(5)) # ((!\inst9|Mux30~0_combout\ & (\inst7|alu_opsel\(4) & \inst9|Mux14~0_combout\)) # (\inst9|Mux30~0_combout\ & ((\inst9|Mux14~0_combout\) # (\inst7|alu_opsel\(4))))) ) ) # ( 
-- !\inst9|Add0~49_sumout\ & ( (\inst7|alu_opsel\(5) & ((!\inst9|Mux30~0_combout\ & (\inst7|alu_opsel\(4) & \inst9|Mux14~0_combout\)) # (\inst9|Mux30~0_combout\ & ((\inst9|Mux14~0_combout\) # (\inst7|alu_opsel\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000010000011111110001111101111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux30~0_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(4),
	datac => \inst7|ALT_INV_alu_opsel\(5),
	datad => \inst9|ALT_INV_Mux14~0_combout\,
	dataf => \inst9|ALT_INV_Add0~49_sumout\,
	combout => \inst9|Mux46~0_combout\);

-- Location: LABCELL_X35_Y6_N36
\inst9|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux46~1_combout\ = ( \inst9|Mux34~0_combout\ & ( \inst9|Mux34~1_combout\ & ( (((!\inst7|alu_opsel\(6) & \inst9|Mux46~0_combout\)) # (\inst9|Mux30~0_combout\)) # (\inst9|Mux14~0_combout\) ) ) ) # ( !\inst9|Mux34~0_combout\ & ( 
-- \inst9|Mux34~1_combout\ & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux46~0_combout\)) # (\inst9|Mux14~0_combout\) ) ) ) # ( \inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux46~0_combout\)) # (\inst9|Mux30~0_combout\) 
-- ) ) ) # ( !\inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( (!\inst7|alu_opsel\(6) & \inst9|Mux46~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010101111111100111011001110110011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(6),
	datab => \inst9|ALT_INV_Mux14~0_combout\,
	datac => \inst9|ALT_INV_Mux46~0_combout\,
	datad => \inst9|ALT_INV_Mux30~0_combout\,
	datae => \inst9|ALT_INV_Mux34~0_combout\,
	dataf => \inst9|ALT_INV_Mux34~1_combout\,
	combout => \inst9|Mux46~1_combout\);

-- Location: FF_X35_Y6_N37
\inst9|result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux46~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(1));

-- Location: FF_X46_Y7_N37
\inst9|alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(1));

-- Location: LABCELL_X37_Y6_N24
\inst3|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux14~0_combout\ = ( \inst3|Mux46~4_combout\ & ( \inst7|rf_sel\(3) & ( (\inst4|altsyncram_component|auto_generated|q_a\(1)) # (\inst7|rf_sel[1]~DUPLICATE_q\) ) ) ) # ( !\inst3|Mux46~4_combout\ & ( \inst7|rf_sel\(3) & ( 
-- (!\inst7|rf_sel[1]~DUPLICATE_q\ & \inst4|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( \inst3|Mux46~4_combout\ & ( !\inst7|rf_sel\(3) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst2|operand\(1)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & 
-- (\inst9|alu_result\(1))) ) ) ) # ( !\inst3|Mux46~4_combout\ & ( !\inst7|rf_sel\(3) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst2|operand\(1)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst9|alu_result\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_alu_result\(1),
	datab => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_operand\(1),
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \inst3|ALT_INV_Mux46~4_combout\,
	dataf => \inst7|ALT_INV_rf_sel\(3),
	combout => \inst3|Mux14~0_combout\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LABCELL_X12_Y2_N39
\inst8|sip_r[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sip_r[1]~feeder_combout\ = ( \SW[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \inst8|sip_r[1]~feeder_combout\);

-- Location: FF_X12_Y2_N41
\inst8|sip_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sip_r[1]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sip_r\(1));

-- Location: FF_X37_Y6_N25
\inst3|data_input_z[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux14~0_combout\,
	asdata => \inst8|sip_r\(1),
	sclr => \inst3|data_input_z[7]~3_combout\,
	sload => \inst7|rf_sel\(2),
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(1));

-- Location: LABCELL_X37_Y6_N42
\inst3|regs~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~14_combout\ = ( \inst3|data_input_z\(1) & ( (\inst3|Mux46~4_combout\) # (\inst7|ld_r~q\) ) ) # ( !\inst3|data_input_z\(1) & ( (!\inst7|ld_r~q\ & \inst3|Mux46~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_ld_r~q\,
	datac => \inst3|ALT_INV_Mux46~4_combout\,
	dataf => \inst3|ALT_INV_data_input_z\(1),
	combout => \inst3|regs~14_combout\);

-- Location: FF_X37_Y10_N26
\inst3|regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][1]~q\);

-- Location: FF_X37_Y10_N14
\inst3|regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][1]~q\);

-- Location: FF_X37_Y6_N44
\inst3|regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][1]~q\);

-- Location: FF_X37_Y10_N32
\inst3|regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][1]~q\);

-- Location: LABCELL_X37_Y10_N30
\inst3|Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux46~3_combout\ = ( \inst3|regs[14][1]~q\ & ( \inst2|rz\(0) & ( (!\inst2|rz\(1) & (\inst3|regs[13][1]~q\)) # (\inst2|rz\(1) & ((\inst3|regs[15][1]~q\))) ) ) ) # ( !\inst3|regs[14][1]~q\ & ( \inst2|rz\(0) & ( (!\inst2|rz\(1) & 
-- (\inst3|regs[13][1]~q\)) # (\inst2|rz\(1) & ((\inst3|regs[15][1]~q\))) ) ) ) # ( \inst3|regs[14][1]~q\ & ( !\inst2|rz\(0) & ( (\inst2|rz\(1)) # (\inst3|regs[12][1]~q\) ) ) ) # ( !\inst3|regs[14][1]~q\ & ( !\inst2|rz\(0) & ( (\inst3|regs[12][1]~q\ & 
-- !\inst2|rz\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][1]~q\,
	datab => \inst3|ALT_INV_regs[13][1]~q\,
	datac => \inst3|ALT_INV_regs[15][1]~q\,
	datad => \inst2|ALT_INV_rz\(1),
	datae => \inst3|ALT_INV_regs[14][1]~q\,
	dataf => \inst2|ALT_INV_rz\(0),
	combout => \inst3|Mux46~3_combout\);

-- Location: FF_X40_Y8_N7
\inst3|regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][1]~q\);

-- Location: FF_X37_Y8_N25
\inst3|regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][1]~q\);

-- Location: FF_X37_Y8_N31
\inst3|regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][1]~q\);

-- Location: FF_X37_Y8_N41
\inst3|regs[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][1]~q\);

-- Location: LABCELL_X37_Y8_N30
\inst3|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux46~0_combout\ = ( \inst3|regs[3][1]~q\ & ( \inst3|regs[0][1]~q\ & ( (!\inst2|rz\(0) & (((!\inst2|rz\(1)) # (\inst3|regs[2][1]~q\)))) # (\inst2|rz\(0) & (((\inst2|rz\(1))) # (\inst3|regs[1][1]~q\))) ) ) ) # ( !\inst3|regs[3][1]~q\ & ( 
-- \inst3|regs[0][1]~q\ & ( (!\inst2|rz\(0) & (((!\inst2|rz\(1)) # (\inst3|regs[2][1]~q\)))) # (\inst2|rz\(0) & (\inst3|regs[1][1]~q\ & (!\inst2|rz\(1)))) ) ) ) # ( \inst3|regs[3][1]~q\ & ( !\inst3|regs[0][1]~q\ & ( (!\inst2|rz\(0) & (((\inst2|rz\(1) & 
-- \inst3|regs[2][1]~q\)))) # (\inst2|rz\(0) & (((\inst2|rz\(1))) # (\inst3|regs[1][1]~q\))) ) ) ) # ( !\inst3|regs[3][1]~q\ & ( !\inst3|regs[0][1]~q\ & ( (!\inst2|rz\(0) & (((\inst2|rz\(1) & \inst3|regs[2][1]~q\)))) # (\inst2|rz\(0) & (\inst3|regs[1][1]~q\ 
-- & (!\inst2|rz\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst3|ALT_INV_regs[1][1]~q\,
	datac => \inst2|ALT_INV_rz\(1),
	datad => \inst3|ALT_INV_regs[2][1]~q\,
	datae => \inst3|ALT_INV_regs[3][1]~q\,
	dataf => \inst3|ALT_INV_regs[0][1]~q\,
	combout => \inst3|Mux46~0_combout\);

-- Location: FF_X36_Y8_N38
\inst3|regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][1]~q\);

-- Location: FF_X36_Y8_N47
\inst3|regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][1]~q\);

-- Location: FF_X35_Y9_N46
\inst3|regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][1]~q\);

-- Location: FF_X36_Y8_N14
\inst3|regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][1]~q\);

-- Location: LABCELL_X36_Y8_N54
\inst3|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux46~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][1]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][1]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][1]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[6][1]~q\,
	datab => \inst3|ALT_INV_regs[7][1]~q\,
	datac => \inst3|ALT_INV_regs[4][1]~q\,
	datad => \inst3|ALT_INV_regs[5][1]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux46~1_combout\);

-- Location: FF_X36_Y10_N44
\inst3|regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][1]~q\);

-- Location: FF_X42_Y10_N37
\inst3|regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][1]~q\);

-- Location: FF_X36_Y10_N38
\inst3|regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][1]~q\);

-- Location: FF_X36_Y10_N13
\inst3|regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~14_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][1]~q\);

-- Location: LABCELL_X36_Y10_N36
\inst3|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux46~2_combout\ = ( \inst3|regs[11][1]~q\ & ( \inst3|regs[9][1]~q\ & ( ((!\inst2|rz\(1) & ((\inst3|regs[8][1]~q\))) # (\inst2|rz\(1) & (\inst3|regs[10][1]~q\))) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|regs[11][1]~q\ & ( \inst3|regs[9][1]~q\ & ( 
-- (!\inst2|rz\(0) & ((!\inst2|rz\(1) & ((\inst3|regs[8][1]~q\))) # (\inst2|rz\(1) & (\inst3|regs[10][1]~q\)))) # (\inst2|rz\(0) & (((!\inst2|rz\(1))))) ) ) ) # ( \inst3|regs[11][1]~q\ & ( !\inst3|regs[9][1]~q\ & ( (!\inst2|rz\(0) & ((!\inst2|rz\(1) & 
-- ((\inst3|regs[8][1]~q\))) # (\inst2|rz\(1) & (\inst3|regs[10][1]~q\)))) # (\inst2|rz\(0) & (((\inst2|rz\(1))))) ) ) ) # ( !\inst3|regs[11][1]~q\ & ( !\inst3|regs[9][1]~q\ & ( (!\inst2|rz\(0) & ((!\inst2|rz\(1) & ((\inst3|regs[8][1]~q\))) # (\inst2|rz\(1) 
-- & (\inst3|regs[10][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst3|ALT_INV_regs[10][1]~q\,
	datac => \inst3|ALT_INV_regs[8][1]~q\,
	datad => \inst2|ALT_INV_rz\(1),
	datae => \inst3|ALT_INV_regs[11][1]~q\,
	dataf => \inst3|ALT_INV_regs[9][1]~q\,
	combout => \inst3|Mux46~2_combout\);

-- Location: LABCELL_X37_Y8_N18
\inst3|Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux46~4_combout\ = ( \inst3|Mux46~1_combout\ & ( \inst3|Mux46~2_combout\ & ( (!\inst2|rz\(2) & (((\inst3|Mux46~0_combout\)) # (\inst2|rz\(3)))) # (\inst2|rz\(2) & ((!\inst2|rz\(3)) # ((\inst3|Mux46~3_combout\)))) ) ) ) # ( !\inst3|Mux46~1_combout\ 
-- & ( \inst3|Mux46~2_combout\ & ( (!\inst2|rz\(2) & (((\inst3|Mux46~0_combout\)) # (\inst2|rz\(3)))) # (\inst2|rz\(2) & (\inst2|rz\(3) & (\inst3|Mux46~3_combout\))) ) ) ) # ( \inst3|Mux46~1_combout\ & ( !\inst3|Mux46~2_combout\ & ( (!\inst2|rz\(2) & 
-- (!\inst2|rz\(3) & ((\inst3|Mux46~0_combout\)))) # (\inst2|rz\(2) & ((!\inst2|rz\(3)) # ((\inst3|Mux46~3_combout\)))) ) ) ) # ( !\inst3|Mux46~1_combout\ & ( !\inst3|Mux46~2_combout\ & ( (!\inst2|rz\(2) & (!\inst2|rz\(3) & ((\inst3|Mux46~0_combout\)))) # 
-- (\inst2|rz\(2) & (\inst2|rz\(3) & (\inst3|Mux46~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(2),
	datab => \inst2|ALT_INV_rz\(3),
	datac => \inst3|ALT_INV_Mux46~3_combout\,
	datad => \inst3|ALT_INV_Mux46~0_combout\,
	datae => \inst3|ALT_INV_Mux46~1_combout\,
	dataf => \inst3|ALT_INV_Mux46~2_combout\,
	combout => \inst3|Mux46~4_combout\);

-- Location: LABCELL_X35_Y6_N21
\inst9|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux14~0_combout\ = ( \inst3|Mux30~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # ((\inst2|operand\(1))))) # (\inst7|alu_opsel\(3) & (\inst7|alu_opsel\(2) & (\inst3|Mux46~4_combout\))) ) ) # ( !\inst3|Mux30~4_combout\ & ( 
-- (\inst7|alu_opsel\(2) & ((!\inst7|alu_opsel\(3) & ((\inst2|operand\(1)))) # (\inst7|alu_opsel\(3) & (\inst3|Mux46~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001110001001101010111000100110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(3),
	datab => \inst7|ALT_INV_alu_opsel\(2),
	datac => \inst3|ALT_INV_Mux46~4_combout\,
	datad => \inst2|ALT_INV_operand\(1),
	dataf => \inst3|ALT_INV_Mux30~4_combout\,
	combout => \inst9|Mux14~0_combout\);

-- Location: MLABCELL_X34_Y8_N39
\inst9|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~5_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux13~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux29~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux45~4_combout\))) ) + ( \inst9|Add0~50\ ))
-- \inst9|Add0~6\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux13~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux29~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux45~4_combout\))) ) + ( \inst9|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux29~4_combout\,
	datad => \inst9|ALT_INV_Mux13~0_combout\,
	dataf => \inst3|ALT_INV_Mux45~4_combout\,
	cin => \inst9|Add0~50\,
	sumout => \inst9|Add0~5_sumout\,
	cout => \inst9|Add0~6\);

-- Location: LABCELL_X35_Y6_N12
\inst9|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux45~0_combout\ = ( \inst9|Mux29~0_combout\ & ( (!\inst7|alu_opsel\(5) & (((\inst9|Add0~5_sumout\)))) # (\inst7|alu_opsel\(5) & (((\inst7|alu_opsel\(4))) # (\inst9|Mux13~0_combout\))) ) ) # ( !\inst9|Mux29~0_combout\ & ( (!\inst7|alu_opsel\(5) & 
-- (((\inst9|Add0~5_sumout\)))) # (\inst7|alu_opsel\(5) & (\inst9|Mux13~0_combout\ & ((\inst7|alu_opsel\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux13~0_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(5),
	datac => \inst9|ALT_INV_Add0~5_sumout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	dataf => \inst9|ALT_INV_Mux29~0_combout\,
	combout => \inst9|Mux45~0_combout\);

-- Location: LABCELL_X35_Y6_N24
\inst9|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux45~1_combout\ = ( \inst9|Mux34~0_combout\ & ( \inst9|Mux34~1_combout\ & ( (((!\inst7|alu_opsel\(6) & \inst9|Mux45~0_combout\)) # (\inst9|Mux13~0_combout\)) # (\inst9|Mux29~0_combout\) ) ) ) # ( !\inst9|Mux34~0_combout\ & ( 
-- \inst9|Mux34~1_combout\ & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux45~0_combout\)) # (\inst9|Mux13~0_combout\) ) ) ) # ( \inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux45~0_combout\)) # (\inst9|Mux29~0_combout\) 
-- ) ) ) # ( !\inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( (!\inst7|alu_opsel\(6) & \inst9|Mux45~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001100111011101100001111101011110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(6),
	datab => \inst9|ALT_INV_Mux29~0_combout\,
	datac => \inst9|ALT_INV_Mux13~0_combout\,
	datad => \inst9|ALT_INV_Mux45~0_combout\,
	datae => \inst9|ALT_INV_Mux34~0_combout\,
	dataf => \inst9|ALT_INV_Mux34~1_combout\,
	combout => \inst9|Mux45~1_combout\);

-- Location: FF_X35_Y6_N25
\inst9|result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux45~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(2));

-- Location: FF_X35_Y6_N28
\inst9|alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(2));

-- Location: LABCELL_X31_Y2_N39
\inst6|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux29~0_combout\ = (!\inst7|dataSel\(0) & (\inst3|Mux29~4_combout\)) # (\inst7|dataSel\(0) & ((\inst2|operand\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_dataSel\(0),
	datac => \inst3|ALT_INV_Mux29~4_combout\,
	datad => \inst2|ALT_INV_operand\(2),
	combout => \inst6|Mux29~0_combout\);

-- Location: FF_X31_Y2_N41
\inst6|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux29~0_combout\,
	asdata => \inst|out_count\(2),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(2));

-- Location: LABCELL_X31_Y2_N36
\inst6|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux28~0_combout\ = (!\inst7|dataSel\(0) & (\inst3|Mux28~4_combout\)) # (\inst7|dataSel\(0) & ((\inst2|operand\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_dataSel\(0),
	datab => \inst3|ALT_INV_Mux28~4_combout\,
	datac => \inst2|ALT_INV_operand\(3),
	combout => \inst6|Mux28~0_combout\);

-- Location: FF_X31_Y2_N38
\inst6|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux28~0_combout\,
	asdata => \inst|out_count\(3),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(3));

-- Location: M10K_X26_Y2_N0
\inst4|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y6_N18
\inst3|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux13~0_combout\ = ( \inst3|Mux45~4_combout\ & ( \inst7|rf_sel\(3) & ( (\inst4|altsyncram_component|auto_generated|q_a\(2)) # (\inst7|rf_sel[1]~DUPLICATE_q\) ) ) ) # ( !\inst3|Mux45~4_combout\ & ( \inst7|rf_sel\(3) & ( 
-- (!\inst7|rf_sel[1]~DUPLICATE_q\ & \inst4|altsyncram_component|auto_generated|q_a\(2)) ) ) ) # ( \inst3|Mux45~4_combout\ & ( !\inst7|rf_sel\(3) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst2|operand\(2)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & 
-- (\inst9|alu_result\(2))) ) ) ) # ( !\inst3|Mux45~4_combout\ & ( !\inst7|rf_sel\(3) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst2|operand\(2)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst9|alu_result\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_alu_result\(2),
	datab => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_operand\(2),
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \inst3|ALT_INV_Mux45~4_combout\,
	dataf => \inst7|ALT_INV_rf_sel\(3),
	combout => \inst3|Mux13~0_combout\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LABCELL_X10_Y1_N33
\inst8|sip_r[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sip_r[2]~feeder_combout\ = ( \SW[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \inst8|sip_r[2]~feeder_combout\);

-- Location: FF_X10_Y1_N35
\inst8|sip_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sip_r[2]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sip_r\(2));

-- Location: FF_X37_Y6_N19
\inst3|data_input_z[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux13~0_combout\,
	asdata => \inst8|sip_r\(2),
	sclr => \inst3|data_input_z[7]~3_combout\,
	sload => \inst7|rf_sel\(2),
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(2));

-- Location: LABCELL_X37_Y6_N45
\inst3|regs~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~13_combout\ = ( \inst3|data_input_z\(2) & ( (\inst3|Mux45~4_combout\) # (\inst7|ld_r~q\) ) ) # ( !\inst3|data_input_z\(2) & ( (!\inst7|ld_r~q\ & \inst3|Mux45~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_ld_r~q\,
	datac => \inst3|ALT_INV_Mux45~4_combout\,
	dataf => \inst3|ALT_INV_data_input_z\(2),
	combout => \inst3|regs~13_combout\);

-- Location: LABCELL_X35_Y9_N24
\inst3|regs[4][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[4][2]~feeder_combout\ = ( \inst3|regs~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~13_combout\,
	combout => \inst3|regs[4][2]~feeder_combout\);

-- Location: FF_X35_Y9_N25
\inst3|regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[4][2]~feeder_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][2]~q\);

-- Location: FF_X39_Y9_N23
\inst3|regs[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~13_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][2]~q\);

-- Location: FF_X39_Y9_N49
\inst3|regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~13_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][2]~q\);

-- Location: FF_X39_Y9_N43
\inst3|regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~13_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][2]~q\);

-- Location: MLABCELL_X39_Y9_N42
\inst3|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux45~0_combout\ = ( \inst3|regs[12][2]~q\ & ( \inst2|rz\(2) & ( (\inst2|rz\(3)) # (\inst3|regs[4][2]~q\) ) ) ) # ( !\inst3|regs[12][2]~q\ & ( \inst2|rz\(2) & ( (\inst3|regs[4][2]~q\ & !\inst2|rz\(3)) ) ) ) # ( \inst3|regs[12][2]~q\ & ( 
-- !\inst2|rz\(2) & ( (!\inst2|rz\(3) & (\inst3|regs[0][2]~q\)) # (\inst2|rz\(3) & ((\inst3|regs[8][2]~q\))) ) ) ) # ( !\inst3|regs[12][2]~q\ & ( !\inst2|rz\(2) & ( (!\inst2|rz\(3) & (\inst3|regs[0][2]~q\)) # (\inst2|rz\(3) & ((\inst3|regs[8][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][2]~q\,
	datab => \inst2|ALT_INV_rz\(3),
	datac => \inst3|ALT_INV_regs[0][2]~q\,
	datad => \inst3|ALT_INV_regs[8][2]~q\,
	datae => \inst3|ALT_INV_regs[12][2]~q\,
	dataf => \inst2|ALT_INV_rz\(2),
	combout => \inst3|Mux45~0_combout\);

-- Location: FF_X37_Y8_N58
\inst3|regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~13_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][2]~q\);

-- Location: FF_X39_Y8_N2
\inst3|regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~13_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][2]~q\);

-- Location: FF_X39_Y8_N55
\inst3|regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~13_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][2]~q\);

-- Location: FF_X39_Y8_N53
\inst3|regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~13_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][2]~q\);

-- Location: MLABCELL_X39_Y8_N54
\inst3|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux45~2_combout\ = ( \inst3|regs[14][2]~q\ & ( \inst3|regs[6][2]~q\ & ( ((!\inst2|rz\(3) & (\inst3|regs[2][2]~q\)) # (\inst2|rz\(3) & ((\inst3|regs[10][2]~q\)))) # (\inst2|rz\(2)) ) ) ) # ( !\inst3|regs[14][2]~q\ & ( \inst3|regs[6][2]~q\ & ( 
-- (!\inst2|rz\(3) & (((\inst2|rz\(2))) # (\inst3|regs[2][2]~q\))) # (\inst2|rz\(3) & (((\inst3|regs[10][2]~q\ & !\inst2|rz\(2))))) ) ) ) # ( \inst3|regs[14][2]~q\ & ( !\inst3|regs[6][2]~q\ & ( (!\inst2|rz\(3) & (\inst3|regs[2][2]~q\ & ((!\inst2|rz\(2))))) # 
-- (\inst2|rz\(3) & (((\inst2|rz\(2)) # (\inst3|regs[10][2]~q\)))) ) ) ) # ( !\inst3|regs[14][2]~q\ & ( !\inst3|regs[6][2]~q\ & ( (!\inst2|rz\(2) & ((!\inst2|rz\(3) & (\inst3|regs[2][2]~q\)) # (\inst2|rz\(3) & ((\inst3|regs[10][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][2]~q\,
	datab => \inst2|ALT_INV_rz\(3),
	datac => \inst3|ALT_INV_regs[10][2]~q\,
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst3|ALT_INV_regs[14][2]~q\,
	dataf => \inst3|ALT_INV_regs[6][2]~q\,
	combout => \inst3|Mux45~2_combout\);

-- Location: FF_X39_Y10_N56
\inst3|regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~13_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][2]~q\);

-- Location: MLABCELL_X39_Y10_N6
\inst3|regs[1][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[1][2]~feeder_combout\ = ( \inst3|regs~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~13_combout\,
	combout => \inst3|regs[1][2]~feeder_combout\);

-- Location: FF_X39_Y10_N8
\inst3|regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[1][2]~feeder_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][2]~q\);

-- Location: LABCELL_X36_Y8_N15
\inst3|regs[5][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[5][2]~feeder_combout\ = ( \inst3|regs~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~13_combout\,
	combout => \inst3|regs[5][2]~feeder_combout\);

-- Location: FF_X36_Y8_N16
\inst3|regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[5][2]~feeder_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][2]~q\);

-- Location: FF_X39_Y10_N13
\inst3|regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~13_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][2]~q\);

-- Location: MLABCELL_X39_Y10_N12
\inst3|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux45~1_combout\ = ( \inst3|regs[13][2]~q\ & ( \inst2|rz\(3) & ( (\inst2|rz\(2)) # (\inst3|regs[9][2]~q\) ) ) ) # ( !\inst3|regs[13][2]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[9][2]~q\ & !\inst2|rz\(2)) ) ) ) # ( \inst3|regs[13][2]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[1][2]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[5][2]~q\))) ) ) ) # ( !\inst3|regs[13][2]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[1][2]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[5][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[9][2]~q\,
	datab => \inst3|ALT_INV_regs[1][2]~q\,
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst3|ALT_INV_regs[5][2]~q\,
	datae => \inst3|ALT_INV_regs[13][2]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux45~1_combout\);

-- Location: FF_X37_Y6_N47
\inst3|regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][2]~q\);

-- Location: FF_X37_Y8_N46
\inst3|regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~13_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][2]~q\);

-- Location: MLABCELL_X39_Y7_N12
\inst3|regs[7][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[7][2]~feeder_combout\ = ( \inst3|regs~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~13_combout\,
	combout => \inst3|regs[7][2]~feeder_combout\);

-- Location: FF_X39_Y7_N13
\inst3|regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[7][2]~feeder_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][2]~q\);

-- Location: FF_X37_Y7_N25
\inst3|regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~13_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][2]~q\);

-- Location: LABCELL_X37_Y7_N24
\inst3|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux45~3_combout\ = ( \inst3|regs[11][2]~q\ & ( \inst2|rz\(3) & ( (!\inst2|rz\(2)) # (\inst3|regs[15][2]~q\) ) ) ) # ( !\inst3|regs[11][2]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[15][2]~q\ & \inst2|rz\(2)) ) ) ) # ( \inst3|regs[11][2]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[3][2]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[7][2]~q\))) ) ) ) # ( !\inst3|regs[11][2]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[3][2]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[7][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[15][2]~q\,
	datab => \inst3|ALT_INV_regs[3][2]~q\,
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst3|ALT_INV_regs[7][2]~q\,
	datae => \inst3|ALT_INV_regs[11][2]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux45~3_combout\);

-- Location: MLABCELL_X39_Y9_N21
\inst3|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux45~4_combout\ = ( \inst3|Mux45~1_combout\ & ( \inst3|Mux45~3_combout\ & ( ((!\inst2|rz\(1) & (\inst3|Mux45~0_combout\)) # (\inst2|rz\(1) & ((\inst3|Mux45~2_combout\)))) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|Mux45~1_combout\ & ( 
-- \inst3|Mux45~3_combout\ & ( (!\inst2|rz\(1) & (\inst3|Mux45~0_combout\ & (!\inst2|rz\(0)))) # (\inst2|rz\(1) & (((\inst3|Mux45~2_combout\) # (\inst2|rz\(0))))) ) ) ) # ( \inst3|Mux45~1_combout\ & ( !\inst3|Mux45~3_combout\ & ( (!\inst2|rz\(1) & 
-- (((\inst2|rz\(0))) # (\inst3|Mux45~0_combout\))) # (\inst2|rz\(1) & (((!\inst2|rz\(0) & \inst3|Mux45~2_combout\)))) ) ) ) # ( !\inst3|Mux45~1_combout\ & ( !\inst3|Mux45~3_combout\ & ( (!\inst2|rz\(0) & ((!\inst2|rz\(1) & (\inst3|Mux45~0_combout\)) # 
-- (\inst2|rz\(1) & ((\inst3|Mux45~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(1),
	datab => \inst3|ALT_INV_Mux45~0_combout\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_Mux45~2_combout\,
	datae => \inst3|ALT_INV_Mux45~1_combout\,
	dataf => \inst3|ALT_INV_Mux45~3_combout\,
	combout => \inst3|Mux45~4_combout\);

-- Location: LABCELL_X35_Y6_N18
\inst9|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux13~0_combout\ = ( \inst3|Mux29~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # ((\inst2|operand\(2))))) # (\inst7|alu_opsel\(3) & (\inst7|alu_opsel\(2) & ((\inst3|Mux45~4_combout\)))) ) ) # ( !\inst3|Mux29~4_combout\ & ( 
-- (\inst7|alu_opsel\(2) & ((!\inst7|alu_opsel\(3) & (\inst2|operand\(2))) # (\inst7|alu_opsel\(3) & ((\inst3|Mux45~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001110001010100110111000101010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(3),
	datab => \inst7|ALT_INV_alu_opsel\(2),
	datac => \inst2|ALT_INV_operand\(2),
	datad => \inst3|ALT_INV_Mux45~4_combout\,
	dataf => \inst3|ALT_INV_Mux29~4_combout\,
	combout => \inst9|Mux13~0_combout\);

-- Location: MLABCELL_X34_Y8_N42
\inst9|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~45_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux12~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux28~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux44~4_combout\))) ) + ( \inst9|Add0~6\ ))
-- \inst9|Add0~46\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux12~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux28~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux44~4_combout\))) ) + ( \inst9|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux28~4_combout\,
	datad => \inst9|ALT_INV_Mux12~0_combout\,
	dataf => \inst3|ALT_INV_Mux44~4_combout\,
	cin => \inst9|Add0~6\,
	sumout => \inst9|Add0~45_sumout\,
	cout => \inst9|Add0~46\);

-- Location: LABCELL_X35_Y6_N30
\inst9|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux44~0_combout\ = ( \inst7|alu_opsel\(5) & ( (!\inst9|Mux28~0_combout\ & (\inst9|Mux12~0_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux28~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst9|Mux12~0_combout\))) ) ) # ( !\inst7|alu_opsel\(5) & ( 
-- \inst9|Add0~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux28~0_combout\,
	datab => \inst9|ALT_INV_Mux12~0_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(4),
	datad => \inst9|ALT_INV_Add0~45_sumout\,
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	combout => \inst9|Mux44~0_combout\);

-- Location: LABCELL_X35_Y6_N42
\inst9|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux44~1_combout\ = ( \inst9|Mux34~0_combout\ & ( \inst9|Mux34~1_combout\ & ( (((!\inst7|alu_opsel\(6) & \inst9|Mux44~0_combout\)) # (\inst9|Mux28~0_combout\)) # (\inst9|Mux12~0_combout\) ) ) ) # ( !\inst9|Mux34~0_combout\ & ( 
-- \inst9|Mux34~1_combout\ & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux44~0_combout\)) # (\inst9|Mux12~0_combout\) ) ) ) # ( \inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux44~0_combout\)) # (\inst9|Mux28~0_combout\) 
-- ) ) ) # ( !\inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( (!\inst7|alu_opsel\(6) & \inst9|Mux44~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000011111010111100110011101110110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(6),
	datab => \inst9|ALT_INV_Mux12~0_combout\,
	datac => \inst9|ALT_INV_Mux28~0_combout\,
	datad => \inst9|ALT_INV_Mux44~0_combout\,
	datae => \inst9|ALT_INV_Mux34~0_combout\,
	dataf => \inst9|ALT_INV_Mux34~1_combout\,
	combout => \inst9|Mux44~1_combout\);

-- Location: FF_X35_Y6_N43
\inst9|result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux44~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(3));

-- Location: FF_X33_Y7_N34
\inst9|alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(3));

-- Location: LABCELL_X33_Y8_N30
\inst3|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux12~0_combout\ = ( \inst2|operand\(3) & ( \inst3|Mux44~4_combout\ & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((!\inst7|rf_sel\(3)) # (\inst4|altsyncram_component|auto_generated|q_a\(3))))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst7|rf_sel\(3))) # 
-- (\inst9|alu_result\(3)))) ) ) ) # ( !\inst2|operand\(3) & ( \inst3|Mux44~4_combout\ & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst4|altsyncram_component|auto_generated|q_a\(3) & \inst7|rf_sel\(3))))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & 
-- (((\inst7|rf_sel\(3))) # (\inst9|alu_result\(3)))) ) ) ) # ( \inst2|operand\(3) & ( !\inst3|Mux44~4_combout\ & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((!\inst7|rf_sel\(3)) # (\inst4|altsyncram_component|auto_generated|q_a\(3))))) # 
-- (\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst9|alu_result\(3) & ((!\inst7|rf_sel\(3))))) ) ) ) # ( !\inst2|operand\(3) & ( !\inst3|Mux44~4_combout\ & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst4|altsyncram_component|auto_generated|q_a\(3) & 
-- \inst7|rf_sel\(3))))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst9|alu_result\(3) & ((!\inst7|rf_sel\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_alu_result\(3),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datad => \inst7|ALT_INV_rf_sel\(3),
	datae => \inst2|ALT_INV_operand\(3),
	dataf => \inst3|ALT_INV_Mux44~4_combout\,
	combout => \inst3|Mux12~0_combout\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: FF_X12_Y2_N44
\inst8|sip_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[3]~input_o\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sip_r\(3));

-- Location: FF_X33_Y8_N32
\inst3|data_input_z[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux12~0_combout\,
	asdata => \inst8|sip_r\(3),
	sclr => \inst3|data_input_z[7]~3_combout\,
	sload => \inst7|rf_sel\(2),
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(3));

-- Location: LABCELL_X33_Y8_N48
\inst3|regs~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~12_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux44~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datac => \inst3|ALT_INV_Mux44~4_combout\,
	datad => \inst3|ALT_INV_data_input_z\(3),
	combout => \inst3|regs~12_combout\);

-- Location: FF_X33_Y8_N52
\inst3|regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][3]~q\);

-- Location: FF_X37_Y10_N59
\inst3|regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][3]~q\);

-- Location: FF_X37_Y10_N38
\inst3|regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][3]~q\);

-- Location: FF_X37_Y10_N8
\inst3|regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][3]~q\);

-- Location: LABCELL_X37_Y10_N6
\inst3|Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux44~3_combout\ = ( \inst3|regs[14][3]~q\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0)) # (\inst3|regs[15][3]~q\) ) ) ) # ( !\inst3|regs[14][3]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[15][3]~q\ & \inst2|rz\(0)) ) ) ) # ( \inst3|regs[14][3]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[12][3]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[13][3]~q\))) ) ) ) # ( !\inst3|regs[14][3]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[12][3]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[13][3]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[15][3]~q\,
	datab => \inst3|ALT_INV_regs[12][3]~q\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_regs[13][3]~q\,
	datae => \inst3|ALT_INV_regs[14][3]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux44~3_combout\);

-- Location: FF_X36_Y9_N50
\inst3|regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][3]~q\);

-- Location: LABCELL_X35_Y9_N57
\inst3|regs[8][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[8][3]~feeder_combout\ = ( \inst3|regs~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~12_combout\,
	combout => \inst3|regs[8][3]~feeder_combout\);

-- Location: FF_X35_Y9_N58
\inst3|regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[8][3]~feeder_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][3]~q\);

-- Location: FF_X36_Y9_N32
\inst3|regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][3]~q\);

-- Location: FF_X36_Y9_N1
\inst3|regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][3]~q\);

-- Location: LABCELL_X36_Y9_N0
\inst3|Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux44~2_combout\ = ( \inst3|regs[11][3]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[10][3]~q\) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|regs[11][3]~q\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0) & \inst3|regs[10][3]~q\) ) ) ) # ( \inst3|regs[11][3]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & ((\inst3|regs[8][3]~q\))) # (\inst2|rz\(0) & (\inst3|regs[9][3]~q\)) ) ) ) # ( !\inst3|regs[11][3]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & ((\inst3|regs[8][3]~q\))) # (\inst2|rz\(0) & (\inst3|regs[9][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[9][3]~q\,
	datab => \inst3|ALT_INV_regs[8][3]~q\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_regs[10][3]~q\,
	datae => \inst3|ALT_INV_regs[11][3]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux44~2_combout\);

-- Location: LABCELL_X37_Y9_N33
\inst3|regs[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[0][3]~feeder_combout\ = ( \inst3|regs~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~12_combout\,
	combout => \inst3|regs[0][3]~feeder_combout\);

-- Location: FF_X37_Y9_N34
\inst3|regs[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[0][3]~feeder_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][3]~q\);

-- Location: LABCELL_X36_Y11_N48
\inst3|regs[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[1][3]~feeder_combout\ = ( \inst3|regs~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~12_combout\,
	combout => \inst3|regs[1][3]~feeder_combout\);

-- Location: FF_X36_Y11_N49
\inst3|regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[1][3]~feeder_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][3]~q\);

-- Location: FF_X37_Y8_N14
\inst3|regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][3]~q\);

-- Location: FF_X37_Y8_N8
\inst3|regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][3]~q\);

-- Location: LABCELL_X37_Y8_N6
\inst3|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux44~0_combout\ = ( \inst3|regs[3][3]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[2][3]~q\) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|regs[3][3]~q\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0) & \inst3|regs[2][3]~q\) ) ) ) # ( \inst3|regs[3][3]~q\ & ( !\inst2|rz\(1) 
-- & ( (!\inst2|rz\(0) & (\inst3|regs[0][3]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[1][3]~q\))) ) ) ) # ( !\inst3|regs[3][3]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[0][3]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[1][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][3]~q\,
	datab => \inst3|ALT_INV_regs[1][3]~q\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_regs[2][3]~q\,
	datae => \inst3|ALT_INV_regs[3][3]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux44~0_combout\);

-- Location: LABCELL_X35_Y8_N57
\inst3|regs[4][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[4][3]~feeder_combout\ = ( \inst3|regs~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~12_combout\,
	combout => \inst3|regs[4][3]~feeder_combout\);

-- Location: FF_X35_Y8_N58
\inst3|regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[4][3]~feeder_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][3]~q\);

-- Location: FF_X36_Y8_N59
\inst3|regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][3]~q\);

-- Location: FF_X36_Y8_N2
\inst3|regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][3]~q\);

-- Location: FF_X36_Y8_N32
\inst3|regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][3]~q\);

-- Location: LABCELL_X36_Y8_N24
\inst3|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux44~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][3]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][3]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][3]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][3]~q\,
	datab => \inst3|ALT_INV_regs[7][3]~q\,
	datac => \inst3|ALT_INV_regs[6][3]~q\,
	datad => \inst3|ALT_INV_regs[5][3]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux44~1_combout\);

-- Location: LABCELL_X36_Y9_N51
\inst3|Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux44~4_combout\ = ( \inst3|Mux44~0_combout\ & ( \inst3|Mux44~1_combout\ & ( (!\inst2|rz\(3)) # ((!\inst2|rz\(2) & ((\inst3|Mux44~2_combout\))) # (\inst2|rz\(2) & (\inst3|Mux44~3_combout\))) ) ) ) # ( !\inst3|Mux44~0_combout\ & ( 
-- \inst3|Mux44~1_combout\ & ( (!\inst2|rz\(3) & (((\inst2|rz\(2))))) # (\inst2|rz\(3) & ((!\inst2|rz\(2) & ((\inst3|Mux44~2_combout\))) # (\inst2|rz\(2) & (\inst3|Mux44~3_combout\)))) ) ) ) # ( \inst3|Mux44~0_combout\ & ( !\inst3|Mux44~1_combout\ & ( 
-- (!\inst2|rz\(3) & (((!\inst2|rz\(2))))) # (\inst2|rz\(3) & ((!\inst2|rz\(2) & ((\inst3|Mux44~2_combout\))) # (\inst2|rz\(2) & (\inst3|Mux44~3_combout\)))) ) ) ) # ( !\inst3|Mux44~0_combout\ & ( !\inst3|Mux44~1_combout\ & ( (\inst2|rz\(3) & 
-- ((!\inst2|rz\(2) & ((\inst3|Mux44~2_combout\))) # (\inst2|rz\(2) & (\inst3|Mux44~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux44~3_combout\,
	datab => \inst2|ALT_INV_rz\(3),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst3|ALT_INV_Mux44~2_combout\,
	datae => \inst3|ALT_INV_Mux44~0_combout\,
	dataf => \inst3|ALT_INV_Mux44~1_combout\,
	combout => \inst3|Mux44~4_combout\);

-- Location: LABCELL_X35_Y6_N48
\inst9|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux12~0_combout\ = ( \inst7|alu_opsel\(2) & ( (!\inst7|alu_opsel\(3) & ((\inst2|operand\(3)))) # (\inst7|alu_opsel\(3) & (\inst3|Mux44~4_combout\)) ) ) # ( !\inst7|alu_opsel\(2) & ( (\inst3|Mux28~4_combout\ & !\inst7|alu_opsel\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux28~4_combout\,
	datab => \inst3|ALT_INV_Mux44~4_combout\,
	datac => \inst2|ALT_INV_operand\(3),
	datad => \inst7|ALT_INV_alu_opsel\(3),
	dataf => \inst7|ALT_INV_alu_opsel\(2),
	combout => \inst9|Mux12~0_combout\);

-- Location: LABCELL_X35_Y7_N54
\inst9|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux43~0_combout\ = ( \inst9|Add0~1_sumout\ & ( (!\inst7|alu_opsel\(5)) # ((!\inst7|alu_opsel\(4) & (\inst9|Mux11~0_combout\ & \inst9|Mux27~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux27~0_combout\) # (\inst9|Mux11~0_combout\)))) ) ) # ( 
-- !\inst9|Add0~1_sumout\ & ( (\inst7|alu_opsel\(5) & ((!\inst7|alu_opsel\(4) & (\inst9|Mux11~0_combout\ & \inst9|Mux27~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux27~0_combout\) # (\inst9|Mux11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001111001101110111111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(5),
	datac => \inst9|ALT_INV_Mux11~0_combout\,
	datad => \inst9|ALT_INV_Mux27~0_combout\,
	dataf => \inst9|ALT_INV_Add0~1_sumout\,
	combout => \inst9|Mux43~0_combout\);

-- Location: LABCELL_X35_Y7_N24
\inst9|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux43~1_combout\ = ( \inst9|Mux43~0_combout\ & ( \inst9|Mux34~0_combout\ & ( (!\inst7|alu_opsel\(6)) # (((\inst9|Mux11~0_combout\ & \inst9|Mux34~1_combout\)) # (\inst9|Mux27~0_combout\)) ) ) ) # ( !\inst9|Mux43~0_combout\ & ( 
-- \inst9|Mux34~0_combout\ & ( ((\inst9|Mux11~0_combout\ & \inst9|Mux34~1_combout\)) # (\inst9|Mux27~0_combout\) ) ) ) # ( \inst9|Mux43~0_combout\ & ( !\inst9|Mux34~0_combout\ & ( (!\inst7|alu_opsel\(6)) # ((\inst9|Mux11~0_combout\ & 
-- \inst9|Mux34~1_combout\)) ) ) ) # ( !\inst9|Mux43~0_combout\ & ( !\inst9|Mux34~0_combout\ & ( (\inst9|Mux11~0_combout\ & \inst9|Mux34~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011101010111010101100000011111111111010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(6),
	datab => \inst9|ALT_INV_Mux11~0_combout\,
	datac => \inst9|ALT_INV_Mux34~1_combout\,
	datad => \inst9|ALT_INV_Mux27~0_combout\,
	datae => \inst9|ALT_INV_Mux43~0_combout\,
	dataf => \inst9|ALT_INV_Mux34~0_combout\,
	combout => \inst9|Mux43~1_combout\);

-- Location: FF_X35_Y7_N25
\inst9|result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux43~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(4));

-- Location: FF_X35_Y7_N35
\inst9|alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(4));

-- Location: LABCELL_X31_Y2_N9
\inst6|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux27~0_combout\ = ( \inst2|operand\(4) & ( \inst3|Mux27~4_combout\ ) ) # ( !\inst2|operand\(4) & ( \inst3|Mux27~4_combout\ & ( !\inst7|dataSel\(0) ) ) ) # ( \inst2|operand\(4) & ( !\inst3|Mux27~4_combout\ & ( \inst7|dataSel\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_dataSel\(0),
	datae => \inst2|ALT_INV_operand\(4),
	dataf => \inst3|ALT_INV_Mux27~4_combout\,
	combout => \inst6|Mux27~0_combout\);

-- Location: FF_X31_Y2_N11
\inst6|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux27~0_combout\,
	asdata => \inst|out_count\(4),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(4));

-- Location: LABCELL_X31_Y2_N24
\inst6|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux26~0_combout\ = ( \inst3|Mux26~4_combout\ & ( \inst7|dataSel\(0) & ( \inst2|operand\(5) ) ) ) # ( !\inst3|Mux26~4_combout\ & ( \inst7|dataSel\(0) & ( \inst2|operand\(5) ) ) ) # ( \inst3|Mux26~4_combout\ & ( !\inst7|dataSel\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_operand\(5),
	datae => \inst3|ALT_INV_Mux26~4_combout\,
	dataf => \inst7|ALT_INV_dataSel\(0),
	combout => \inst6|Mux26~0_combout\);

-- Location: FF_X31_Y2_N26
\inst6|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux26~0_combout\,
	asdata => \inst|out_count\(5),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(5));

-- Location: M10K_X26_Y6_N0
\inst4|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y8_N24
\inst3|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux11~0_combout\ = ( \inst4|altsyncram_component|auto_generated|q_a\(4) & ( \inst2|operand\(4) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(4)))) # (\inst7|rf_sel\(3) & (\inst3|Mux43~4_combout\))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|q_a\(4) & ( \inst2|operand\(4) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((!\inst7|rf_sel\(3))))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(4)))) # (\inst7|rf_sel\(3) & 
-- (\inst3|Mux43~4_combout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|q_a\(4) & ( !\inst2|operand\(4) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst7|rf_sel\(3))))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & ((!\inst7|rf_sel\(3) & 
-- ((\inst9|alu_result\(4)))) # (\inst7|rf_sel\(3) & (\inst3|Mux43~4_combout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|q_a\(4) & ( !\inst2|operand\(4) & ( (\inst7|rf_sel[1]~DUPLICATE_q\ & ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(4)))) # 
-- (\inst7|rf_sel\(3) & (\inst3|Mux43~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux43~4_combout\,
	datab => \inst9|ALT_INV_alu_result\(4),
	datac => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datad => \inst7|ALT_INV_rf_sel\(3),
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst2|ALT_INV_operand\(4),
	combout => \inst3|Mux11~0_combout\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: MLABCELL_X21_Y7_N39
\inst8|sip_r[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sip_r[4]~feeder_combout\ = ( \SW[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[4]~input_o\,
	combout => \inst8|sip_r[4]~feeder_combout\);

-- Location: FF_X21_Y7_N41
\inst8|sip_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sip_r[4]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sip_r\(4));

-- Location: FF_X33_Y8_N26
\inst3|data_input_z[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux11~0_combout\,
	asdata => \inst8|sip_r\(4),
	sclr => \inst3|data_input_z[7]~3_combout\,
	sload => \inst7|rf_sel\(2),
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(4));

-- Location: LABCELL_X33_Y8_N9
\inst3|regs~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~11_combout\ = ( \inst3|data_input_z\(4) & ( (\inst7|ld_r~q\) # (\inst3|Mux43~4_combout\) ) ) # ( !\inst3|data_input_z\(4) & ( (\inst3|Mux43~4_combout\ & !\inst7|ld_r~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux43~4_combout\,
	datad => \inst7|ALT_INV_ld_r~q\,
	dataf => \inst3|ALT_INV_data_input_z\(4),
	combout => \inst3|regs~11_combout\);

-- Location: FF_X39_Y9_N2
\inst3|regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~11_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][4]~q\);

-- Location: FF_X39_Y9_N37
\inst3|regs[0][4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[0][4]~feeder_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][4]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y9_N12
\inst3|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux43~0_combout\ = ( \inst3|regs[12][4]~q\ & ( \inst2|rz\(3) & ( (\inst2|rz\(2)) # (\inst3|regs[8][4]~q\) ) ) ) # ( !\inst3|regs[12][4]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[8][4]~q\ & !\inst2|rz\(2)) ) ) ) # ( \inst3|regs[12][4]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[0][4]~DUPLICATE_q\))) # (\inst2|rz\(2) & (\inst3|regs[4][4]~q\)) ) ) ) # ( !\inst3|regs[12][4]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[0][4]~DUPLICATE_q\))) # (\inst2|rz\(2) & 
-- (\inst3|regs[4][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][4]~q\,
	datab => \inst3|ALT_INV_regs[4][4]~q\,
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst3|ALT_INV_regs[0][4]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_regs[12][4]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux43~0_combout\);

-- Location: MLABCELL_X39_Y10_N36
\inst3|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux43~1_combout\ = ( \inst3|regs[13][4]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[9][4]~q\) # (\inst2|rz\(2)) ) ) ) # ( !\inst3|regs[13][4]~q\ & ( \inst2|rz\(3) & ( (!\inst2|rz\(2) & \inst3|regs[9][4]~q\) ) ) ) # ( \inst3|regs[13][4]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[1][4]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[5][4]~q\))) ) ) ) # ( !\inst3|regs[13][4]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[1][4]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[5][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][4]~q\,
	datab => \inst3|ALT_INV_regs[5][4]~q\,
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst3|ALT_INV_regs[9][4]~q\,
	datae => \inst3|ALT_INV_regs[13][4]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux43~1_combout\);

-- Location: LABCELL_X35_Y8_N45
\inst3|Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux43~3_combout\ = ( \inst3|regs[11][4]~q\ & ( \inst2|rz\(3) & ( (!\inst2|rz\(2)) # (\inst3|regs[15][4]~q\) ) ) ) # ( !\inst3|regs[11][4]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[15][4]~q\ & \inst2|rz\(2)) ) ) ) # ( \inst3|regs[11][4]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[3][4]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[7][4]~q\))) ) ) ) # ( !\inst3|regs[11][4]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & (\inst3|regs[3][4]~q\)) # (\inst2|rz\(2) & ((\inst3|regs[7][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][4]~q\,
	datab => \inst3|ALT_INV_regs[15][4]~q\,
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst3|ALT_INV_regs[7][4]~q\,
	datae => \inst3|ALT_INV_regs[11][4]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux43~3_combout\);

-- Location: MLABCELL_X39_Y8_N6
\inst3|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux43~2_combout\ = ( \inst3|regs[14][4]~q\ & ( \inst3|regs[6][4]~q\ & ( ((!\inst2|rz\(3) & ((\inst3|regs[2][4]~q\))) # (\inst2|rz\(3) & (\inst3|regs[10][4]~q\))) # (\inst2|rz\(2)) ) ) ) # ( !\inst3|regs[14][4]~q\ & ( \inst3|regs[6][4]~q\ & ( 
-- (!\inst2|rz\(3) & (((\inst2|rz\(2)) # (\inst3|regs[2][4]~q\)))) # (\inst2|rz\(3) & (\inst3|regs[10][4]~q\ & ((!\inst2|rz\(2))))) ) ) ) # ( \inst3|regs[14][4]~q\ & ( !\inst3|regs[6][4]~q\ & ( (!\inst2|rz\(3) & (((\inst3|regs[2][4]~q\ & !\inst2|rz\(2))))) # 
-- (\inst2|rz\(3) & (((\inst2|rz\(2))) # (\inst3|regs[10][4]~q\))) ) ) ) # ( !\inst3|regs[14][4]~q\ & ( !\inst3|regs[6][4]~q\ & ( (!\inst2|rz\(2) & ((!\inst2|rz\(3) & ((\inst3|regs[2][4]~q\))) # (\inst2|rz\(3) & (\inst3|regs[10][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[10][4]~q\,
	datab => \inst2|ALT_INV_rz\(3),
	datac => \inst3|ALT_INV_regs[2][4]~q\,
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst3|ALT_INV_regs[14][4]~q\,
	dataf => \inst3|ALT_INV_regs[6][4]~q\,
	combout => \inst3|Mux43~2_combout\);

-- Location: LABCELL_X36_Y8_N33
\inst3|Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux43~4_combout\ = ( \inst2|rz\(0) & ( \inst3|Mux43~2_combout\ & ( (!\inst2|rz\(1) & (\inst3|Mux43~1_combout\)) # (\inst2|rz\(1) & ((\inst3|Mux43~3_combout\))) ) ) ) # ( !\inst2|rz\(0) & ( \inst3|Mux43~2_combout\ & ( (\inst3|Mux43~0_combout\) # 
-- (\inst2|rz\(1)) ) ) ) # ( \inst2|rz\(0) & ( !\inst3|Mux43~2_combout\ & ( (!\inst2|rz\(1) & (\inst3|Mux43~1_combout\)) # (\inst2|rz\(1) & ((\inst3|Mux43~3_combout\))) ) ) ) # ( !\inst2|rz\(0) & ( !\inst3|Mux43~2_combout\ & ( (!\inst2|rz\(1) & 
-- \inst3|Mux43~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(1),
	datab => \inst3|ALT_INV_Mux43~0_combout\,
	datac => \inst3|ALT_INV_Mux43~1_combout\,
	datad => \inst3|ALT_INV_Mux43~3_combout\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst3|ALT_INV_Mux43~2_combout\,
	combout => \inst3|Mux43~4_combout\);

-- Location: MLABCELL_X34_Y6_N6
\inst9|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux11~0_combout\ = ( \inst3|Mux27~4_combout\ & ( (!\inst7|alu_opsel\(3) & (((!\inst7|alu_opsel\(2)) # (\inst2|operand\(4))))) # (\inst7|alu_opsel\(3) & (\inst3|Mux43~4_combout\ & ((\inst7|alu_opsel\(2))))) ) ) # ( !\inst3|Mux27~4_combout\ & ( 
-- (\inst7|alu_opsel\(2) & ((!\inst7|alu_opsel\(3) & ((\inst2|operand\(4)))) # (\inst7|alu_opsel\(3) & (\inst3|Mux43~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000000000011010111110000001101011111000000110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux43~4_combout\,
	datab => \inst2|ALT_INV_operand\(4),
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	dataf => \inst3|ALT_INV_Mux27~4_combout\,
	combout => \inst9|Mux11~0_combout\);

-- Location: LABCELL_X35_Y6_N33
\inst9|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~4_combout\ = ( \inst9|Mux13~0_combout\ & ( (\inst9|Mux28~0_combout\ & !\inst9|Mux12~0_combout\) ) ) # ( !\inst9|Mux13~0_combout\ & ( (!\inst9|Mux28~0_combout\ & (!\inst9|Mux12~0_combout\ & \inst9|Mux29~0_combout\)) # 
-- (\inst9|Mux28~0_combout\ & ((!\inst9|Mux12~0_combout\) # (\inst9|Mux29~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110101001101010011010100110101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux28~0_combout\,
	datab => \inst9|ALT_INV_Mux12~0_combout\,
	datac => \inst9|ALT_INV_Mux29~0_combout\,
	dataf => \inst9|ALT_INV_Mux13~0_combout\,
	combout => \inst9|LessThan0~4_combout\);

-- Location: LABCELL_X35_Y6_N6
\inst9|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~1_combout\ = ( \inst3|Mux28~4_combout\ & ( \inst2|operand\(3) & ( (!\inst3|Mux44~4_combout\ & (!\inst7|alu_opsel\(3) $ (((!\inst7|alu_opsel\(0)))))) # (\inst3|Mux44~4_combout\ & (\inst7|alu_opsel\(3) & (!\inst7|alu_opsel\(2)))) ) ) ) # ( 
-- !\inst3|Mux28~4_combout\ & ( \inst2|operand\(3) & ( (!\inst3|Mux44~4_combout\ & (!\inst7|alu_opsel\(3) & (\inst7|alu_opsel\(2)))) # (\inst3|Mux44~4_combout\ & ((!\inst7|alu_opsel\(2) $ (!\inst7|alu_opsel\(0))))) ) ) ) # ( \inst3|Mux28~4_combout\ & ( 
-- !\inst2|operand\(3) & ( (!\inst3|Mux44~4_combout\ & (!\inst7|alu_opsel\(0) $ (((!\inst7|alu_opsel\(3) & !\inst7|alu_opsel\(2)))))) # (\inst3|Mux44~4_combout\ & (!\inst7|alu_opsel\(3) $ ((!\inst7|alu_opsel\(2))))) ) ) ) # ( !\inst3|Mux28~4_combout\ & ( 
-- !\inst2|operand\(3) & ( (\inst3|Mux44~4_combout\ & (!\inst7|alu_opsel\(0) $ (((!\inst7|alu_opsel\(3)) # (!\inst7|alu_opsel\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001110011101101000011000100011001011000101010010100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(3),
	datab => \inst7|ALT_INV_alu_opsel\(2),
	datac => \inst3|ALT_INV_Mux44~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(0),
	datae => \inst3|ALT_INV_Mux28~4_combout\,
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst9|LessThan0~1_combout\);

-- Location: LABCELL_X36_Y6_N57
\inst9|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~2_combout\ = ( \inst3|Mux31~4_combout\ & ( \inst3|Mux47~4_combout\ & ( (!\inst7|alu_opsel\(3) & (!\inst2|operand\(0) & \inst7|alu_opsel\(2))) ) ) ) # ( !\inst3|Mux31~4_combout\ & ( \inst3|Mux47~4_combout\ & ( (!\inst7|alu_opsel\(3) & 
-- (\inst7|alu_opsel\(0) & ((!\inst2|operand\(0)) # (!\inst7|alu_opsel\(2))))) ) ) ) # ( \inst3|Mux31~4_combout\ & ( !\inst3|Mux47~4_combout\ & ( (!\inst7|alu_opsel\(0) & (\inst7|alu_opsel\(2) & ((!\inst2|operand\(0)) # (\inst7|alu_opsel\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001101000000001010000010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(3),
	datab => \inst2|ALT_INV_operand\(0),
	datac => \inst7|ALT_INV_alu_opsel\(0),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst3|ALT_INV_Mux31~4_combout\,
	dataf => \inst3|ALT_INV_Mux47~4_combout\,
	combout => \inst9|LessThan0~2_combout\);

-- Location: LABCELL_X35_Y6_N54
\inst9|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~3_combout\ = ( \inst9|LessThan0~2_combout\ & ( \inst9|Mux13~0_combout\ & ( (\inst9|Mux29~0_combout\ & (!\inst9|LessThan0~1_combout\ & ((!\inst9|Mux14~0_combout\) # (\inst9|Mux30~0_combout\)))) ) ) ) # ( !\inst9|LessThan0~2_combout\ & ( 
-- \inst9|Mux13~0_combout\ & ( (\inst9|Mux30~0_combout\ & (\inst9|Mux29~0_combout\ & (!\inst9|Mux14~0_combout\ & !\inst9|LessThan0~1_combout\))) ) ) ) # ( \inst9|LessThan0~2_combout\ & ( !\inst9|Mux13~0_combout\ & ( (!\inst9|Mux29~0_combout\ & 
-- (!\inst9|LessThan0~1_combout\ & ((!\inst9|Mux14~0_combout\) # (\inst9|Mux30~0_combout\)))) ) ) ) # ( !\inst9|LessThan0~2_combout\ & ( !\inst9|Mux13~0_combout\ & ( (\inst9|Mux30~0_combout\ & (!\inst9|Mux29~0_combout\ & (!\inst9|Mux14~0_combout\ & 
-- !\inst9|LessThan0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000110001000000000000010000000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux30~0_combout\,
	datab => \inst9|ALT_INV_Mux29~0_combout\,
	datac => \inst9|ALT_INV_Mux14~0_combout\,
	datad => \inst9|ALT_INV_LessThan0~1_combout\,
	datae => \inst9|ALT_INV_LessThan0~2_combout\,
	dataf => \inst9|ALT_INV_Mux13~0_combout\,
	combout => \inst9|LessThan0~3_combout\);

-- Location: MLABCELL_X34_Y6_N45
\inst9|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux26~0_combout\ = ( \inst3|Mux26~4_combout\ & ( (!\inst7|alu_opsel\(0)) # (\inst3|Mux42~4_combout\) ) ) # ( !\inst3|Mux26~4_combout\ & ( (\inst3|Mux42~4_combout\ & \inst7|alu_opsel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux42~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst3|ALT_INV_Mux26~4_combout\,
	combout => \inst9|Mux26~0_combout\);

-- Location: MLABCELL_X34_Y8_N6
\inst9|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~5_combout\ = ( \inst9|Mux9~0_combout\ & ( \inst9|Mux26~0_combout\ & ( (!\inst9|Mux24~0_combout\ & (\inst9|Mux25~0_combout\ & (!\inst9|Mux10~0_combout\ & !\inst9|Mux8~0_combout\))) # (\inst9|Mux24~0_combout\ & ((!\inst9|Mux8~0_combout\) # 
-- ((\inst9|Mux25~0_combout\ & !\inst9|Mux10~0_combout\)))) ) ) ) # ( !\inst9|Mux9~0_combout\ & ( \inst9|Mux26~0_combout\ & ( (!\inst9|Mux24~0_combout\ & (!\inst9|Mux8~0_combout\ & ((!\inst9|Mux10~0_combout\) # (\inst9|Mux25~0_combout\)))) # 
-- (\inst9|Mux24~0_combout\ & (((!\inst9|Mux10~0_combout\) # (!\inst9|Mux8~0_combout\)) # (\inst9|Mux25~0_combout\))) ) ) ) # ( \inst9|Mux9~0_combout\ & ( !\inst9|Mux26~0_combout\ & ( (\inst9|Mux24~0_combout\ & !\inst9|Mux8~0_combout\) ) ) ) # ( 
-- !\inst9|Mux9~0_combout\ & ( !\inst9|Mux26~0_combout\ & ( (!\inst9|Mux24~0_combout\ & (\inst9|Mux25~0_combout\ & !\inst9|Mux8~0_combout\)) # (\inst9|Mux24~0_combout\ & ((!\inst9|Mux8~0_combout\) # (\inst9|Mux25~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100010001010101010000000011110111010100010111010100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux24~0_combout\,
	datab => \inst9|ALT_INV_Mux25~0_combout\,
	datac => \inst9|ALT_INV_Mux10~0_combout\,
	datad => \inst9|ALT_INV_Mux8~0_combout\,
	datae => \inst9|ALT_INV_Mux9~0_combout\,
	dataf => \inst9|ALT_INV_Mux26~0_combout\,
	combout => \inst9|LessThan0~5_combout\);

-- Location: MLABCELL_X34_Y8_N0
\inst9|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~0_combout\ = ( \inst9|Mux9~0_combout\ & ( \inst9|Mux26~0_combout\ & ( (\inst9|Mux25~0_combout\ & (\inst9|Mux10~0_combout\ & (!\inst9|Mux24~0_combout\ $ (\inst9|Mux8~0_combout\)))) ) ) ) # ( !\inst9|Mux9~0_combout\ & ( 
-- \inst9|Mux26~0_combout\ & ( (!\inst9|Mux25~0_combout\ & (\inst9|Mux10~0_combout\ & (!\inst9|Mux24~0_combout\ $ (\inst9|Mux8~0_combout\)))) ) ) ) # ( \inst9|Mux9~0_combout\ & ( !\inst9|Mux26~0_combout\ & ( (\inst9|Mux25~0_combout\ & 
-- (!\inst9|Mux10~0_combout\ & (!\inst9|Mux24~0_combout\ $ (\inst9|Mux8~0_combout\)))) ) ) ) # ( !\inst9|Mux9~0_combout\ & ( !\inst9|Mux26~0_combout\ & ( (!\inst9|Mux25~0_combout\ & (!\inst9|Mux10~0_combout\ & (!\inst9|Mux24~0_combout\ $ 
-- (\inst9|Mux8~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux24~0_combout\,
	datab => \inst9|ALT_INV_Mux25~0_combout\,
	datac => \inst9|ALT_INV_Mux10~0_combout\,
	datad => \inst9|ALT_INV_Mux8~0_combout\,
	datae => \inst9|ALT_INV_Mux9~0_combout\,
	dataf => \inst9|ALT_INV_Mux26~0_combout\,
	combout => \inst9|LessThan0~0_combout\);

-- Location: LABCELL_X35_Y7_N30
\inst9|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~6_combout\ = ( !\inst9|LessThan0~5_combout\ & ( \inst9|LessThan0~0_combout\ & ( (!\inst9|Mux11~0_combout\ & (!\inst9|LessThan0~4_combout\ & (!\inst9|LessThan0~3_combout\ & !\inst9|Mux27~0_combout\))) # (\inst9|Mux11~0_combout\ & 
-- ((!\inst9|Mux27~0_combout\) # ((!\inst9|LessThan0~4_combout\ & !\inst9|LessThan0~3_combout\)))) ) ) ) # ( !\inst9|LessThan0~5_combout\ & ( !\inst9|LessThan0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011010101010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux11~0_combout\,
	datab => \inst9|ALT_INV_LessThan0~4_combout\,
	datac => \inst9|ALT_INV_LessThan0~3_combout\,
	datad => \inst9|ALT_INV_Mux27~0_combout\,
	datae => \inst9|ALT_INV_LessThan0~5_combout\,
	dataf => \inst9|ALT_INV_LessThan0~0_combout\,
	combout => \inst9|LessThan0~6_combout\);

-- Location: MLABCELL_X34_Y9_N12
\inst9|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux23~0_combout\ = ( \inst7|alu_opsel\(0) & ( \inst3|Mux23~4_combout\ & ( \inst3|Mux39~4_combout\ ) ) ) # ( !\inst7|alu_opsel\(0) & ( \inst3|Mux23~4_combout\ ) ) # ( \inst7|alu_opsel\(0) & ( !\inst3|Mux23~4_combout\ & ( \inst3|Mux39~4_combout\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux39~4_combout\,
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst3|ALT_INV_Mux23~4_combout\,
	combout => \inst9|Mux23~0_combout\);

-- Location: MLABCELL_X34_Y9_N45
\inst9|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux22~0_combout\ = ( \inst3|Mux38~4_combout\ & ( (\inst3|Mux22~4_combout\) # (\inst7|alu_opsel\(0)) ) ) # ( !\inst3|Mux38~4_combout\ & ( (!\inst7|alu_opsel\(0) & \inst3|Mux22~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux22~4_combout\,
	dataf => \inst3|ALT_INV_Mux38~4_combout\,
	combout => \inst9|Mux22~0_combout\);

-- Location: MLABCELL_X34_Y9_N36
\inst9|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~7_combout\ = ( \inst3|Mux33~4_combout\ & ( \inst3|Mux17~4_combout\ & ( (!\inst7|alu_opsel\(2) & ((\inst7|alu_opsel\(3)))) # (\inst7|alu_opsel\(2) & (!\inst2|operand\(14) & !\inst7|alu_opsel\(3))) ) ) ) # ( !\inst3|Mux33~4_combout\ & ( 
-- \inst3|Mux17~4_combout\ & ( !\inst7|alu_opsel\(0) $ (((!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # (\inst2|operand\(14)))))) ) ) ) # ( \inst3|Mux33~4_combout\ & ( !\inst3|Mux17~4_combout\ & ( !\inst7|alu_opsel\(0) $ (((!\inst7|alu_opsel\(2)) # 
-- ((!\inst2|operand\(14) & !\inst7|alu_opsel\(3))))) ) ) ) # ( !\inst3|Mux33~4_combout\ & ( !\inst3|Mux17~4_combout\ & ( (\inst7|alu_opsel\(2) & (\inst2|operand\(14) & !\inst7|alu_opsel\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000101011110101001001111101100000100101001001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(2),
	datab => \inst2|ALT_INV_operand\(14),
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(0),
	datae => \inst3|ALT_INV_Mux33~4_combout\,
	dataf => \inst3|ALT_INV_Mux17~4_combout\,
	combout => \inst9|LessThan0~7_combout\);

-- Location: LABCELL_X36_Y7_N12
\inst9|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~10_combout\ = ( \inst2|operand\(10) & ( \inst3|Mux21~4_combout\ & ( (!\inst3|Mux37~4_combout\ & (!\inst7|alu_opsel\(0) $ ((!\inst7|alu_opsel\(3))))) # (\inst3|Mux37~4_combout\ & (((\inst7|alu_opsel\(3) & !\inst7|alu_opsel\(2))))) ) ) ) # 
-- ( !\inst2|operand\(10) & ( \inst3|Mux21~4_combout\ & ( (!\inst3|Mux37~4_combout\ & (!\inst7|alu_opsel\(0) $ (((!\inst7|alu_opsel\(3) & !\inst7|alu_opsel\(2)))))) # (\inst3|Mux37~4_combout\ & ((!\inst7|alu_opsel\(3) $ (!\inst7|alu_opsel\(2))))) ) ) ) # ( 
-- \inst2|operand\(10) & ( !\inst3|Mux21~4_combout\ & ( (!\inst3|Mux37~4_combout\ & (((!\inst7|alu_opsel\(3) & \inst7|alu_opsel\(2))))) # (\inst3|Mux37~4_combout\ & (!\inst7|alu_opsel\(0) $ (((!\inst7|alu_opsel\(2)))))) ) ) ) # ( !\inst2|operand\(10) & ( 
-- !\inst3|Mux21~4_combout\ & ( (\inst3|Mux37~4_combout\ & (!\inst7|alu_opsel\(0) $ (((!\inst7|alu_opsel\(3)) # (!\inst7|alu_opsel\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010100000100011110010000101101110110000010110100101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux37~4_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(10),
	dataf => \inst3|ALT_INV_Mux21~4_combout\,
	combout => \inst9|LessThan0~10_combout\);

-- Location: FF_X42_Y11_N7
\inst3|regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][13]~q\);

-- Location: FF_X45_Y10_N14
\inst3|regs[7][13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][13]~DUPLICATE_q\);

-- Location: FF_X43_Y11_N40
\inst3|regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][13]~q\);

-- Location: FF_X42_Y10_N1
\inst3|regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][13]~q\);

-- Location: LABCELL_X45_Y10_N3
\inst3|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux34~1_combout\ = ( \inst2|rz\(0) & ( \inst3|regs[5][13]~q\ & ( (!\inst2|rz\(1)) # (\inst3|regs[7][13]~DUPLICATE_q\) ) ) ) # ( !\inst2|rz\(0) & ( \inst3|regs[5][13]~q\ & ( (!\inst2|rz\(1) & ((\inst3|regs[4][13]~q\))) # (\inst2|rz\(1) & 
-- (\inst3|regs[6][13]~q\)) ) ) ) # ( \inst2|rz\(0) & ( !\inst3|regs[5][13]~q\ & ( (\inst2|rz\(1) & \inst3|regs[7][13]~DUPLICATE_q\) ) ) ) # ( !\inst2|rz\(0) & ( !\inst3|regs[5][13]~q\ & ( (!\inst2|rz\(1) & ((\inst3|regs[4][13]~q\))) # (\inst2|rz\(1) & 
-- (\inst3|regs[6][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(1),
	datab => \inst3|ALT_INV_regs[6][13]~q\,
	datac => \inst3|ALT_INV_regs[7][13]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_regs[4][13]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst3|ALT_INV_regs[5][13]~q\,
	combout => \inst3|Mux34~1_combout\);

-- Location: FF_X42_Y10_N13
\inst3|regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][13]~q\);

-- Location: FF_X42_Y11_N25
\inst3|regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][13]~q\);

-- Location: FF_X39_Y10_N46
\inst3|regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][13]~q\);

-- Location: FF_X42_Y11_N44
\inst3|regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][13]~q\);

-- Location: LABCELL_X42_Y11_N42
\inst3|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux34~2_combout\ = ( \inst3|regs[11][13]~q\ & ( \inst2|rz\(1) & ( (\inst2|rz\(0)) # (\inst3|regs[10][13]~q\) ) ) ) # ( !\inst3|regs[11][13]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[10][13]~q\ & !\inst2|rz\(0)) ) ) ) # ( \inst3|regs[11][13]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[8][13]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[9][13]~q\))) ) ) ) # ( !\inst3|regs[11][13]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & (\inst3|regs[8][13]~q\)) # (\inst2|rz\(0) & ((\inst3|regs[9][13]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][13]~q\,
	datab => \inst3|ALT_INV_regs[10][13]~q\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_regs[9][13]~q\,
	datae => \inst3|ALT_INV_regs[11][13]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux34~2_combout\);

-- Location: FF_X39_Y11_N35
\inst3|regs[1][13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][13]~DUPLICATE_q\);

-- Location: FF_X39_Y11_N26
\inst3|regs[0][13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][13]~DUPLICATE_q\);

-- Location: FF_X40_Y11_N4
\inst3|regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][13]~q\);

-- Location: FF_X39_Y11_N37
\inst3|regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][13]~q\);

-- Location: MLABCELL_X39_Y11_N36
\inst3|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux34~0_combout\ = ( \inst3|regs[3][13]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[2][13]~q\) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|regs[3][13]~q\ & ( \inst2|rz\(1) & ( (!\inst2|rz\(0) & \inst3|regs[2][13]~q\) ) ) ) # ( \inst3|regs[3][13]~q\ & ( 
-- !\inst2|rz\(1) & ( (!\inst2|rz\(0) & ((\inst3|regs[0][13]~DUPLICATE_q\))) # (\inst2|rz\(0) & (\inst3|regs[1][13]~DUPLICATE_q\)) ) ) ) # ( !\inst3|regs[3][13]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & ((\inst3|regs[0][13]~DUPLICATE_q\))) # (\inst2|rz\(0) 
-- & (\inst3|regs[1][13]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][13]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_rz\(0),
	datac => \inst3|ALT_INV_regs[0][13]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_regs[2][13]~q\,
	datae => \inst3|ALT_INV_regs[3][13]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux34~0_combout\);

-- Location: FF_X40_Y10_N2
\inst3|regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][13]~q\);

-- Location: LABCELL_X37_Y10_N57
\inst3|regs[12][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[12][13]~feeder_combout\ = ( \inst3|regs~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~2_combout\,
	combout => \inst3|regs[12][13]~feeder_combout\);

-- Location: FF_X37_Y10_N58
\inst3|regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[12][13]~feeder_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][13]~q\);

-- Location: FF_X46_Y9_N34
\inst3|regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][13]~q\);

-- Location: LABCELL_X40_Y10_N42
\inst3|Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux34~3_combout\ = ( \inst3|regs[14][13]~q\ & ( \inst3|regs[15][13]~q\ & ( ((!\inst2|rz\(0) & ((\inst3|regs[12][13]~q\))) # (\inst2|rz\(0) & (\inst3|regs[13][13]~q\))) # (\inst2|rz\(1)) ) ) ) # ( !\inst3|regs[14][13]~q\ & ( \inst3|regs[15][13]~q\ & 
-- ( (!\inst2|rz\(1) & ((!\inst2|rz\(0) & ((\inst3|regs[12][13]~q\))) # (\inst2|rz\(0) & (\inst3|regs[13][13]~q\)))) # (\inst2|rz\(1) & (((\inst2|rz\(0))))) ) ) ) # ( \inst3|regs[14][13]~q\ & ( !\inst3|regs[15][13]~q\ & ( (!\inst2|rz\(1) & ((!\inst2|rz\(0) & 
-- ((\inst3|regs[12][13]~q\))) # (\inst2|rz\(0) & (\inst3|regs[13][13]~q\)))) # (\inst2|rz\(1) & (((!\inst2|rz\(0))))) ) ) ) # ( !\inst3|regs[14][13]~q\ & ( !\inst3|regs[15][13]~q\ & ( (!\inst2|rz\(1) & ((!\inst2|rz\(0) & ((\inst3|regs[12][13]~q\))) # 
-- (\inst2|rz\(0) & (\inst3|regs[13][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[13][13]~q\,
	datab => \inst3|ALT_INV_regs[12][13]~q\,
	datac => \inst2|ALT_INV_rz\(1),
	datad => \inst2|ALT_INV_rz\(0),
	datae => \inst3|ALT_INV_regs[14][13]~q\,
	dataf => \inst3|ALT_INV_regs[15][13]~q\,
	combout => \inst3|Mux34~3_combout\);

-- Location: LABCELL_X45_Y10_N36
\inst3|Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux34~4_combout\ = ( \inst3|Mux34~3_combout\ & ( \inst2|rz\(2) & ( (\inst2|rz\(3)) # (\inst3|Mux34~1_combout\) ) ) ) # ( !\inst3|Mux34~3_combout\ & ( \inst2|rz\(2) & ( (\inst3|Mux34~1_combout\ & !\inst2|rz\(3)) ) ) ) # ( \inst3|Mux34~3_combout\ & ( 
-- !\inst2|rz\(2) & ( (!\inst2|rz\(3) & ((\inst3|Mux34~0_combout\))) # (\inst2|rz\(3) & (\inst3|Mux34~2_combout\)) ) ) ) # ( !\inst3|Mux34~3_combout\ & ( !\inst2|rz\(2) & ( (!\inst2|rz\(3) & ((\inst3|Mux34~0_combout\))) # (\inst2|rz\(3) & 
-- (\inst3|Mux34~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux34~1_combout\,
	datab => \inst3|ALT_INV_Mux34~2_combout\,
	datac => \inst2|ALT_INV_rz\(3),
	datad => \inst3|ALT_INV_Mux34~0_combout\,
	datae => \inst3|ALT_INV_Mux34~3_combout\,
	dataf => \inst2|ALT_INV_rz\(2),
	combout => \inst3|Mux34~4_combout\);

-- Location: MLABCELL_X34_Y9_N6
\inst9|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux2~0_combout\ = ( \inst3|Mux18~4_combout\ & ( \inst3|Mux34~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # (\inst2|operand\(13)))) # (\inst7|alu_opsel\(3) & ((\inst7|alu_opsel\(2)))) ) ) ) # ( !\inst3|Mux18~4_combout\ & ( 
-- \inst3|Mux34~4_combout\ & ( (\inst7|alu_opsel\(2) & ((\inst2|operand\(13)) # (\inst7|alu_opsel\(3)))) ) ) ) # ( \inst3|Mux18~4_combout\ & ( !\inst3|Mux34~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # (\inst2|operand\(13)))) ) ) ) # ( 
-- !\inst3|Mux18~4_combout\ & ( !\inst3|Mux34~4_combout\ & ( (!\inst7|alu_opsel\(3) & (\inst2|operand\(13) & \inst7|alu_opsel\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010101000101010001000000111000001111010011110100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(3),
	datab => \inst2|ALT_INV_operand\(13),
	datac => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst3|ALT_INV_Mux18~4_combout\,
	dataf => \inst3|ALT_INV_Mux34~4_combout\,
	combout => \inst9|Mux2~0_combout\);

-- Location: MLABCELL_X34_Y9_N42
\inst9|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux18~0_combout\ = ( \inst3|Mux34~4_combout\ & ( (\inst3|Mux18~4_combout\) # (\inst7|alu_opsel\(0)) ) ) # ( !\inst3|Mux34~4_combout\ & ( (!\inst7|alu_opsel\(0) & \inst3|Mux18~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(0),
	datad => \inst3|ALT_INV_Mux18~4_combout\,
	dataf => \inst3|ALT_INV_Mux34~4_combout\,
	combout => \inst9|Mux18~0_combout\);

-- Location: FF_X42_Y9_N2
\inst3|regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][12]~q\);

-- Location: FF_X42_Y9_N35
\inst3|regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][12]~q\);

-- Location: FF_X42_Y9_N44
\inst3|regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][12]~q\);

-- Location: MLABCELL_X39_Y11_N45
\inst3|regs[0][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[0][12]~feeder_combout\ = ( \inst3|regs~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~3_combout\,
	combout => \inst3|regs[0][12]~feeder_combout\);

-- Location: FF_X39_Y11_N46
\inst3|regs[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[0][12]~feeder_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][12]~q\);

-- Location: LABCELL_X42_Y9_N42
\inst3|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux35~0_combout\ = ( \inst3|regs[12][12]~q\ & ( \inst3|regs[0][12]~q\ & ( (!\inst2|rz\(3) & (((!\inst2|rz\(2)) # (\inst3|regs[4][12]~q\)))) # (\inst2|rz\(3) & (((\inst2|rz\(2))) # (\inst3|regs[8][12]~q\))) ) ) ) # ( !\inst3|regs[12][12]~q\ & ( 
-- \inst3|regs[0][12]~q\ & ( (!\inst2|rz\(3) & (((!\inst2|rz\(2)) # (\inst3|regs[4][12]~q\)))) # (\inst2|rz\(3) & (\inst3|regs[8][12]~q\ & ((!\inst2|rz\(2))))) ) ) ) # ( \inst3|regs[12][12]~q\ & ( !\inst3|regs[0][12]~q\ & ( (!\inst2|rz\(3) & 
-- (((\inst3|regs[4][12]~q\ & \inst2|rz\(2))))) # (\inst2|rz\(3) & (((\inst2|rz\(2))) # (\inst3|regs[8][12]~q\))) ) ) ) # ( !\inst3|regs[12][12]~q\ & ( !\inst3|regs[0][12]~q\ & ( (!\inst2|rz\(3) & (((\inst3|regs[4][12]~q\ & \inst2|rz\(2))))) # (\inst2|rz\(3) 
-- & (\inst3|regs[8][12]~q\ & ((!\inst2|rz\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][12]~q\,
	datab => \inst2|ALT_INV_rz\(3),
	datac => \inst3|ALT_INV_regs[4][12]~q\,
	datad => \inst2|ALT_INV_rz\(2),
	datae => \inst3|ALT_INV_regs[12][12]~q\,
	dataf => \inst3|ALT_INV_regs[0][12]~q\,
	combout => \inst3|Mux35~0_combout\);

-- Location: FF_X40_Y9_N2
\inst3|regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][12]~q\);

-- Location: FF_X42_Y10_N52
\inst3|regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][12]~q\);

-- Location: LABCELL_X40_Y9_N57
\inst3|regs[1][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[1][12]~feeder_combout\ = ( \inst3|regs~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~3_combout\,
	combout => \inst3|regs[1][12]~feeder_combout\);

-- Location: FF_X40_Y9_N59
\inst3|regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[1][12]~feeder_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][12]~q\);

-- Location: FF_X40_Y9_N20
\inst3|regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][12]~q\);

-- Location: LABCELL_X40_Y9_N18
\inst3|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux35~1_combout\ = ( \inst3|regs[13][12]~q\ & ( \inst2|rz\(2) & ( (\inst3|regs[5][12]~q\) # (\inst2|rz\(3)) ) ) ) # ( !\inst3|regs[13][12]~q\ & ( \inst2|rz\(2) & ( (!\inst2|rz\(3) & \inst3|regs[5][12]~q\) ) ) ) # ( \inst3|regs[13][12]~q\ & ( 
-- !\inst2|rz\(2) & ( (!\inst2|rz\(3) & ((\inst3|regs[1][12]~q\))) # (\inst2|rz\(3) & (\inst3|regs[9][12]~q\)) ) ) ) # ( !\inst3|regs[13][12]~q\ & ( !\inst2|rz\(2) & ( (!\inst2|rz\(3) & ((\inst3|regs[1][12]~q\))) # (\inst2|rz\(3) & (\inst3|regs[9][12]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[9][12]~q\,
	datab => \inst2|ALT_INV_rz\(3),
	datac => \inst3|ALT_INV_regs[5][12]~q\,
	datad => \inst3|ALT_INV_regs[1][12]~q\,
	datae => \inst3|ALT_INV_regs[13][12]~q\,
	dataf => \inst2|ALT_INV_rz\(2),
	combout => \inst3|Mux35~1_combout\);

-- Location: FF_X43_Y10_N20
\inst3|regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][12]~q\);

-- Location: FF_X43_Y10_N2
\inst3|regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][12]~q\);

-- Location: FF_X45_Y10_N31
\inst3|regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][12]~q\);

-- Location: FF_X43_Y10_N44
\inst3|regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][12]~q\);

-- Location: LABCELL_X43_Y10_N42
\inst3|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux35~2_combout\ = ( \inst3|regs[14][12]~q\ & ( \inst2|rz\(3) & ( (\inst3|regs[10][12]~q\) # (\inst2|rz\(2)) ) ) ) # ( !\inst3|regs[14][12]~q\ & ( \inst2|rz\(3) & ( (!\inst2|rz\(2) & \inst3|regs[10][12]~q\) ) ) ) # ( \inst3|regs[14][12]~q\ & ( 
-- !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[2][12]~q\))) # (\inst2|rz\(2) & (\inst3|regs[6][12]~q\)) ) ) ) # ( !\inst3|regs[14][12]~q\ & ( !\inst2|rz\(3) & ( (!\inst2|rz\(2) & ((\inst3|regs[2][12]~q\))) # (\inst2|rz\(2) & (\inst3|regs[6][12]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[6][12]~q\,
	datab => \inst2|ALT_INV_rz\(2),
	datac => \inst3|ALT_INV_regs[10][12]~q\,
	datad => \inst3|ALT_INV_regs[2][12]~q\,
	datae => \inst3|ALT_INV_regs[14][12]~q\,
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux35~2_combout\);

-- Location: FF_X45_Y8_N41
\inst3|regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][12]~q\);

-- Location: FF_X45_Y10_N40
\inst3|regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][12]~q\);

-- Location: FF_X45_Y8_N25
\inst3|regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][12]~q\);

-- Location: LABCELL_X45_Y8_N54
\inst3|Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux35~3_combout\ = ( \inst3|regs[11][12]~q\ & ( \inst2|rz\(2) & ( (!\inst2|rz\(3) & (\inst3|regs[7][12]~q\)) # (\inst2|rz\(3) & ((\inst3|regs[15][12]~q\))) ) ) ) # ( !\inst3|regs[11][12]~q\ & ( \inst2|rz\(2) & ( (!\inst2|rz\(3) & 
-- (\inst3|regs[7][12]~q\)) # (\inst2|rz\(3) & ((\inst3|regs[15][12]~q\))) ) ) ) # ( \inst3|regs[11][12]~q\ & ( !\inst2|rz\(2) & ( (\inst3|regs[3][12]~q\) # (\inst2|rz\(3)) ) ) ) # ( !\inst3|regs[11][12]~q\ & ( !\inst2|rz\(2) & ( (!\inst2|rz\(3) & 
-- \inst3|regs[3][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(3),
	datab => \inst3|ALT_INV_regs[3][12]~q\,
	datac => \inst3|ALT_INV_regs[7][12]~q\,
	datad => \inst3|ALT_INV_regs[15][12]~q\,
	datae => \inst3|ALT_INV_regs[11][12]~q\,
	dataf => \inst2|ALT_INV_rz\(2),
	combout => \inst3|Mux35~3_combout\);

-- Location: LABCELL_X43_Y9_N18
\inst3|Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux35~4_combout\ = ( \inst3|Mux35~2_combout\ & ( \inst3|Mux35~3_combout\ & ( ((!\inst2|rz\(0) & (\inst3|Mux35~0_combout\)) # (\inst2|rz\(0) & ((\inst3|Mux35~1_combout\)))) # (\inst2|rz\(1)) ) ) ) # ( !\inst3|Mux35~2_combout\ & ( 
-- \inst3|Mux35~3_combout\ & ( (!\inst2|rz\(1) & ((!\inst2|rz\(0) & (\inst3|Mux35~0_combout\)) # (\inst2|rz\(0) & ((\inst3|Mux35~1_combout\))))) # (\inst2|rz\(1) & (((\inst2|rz\(0))))) ) ) ) # ( \inst3|Mux35~2_combout\ & ( !\inst3|Mux35~3_combout\ & ( 
-- (!\inst2|rz\(1) & ((!\inst2|rz\(0) & (\inst3|Mux35~0_combout\)) # (\inst2|rz\(0) & ((\inst3|Mux35~1_combout\))))) # (\inst2|rz\(1) & (((!\inst2|rz\(0))))) ) ) ) # ( !\inst3|Mux35~2_combout\ & ( !\inst3|Mux35~3_combout\ & ( (!\inst2|rz\(1) & 
-- ((!\inst2|rz\(0) & (\inst3|Mux35~0_combout\)) # (\inst2|rz\(0) & ((\inst3|Mux35~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(1),
	datab => \inst3|ALT_INV_Mux35~0_combout\,
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_Mux35~1_combout\,
	datae => \inst3|ALT_INV_Mux35~2_combout\,
	dataf => \inst3|ALT_INV_Mux35~3_combout\,
	combout => \inst3|Mux35~4_combout\);

-- Location: M10K_X26_Y12_N0
\inst10|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\inst10|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\inst10|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y11_N0
\inst10|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y12_N36
\inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a44~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a108~portadataout\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a44~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a44~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a108~portadataout\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a44~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\);

-- Location: M10K_X26_Y14_N0
\inst10|altsyncram_component|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y16_N0
\inst10|altsyncram_component|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\inst10|altsyncram_component|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y8_N0
\inst10|altsyncram_component|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y12_N30
\inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a140~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a204~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a140~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a140~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a140~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X25_Y12_N45
\inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\);

-- Location: FF_X25_Y12_N47
\inst2|operand[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(12));

-- Location: LABCELL_X42_Y7_N6
\inst9|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux3~0_combout\ = ( \inst3|Mux35~4_combout\ & ( \inst3|Mux19~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # (\inst2|operand\(12)))) # (\inst7|alu_opsel\(3) & ((\inst7|alu_opsel\(2)))) ) ) ) # ( !\inst3|Mux35~4_combout\ & ( 
-- \inst3|Mux19~4_combout\ & ( (!\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(2)) # (\inst2|operand\(12)))) ) ) ) # ( \inst3|Mux35~4_combout\ & ( !\inst3|Mux19~4_combout\ & ( (\inst7|alu_opsel\(2) & ((\inst2|operand\(12)) # (\inst7|alu_opsel\(3)))) ) ) ) # ( 
-- !\inst3|Mux35~4_combout\ & ( !\inst3|Mux19~4_combout\ & ( (!\inst7|alu_opsel\(3) & (\inst2|operand\(12) & \inst7|alu_opsel\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000011111111001100000011001100110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_alu_opsel\(3),
	datac => \inst2|ALT_INV_operand\(12),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst3|ALT_INV_Mux35~4_combout\,
	dataf => \inst3|ALT_INV_Mux19~4_combout\,
	combout => \inst9|Mux3~0_combout\);

-- Location: LABCELL_X42_Y7_N39
\inst9|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux19~0_combout\ = ( \inst3|Mux19~4_combout\ & ( (!\inst7|alu_opsel\(0)) # (\inst3|Mux35~4_combout\) ) ) # ( !\inst3|Mux19~4_combout\ & ( (\inst3|Mux35~4_combout\ & \inst7|alu_opsel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux35~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst3|ALT_INV_Mux19~4_combout\,
	combout => \inst9|Mux19~0_combout\);

-- Location: MLABCELL_X34_Y7_N6
\inst9|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~17_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux4~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux20~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux36~4_combout\))) ) + ( \inst9|Add0~42\ ))
-- \inst9|Add0~18\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux4~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux20~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux36~4_combout\))) ) + ( \inst9|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux20~4_combout\,
	datad => \inst9|ALT_INV_Mux4~0_combout\,
	dataf => \inst3|ALT_INV_Mux36~4_combout\,
	cin => \inst9|Add0~42\,
	sumout => \inst9|Add0~17_sumout\,
	cout => \inst9|Add0~18\);

-- Location: MLABCELL_X34_Y7_N9
\inst9|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~13_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux3~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux19~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux35~4_combout\))) ) + ( \inst9|Add0~18\ ))
-- \inst9|Add0~14\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux3~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux19~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux35~4_combout\))) ) + ( \inst9|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux19~4_combout\,
	datad => \inst9|ALT_INV_Mux3~0_combout\,
	dataf => \inst3|ALT_INV_Mux35~4_combout\,
	cin => \inst9|Add0~18\,
	sumout => \inst9|Add0~13_sumout\,
	cout => \inst9|Add0~14\);

-- Location: MLABCELL_X34_Y7_N54
\inst9|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux35~0_combout\ = ( \inst9|Add0~13_sumout\ & ( (!\inst7|alu_opsel\(5)) # ((!\inst7|alu_opsel\(4) & (\inst9|Mux3~0_combout\ & \inst9|Mux19~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux19~0_combout\) # (\inst9|Mux3~0_combout\)))) ) ) # ( 
-- !\inst9|Add0~13_sumout\ & ( (\inst7|alu_opsel\(5) & ((!\inst7|alu_opsel\(4) & (\inst9|Mux3~0_combout\ & \inst9|Mux19~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux19~0_combout\) # (\inst9|Mux3~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010110101011101111111010101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(5),
	datab => \inst7|ALT_INV_alu_opsel\(4),
	datac => \inst9|ALT_INV_Mux3~0_combout\,
	datad => \inst9|ALT_INV_Mux19~0_combout\,
	dataf => \inst9|ALT_INV_Add0~13_sumout\,
	combout => \inst9|Mux35~0_combout\);

-- Location: LABCELL_X33_Y7_N24
\inst9|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux35~1_combout\ = ( \inst9|Mux34~0_combout\ & ( \inst9|Mux34~1_combout\ & ( (((!\inst7|alu_opsel\(6) & \inst9|Mux35~0_combout\)) # (\inst9|Mux19~0_combout\)) # (\inst9|Mux3~0_combout\) ) ) ) # ( !\inst9|Mux34~0_combout\ & ( \inst9|Mux34~1_combout\ 
-- & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux35~0_combout\)) # (\inst9|Mux3~0_combout\) ) ) ) # ( \inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux35~0_combout\)) # (\inst9|Mux19~0_combout\) ) ) ) # ( 
-- !\inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( (!\inst7|alu_opsel\(6) & \inst9|Mux35~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000011111100111101010101110111010101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux3~0_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(6),
	datac => \inst9|ALT_INV_Mux19~0_combout\,
	datad => \inst9|ALT_INV_Mux35~0_combout\,
	datae => \inst9|ALT_INV_Mux34~0_combout\,
	dataf => \inst9|ALT_INV_Mux34~1_combout\,
	combout => \inst9|Mux35~1_combout\);

-- Location: FF_X33_Y7_N25
\inst9|result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux35~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(12));

-- Location: FF_X34_Y7_N40
\inst9|alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(12));

-- Location: LABCELL_X43_Y6_N6
\inst6|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux19~0_combout\ = ( \inst2|operand\(12) & ( (\inst3|Mux19~4_combout\) # (\inst7|dataSel\(0)) ) ) # ( !\inst2|operand\(12) & ( (!\inst7|dataSel\(0) & \inst3|Mux19~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_dataSel\(0),
	datad => \inst3|ALT_INV_Mux19~4_combout\,
	dataf => \inst2|ALT_INV_operand\(12),
	combout => \inst6|Mux19~0_combout\);

-- Location: FF_X43_Y6_N8
\inst6|dataOut[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux19~0_combout\,
	asdata => \inst|out_count\(12),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(12));

-- Location: LABCELL_X43_Y6_N51
\inst6|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux18~0_combout\ = ( \inst2|operand\(13) & ( \inst3|Mux18~4_combout\ ) ) # ( !\inst2|operand\(13) & ( \inst3|Mux18~4_combout\ & ( !\inst7|dataSel\(0) ) ) ) # ( \inst2|operand\(13) & ( !\inst3|Mux18~4_combout\ & ( \inst7|dataSel\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_dataSel\(0),
	datae => \inst2|ALT_INV_operand\(13),
	dataf => \inst3|ALT_INV_Mux18~4_combout\,
	combout => \inst6|Mux18~0_combout\);

-- Location: FF_X43_Y6_N53
\inst6|dataOut[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux18~0_combout\,
	asdata => \inst|out_count\(13),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(13));

-- Location: M10K_X49_Y3_N0
\inst4|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y7_N30
\inst3|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux3~0_combout\ = ( \inst9|alu_result\(12) & ( \inst4|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst7|rf_sel\(3))) # (\inst7|rf_sel\(2)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst7|rf_sel\(0) & 
-- !\inst7|rf_sel\(3))))) ) ) ) # ( !\inst9|alu_result\(12) & ( \inst4|altsyncram_component|auto_generated|q_a\(12) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst7|rf_sel\(3)) # (\inst7|rf_sel\(2)))) ) ) ) # ( \inst9|alu_result\(12) & ( 
-- !\inst4|altsyncram_component|auto_generated|q_a\(12) & ( (\inst7|rf_sel\(0) & (\inst7|rf_sel[1]~DUPLICATE_q\ & !\inst7|rf_sel\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000001010000111100000101001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(2),
	datab => \inst7|ALT_INV_rf_sel\(0),
	datac => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datad => \inst7|ALT_INV_rf_sel\(3),
	datae => \inst9|ALT_INV_alu_result\(12),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst3|Mux3~0_combout\);

-- Location: LABCELL_X46_Y9_N57
\inst3|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux3~1_combout\ = ( \inst3|data_input_z[13]~1_combout\ & ( (!\inst3|data_input_z[13]~0_combout\ & (((\inst3|Mux35~4_combout\)))) # (\inst3|data_input_z[13]~0_combout\ & (((\inst2|operand\(12))) # (\inst3|Mux3~0_combout\))) ) ) # ( 
-- !\inst3|data_input_z[13]~1_combout\ & ( (\inst3|Mux3~0_combout\ & \inst3|data_input_z[13]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110101001111110011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux3~0_combout\,
	datab => \inst3|ALT_INV_Mux35~4_combout\,
	datac => \inst3|ALT_INV_data_input_z[13]~0_combout\,
	datad => \inst2|ALT_INV_operand\(12),
	dataf => \inst3|ALT_INV_data_input_z[13]~1_combout\,
	combout => \inst3|Mux3~1_combout\);

-- Location: FF_X46_Y9_N58
\inst3|data_input_z[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux3~1_combout\,
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(12));

-- Location: LABCELL_X46_Y9_N54
\inst3|regs~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~3_combout\ = ( \inst7|ld_r~q\ & ( \inst3|data_input_z\(12) ) ) # ( !\inst7|ld_r~q\ & ( \inst3|Mux35~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux35~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(12),
	dataf => \inst7|ALT_INV_ld_r~q\,
	combout => \inst3|regs~3_combout\);

-- Location: FF_X45_Y8_N56
\inst3|regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~3_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][12]~q\);

-- Location: LABCELL_X45_Y8_N24
\inst3|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~3_combout\ = ( \inst3|regs[15][12]~q\ & ( \inst2|rx\(2) & ( (\inst3|regs[7][12]~q\) # (\inst2|rx\(3)) ) ) ) # ( !\inst3|regs[15][12]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & \inst3|regs[7][12]~q\) ) ) ) # ( \inst3|regs[15][12]~q\ & ( 
-- !\inst2|rx\(2) & ( (!\inst2|rx\(3) & ((\inst3|regs[3][12]~q\))) # (\inst2|rx\(3) & (\inst3|regs[11][12]~q\)) ) ) ) # ( !\inst3|regs[15][12]~q\ & ( !\inst2|rx\(2) & ( (!\inst2|rx\(3) & ((\inst3|regs[3][12]~q\))) # (\inst2|rx\(3) & (\inst3|regs[11][12]~q\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[11][12]~q\,
	datab => \inst2|ALT_INV_rx\(3),
	datac => \inst3|ALT_INV_regs[7][12]~q\,
	datad => \inst3|ALT_INV_regs[3][12]~q\,
	datae => \inst3|ALT_INV_regs[15][12]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux19~3_combout\);

-- Location: LABCELL_X42_Y9_N0
\inst3|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~0_combout\ = ( \inst3|regs[8][12]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[4][12]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[12][12]~q\))) ) ) ) # ( !\inst3|regs[8][12]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- (\inst3|regs[4][12]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[12][12]~q\))) ) ) ) # ( \inst3|regs[8][12]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[0][12]~q\) ) ) ) # ( !\inst3|regs[8][12]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[0][12]~q\ & 
-- !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][12]~q\,
	datab => \inst3|ALT_INV_regs[12][12]~q\,
	datac => \inst3|ALT_INV_regs[0][12]~q\,
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_regs[8][12]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux19~0_combout\);

-- Location: LABCELL_X40_Y9_N0
\inst3|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~1_combout\ = ( \inst3|regs[9][12]~q\ & ( \inst2|rx\(3) & ( (!\inst2|rx\(2)) # (\inst3|regs[13][12]~q\) ) ) ) # ( !\inst3|regs[9][12]~q\ & ( \inst2|rx\(3) & ( (\inst3|regs[13][12]~q\ & \inst2|rx\(2)) ) ) ) # ( \inst3|regs[9][12]~q\ & ( 
-- !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[1][12]~q\))) # (\inst2|rx\(2) & (\inst3|regs[5][12]~q\)) ) ) ) # ( !\inst3|regs[9][12]~q\ & ( !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[1][12]~q\))) # (\inst2|rx\(2) & (\inst3|regs[5][12]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[5][12]~q\,
	datab => \inst3|ALT_INV_regs[1][12]~q\,
	datac => \inst3|ALT_INV_regs[13][12]~q\,
	datad => \inst2|ALT_INV_rx\(2),
	datae => \inst3|ALT_INV_regs[9][12]~q\,
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux19~1_combout\);

-- Location: LABCELL_X43_Y10_N0
\inst3|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~2_combout\ = ( \inst3|regs[10][12]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[6][12]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[14][12]~q\))) ) ) ) # ( !\inst3|regs[10][12]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- (\inst3|regs[6][12]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[14][12]~q\))) ) ) ) # ( \inst3|regs[10][12]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[2][12]~q\) ) ) ) # ( !\inst3|regs[10][12]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[2][12]~q\ & 
-- !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[6][12]~q\,
	datab => \inst3|ALT_INV_regs[2][12]~q\,
	datac => \inst3|ALT_INV_regs[14][12]~q\,
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_regs[10][12]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux19~2_combout\);

-- Location: LABCELL_X45_Y8_N36
\inst3|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~4_combout\ = ( \inst3|Mux19~1_combout\ & ( \inst3|Mux19~2_combout\ & ( (!\inst2|rx\(0) & (((\inst3|Mux19~0_combout\) # (\inst2|rx\(1))))) # (\inst2|rx\(0) & (((!\inst2|rx\(1))) # (\inst3|Mux19~3_combout\))) ) ) ) # ( !\inst3|Mux19~1_combout\ 
-- & ( \inst3|Mux19~2_combout\ & ( (!\inst2|rx\(0) & (((\inst3|Mux19~0_combout\) # (\inst2|rx\(1))))) # (\inst2|rx\(0) & (\inst3|Mux19~3_combout\ & (\inst2|rx\(1)))) ) ) ) # ( \inst3|Mux19~1_combout\ & ( !\inst3|Mux19~2_combout\ & ( (!\inst2|rx\(0) & 
-- (((!\inst2|rx\(1) & \inst3|Mux19~0_combout\)))) # (\inst2|rx\(0) & (((!\inst2|rx\(1))) # (\inst3|Mux19~3_combout\))) ) ) ) # ( !\inst3|Mux19~1_combout\ & ( !\inst3|Mux19~2_combout\ & ( (!\inst2|rx\(0) & (((!\inst2|rx\(1) & \inst3|Mux19~0_combout\)))) # 
-- (\inst2|rx\(0) & (\inst3|Mux19~3_combout\ & (\inst2|rx\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux19~3_combout\,
	datab => \inst2|ALT_INV_rx\(0),
	datac => \inst2|ALT_INV_rx\(1),
	datad => \inst3|ALT_INV_Mux19~0_combout\,
	datae => \inst3|ALT_INV_Mux19~1_combout\,
	dataf => \inst3|ALT_INV_Mux19~2_combout\,
	combout => \inst3|Mux19~4_combout\);

-- Location: MLABCELL_X34_Y7_N12
\inst9|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~9_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux2~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux18~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux34~4_combout\))) ) + ( \inst9|Add0~14\ ))
-- \inst9|Add0~10\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux2~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux18~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux34~4_combout\))) ) + ( \inst9|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux18~4_combout\,
	datad => \inst9|ALT_INV_Mux2~0_combout\,
	dataf => \inst3|ALT_INV_Mux34~4_combout\,
	cin => \inst9|Add0~14\,
	sumout => \inst9|Add0~9_sumout\,
	cout => \inst9|Add0~10\);

-- Location: MLABCELL_X34_Y7_N30
\inst9|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux34~2_combout\ = ( \inst9|Add0~9_sumout\ & ( (!\inst7|alu_opsel\(5)) # ((!\inst9|Mux18~0_combout\ & (\inst7|alu_opsel\(4) & \inst9|Mux2~0_combout\)) # (\inst9|Mux18~0_combout\ & ((\inst9|Mux2~0_combout\) # (\inst7|alu_opsel\(4))))) ) ) # ( 
-- !\inst9|Add0~9_sumout\ & ( (\inst7|alu_opsel\(5) & ((!\inst9|Mux18~0_combout\ & (\inst7|alu_opsel\(4) & \inst9|Mux2~0_combout\)) # (\inst9|Mux18~0_combout\ & ((\inst9|Mux2~0_combout\) # (\inst7|alu_opsel\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010110101011101111111010101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(5),
	datab => \inst9|ALT_INV_Mux18~0_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(4),
	datad => \inst9|ALT_INV_Mux2~0_combout\,
	dataf => \inst9|ALT_INV_Add0~9_sumout\,
	combout => \inst9|Mux34~2_combout\);

-- Location: MLABCELL_X34_Y7_N36
\inst9|Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux34~3_combout\ = ( \inst9|Mux34~1_combout\ & ( \inst9|Mux34~2_combout\ & ( ((!\inst7|alu_opsel\(6)) # ((\inst9|Mux18~0_combout\ & \inst9|Mux34~0_combout\))) # (\inst9|Mux2~0_combout\) ) ) ) # ( !\inst9|Mux34~1_combout\ & ( \inst9|Mux34~2_combout\ 
-- & ( (!\inst7|alu_opsel\(6)) # ((\inst9|Mux18~0_combout\ & \inst9|Mux34~0_combout\)) ) ) ) # ( \inst9|Mux34~1_combout\ & ( !\inst9|Mux34~2_combout\ & ( ((\inst9|Mux18~0_combout\ & \inst9|Mux34~0_combout\)) # (\inst9|Mux2~0_combout\) ) ) ) # ( 
-- !\inst9|Mux34~1_combout\ & ( !\inst9|Mux34~2_combout\ & ( (\inst9|Mux18~0_combout\ & \inst9|Mux34~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011111110000111100111111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux2~0_combout\,
	datab => \inst9|ALT_INV_Mux18~0_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(6),
	datad => \inst9|ALT_INV_Mux34~0_combout\,
	datae => \inst9|ALT_INV_Mux34~1_combout\,
	dataf => \inst9|ALT_INV_Mux34~2_combout\,
	combout => \inst9|Mux34~3_combout\);

-- Location: FF_X34_Y7_N37
\inst9|result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux34~3_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(13));

-- Location: FF_X46_Y7_N46
\inst9|alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(13));

-- Location: LABCELL_X46_Y7_N45
\inst3|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux2~0_combout\ = ( \inst9|alu_result\(13) & ( \inst4|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst7|rf_sel\(3) & ((!\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst7|rf_sel\(2))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst7|rf_sel\(0)))))) # 
-- (\inst7|rf_sel\(3) & (((!\inst7|rf_sel[1]~DUPLICATE_q\)))) ) ) ) # ( !\inst9|alu_result\(13) & ( \inst4|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst7|rf_sel\(3)) # (\inst7|rf_sel\(2)))) ) ) ) # ( 
-- \inst9|alu_result\(13) & ( !\inst4|altsyncram_component|auto_generated|q_a\(13) & ( (\inst7|rf_sel\(0) & (!\inst7|rf_sel\(3) & \inst7|rf_sel[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011000001011111000000000101111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(2),
	datab => \inst7|ALT_INV_rf_sel\(0),
	datac => \inst7|ALT_INV_rf_sel\(3),
	datad => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datae => \inst9|ALT_INV_alu_result\(13),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst3|Mux2~0_combout\);

-- Location: LABCELL_X46_Y9_N0
\inst3|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux2~1_combout\ = ( \inst3|data_input_z[13]~1_combout\ & ( (!\inst3|data_input_z[13]~0_combout\ & (\inst3|Mux34~4_combout\)) # (\inst3|data_input_z[13]~0_combout\ & (((\inst3|Mux2~0_combout\) # (\inst2|operand\(13))))) ) ) # ( 
-- !\inst3|data_input_z[13]~1_combout\ & ( (\inst3|data_input_z[13]~0_combout\ & \inst3|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101000111011101110100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux34~4_combout\,
	datab => \inst3|ALT_INV_data_input_z[13]~0_combout\,
	datac => \inst2|ALT_INV_operand\(13),
	datad => \inst3|ALT_INV_Mux2~0_combout\,
	dataf => \inst3|ALT_INV_data_input_z[13]~1_combout\,
	combout => \inst3|Mux2~1_combout\);

-- Location: FF_X46_Y9_N2
\inst3|data_input_z[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux2~1_combout\,
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(13));

-- Location: LABCELL_X46_Y9_N3
\inst3|regs~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~2_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux34~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux34~4_combout\,
	datac => \inst7|ALT_INV_ld_r~q\,
	datad => \inst3|ALT_INV_data_input_z\(13),
	combout => \inst3|regs~2_combout\);

-- Location: FF_X40_Y10_N44
\inst3|regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][13]~q\);

-- Location: LABCELL_X40_Y10_N0
\inst3|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~3_combout\ = ( \inst3|regs[13][13]~q\ & ( \inst3|regs[15][13]~q\ & ( ((!\inst2|rx\(1) & ((\inst3|regs[12][13]~q\))) # (\inst2|rx\(1) & (\inst3|regs[14][13]~q\))) # (\inst2|rx\(0)) ) ) ) # ( !\inst3|regs[13][13]~q\ & ( \inst3|regs[15][13]~q\ & 
-- ( (!\inst2|rx\(0) & ((!\inst2|rx\(1) & ((\inst3|regs[12][13]~q\))) # (\inst2|rx\(1) & (\inst3|regs[14][13]~q\)))) # (\inst2|rx\(0) & (((\inst2|rx\(1))))) ) ) ) # ( \inst3|regs[13][13]~q\ & ( !\inst3|regs[15][13]~q\ & ( (!\inst2|rx\(0) & ((!\inst2|rx\(1) & 
-- ((\inst3|regs[12][13]~q\))) # (\inst2|rx\(1) & (\inst3|regs[14][13]~q\)))) # (\inst2|rx\(0) & (((!\inst2|rx\(1))))) ) ) ) # ( !\inst3|regs[13][13]~q\ & ( !\inst3|regs[15][13]~q\ & ( (!\inst2|rx\(0) & ((!\inst2|rx\(1) & ((\inst3|regs[12][13]~q\))) # 
-- (\inst2|rx\(1) & (\inst3|regs[14][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst3|ALT_INV_regs[14][13]~q\,
	datac => \inst2|ALT_INV_rx\(1),
	datad => \inst3|ALT_INV_regs[12][13]~q\,
	datae => \inst3|ALT_INV_regs[13][13]~q\,
	dataf => \inst3|ALT_INV_regs[15][13]~q\,
	combout => \inst3|Mux18~3_combout\);

-- Location: LABCELL_X42_Y11_N24
\inst3|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~2_combout\ = ( \inst3|regs[10][13]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[11][13]~q\) ) ) ) # ( !\inst3|regs[10][13]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[11][13]~q\) ) ) ) # ( \inst3|regs[10][13]~q\ & ( 
-- !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[8][13]~q\))) # (\inst2|rx\(0) & (\inst3|regs[9][13]~q\)) ) ) ) # ( !\inst3|regs[10][13]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[8][13]~q\))) # (\inst2|rx\(0) & (\inst3|regs[9][13]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst3|ALT_INV_regs[9][13]~q\,
	datac => \inst3|ALT_INV_regs[8][13]~q\,
	datad => \inst3|ALT_INV_regs[11][13]~q\,
	datae => \inst3|ALT_INV_regs[10][13]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux18~2_combout\);

-- Location: FF_X39_Y11_N34
\inst3|regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][13]~q\);

-- Location: FF_X39_Y11_N25
\inst3|regs[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][13]~q\);

-- Location: LABCELL_X40_Y11_N3
\inst3|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~0_combout\ = ( \inst3|regs[2][13]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[3][13]~q\) ) ) ) # ( !\inst3|regs[2][13]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[3][13]~q\) ) ) ) # ( \inst3|regs[2][13]~q\ & ( 
-- !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[0][13]~q\))) # (\inst2|rx\(0) & (\inst3|regs[1][13]~q\)) ) ) ) # ( !\inst3|regs[2][13]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[0][13]~q\))) # (\inst2|rx\(0) & (\inst3|regs[1][13]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst3|ALT_INV_regs[1][13]~q\,
	datac => \inst3|ALT_INV_regs[0][13]~q\,
	datad => \inst3|ALT_INV_regs[3][13]~q\,
	datae => \inst3|ALT_INV_regs[2][13]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux18~0_combout\);

-- Location: FF_X45_Y10_N13
\inst3|regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~2_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][13]~q\);

-- Location: LABCELL_X45_Y10_N33
\inst3|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~1_combout\ = ( \inst3|regs[6][13]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[7][13]~q\) ) ) ) # ( !\inst3|regs[6][13]~q\ & ( \inst2|rx\(1) & ( (\inst3|regs[7][13]~q\ & \inst2|rx\(0)) ) ) ) # ( \inst3|regs[6][13]~q\ & ( 
-- !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[4][13]~q\))) # (\inst2|rx\(0) & (\inst3|regs[5][13]~q\)) ) ) ) # ( !\inst3|regs[6][13]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[4][13]~q\))) # (\inst2|rx\(0) & (\inst3|regs[5][13]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[7][13]~q\,
	datab => \inst2|ALT_INV_rx\(0),
	datac => \inst3|ALT_INV_regs[5][13]~q\,
	datad => \inst3|ALT_INV_regs[4][13]~q\,
	datae => \inst3|ALT_INV_regs[6][13]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux18~1_combout\);

-- Location: LABCELL_X42_Y10_N54
\inst3|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~4_combout\ = ( \inst3|Mux18~0_combout\ & ( \inst3|Mux18~1_combout\ & ( (!\inst2|rx\(3)) # ((!\inst2|rx\(2) & ((\inst3|Mux18~2_combout\))) # (\inst2|rx\(2) & (\inst3|Mux18~3_combout\))) ) ) ) # ( !\inst3|Mux18~0_combout\ & ( 
-- \inst3|Mux18~1_combout\ & ( (!\inst2|rx\(2) & (\inst2|rx\(3) & ((\inst3|Mux18~2_combout\)))) # (\inst2|rx\(2) & ((!\inst2|rx\(3)) # ((\inst3|Mux18~3_combout\)))) ) ) ) # ( \inst3|Mux18~0_combout\ & ( !\inst3|Mux18~1_combout\ & ( (!\inst2|rx\(2) & 
-- ((!\inst2|rx\(3)) # ((\inst3|Mux18~2_combout\)))) # (\inst2|rx\(2) & (\inst2|rx\(3) & (\inst3|Mux18~3_combout\))) ) ) ) # ( !\inst3|Mux18~0_combout\ & ( !\inst3|Mux18~1_combout\ & ( (\inst2|rx\(3) & ((!\inst2|rx\(2) & ((\inst3|Mux18~2_combout\))) # 
-- (\inst2|rx\(2) & (\inst3|Mux18~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(2),
	datab => \inst2|ALT_INV_rx\(3),
	datac => \inst3|ALT_INV_Mux18~3_combout\,
	datad => \inst3|ALT_INV_Mux18~2_combout\,
	datae => \inst3|ALT_INV_Mux18~0_combout\,
	dataf => \inst3|ALT_INV_Mux18~1_combout\,
	combout => \inst3|Mux18~4_combout\);

-- Location: MLABCELL_X34_Y9_N54
\inst9|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~8_combout\ = ( \inst3|Mux18~4_combout\ & ( \inst3|Mux34~4_combout\ & ( (!\inst7|alu_opsel\(2) & ((\inst7|alu_opsel\(3)))) # (\inst7|alu_opsel\(2) & (!\inst2|operand\(13) & !\inst7|alu_opsel\(3))) ) ) ) # ( !\inst3|Mux18~4_combout\ & ( 
-- \inst3|Mux34~4_combout\ & ( !\inst7|alu_opsel\(0) $ (((!\inst7|alu_opsel\(2)) # ((!\inst2|operand\(13) & !\inst7|alu_opsel\(3))))) ) ) ) # ( \inst3|Mux18~4_combout\ & ( !\inst3|Mux34~4_combout\ & ( !\inst7|alu_opsel\(0) $ (((!\inst7|alu_opsel\(3) & 
-- ((!\inst7|alu_opsel\(2)) # (\inst2|operand\(13)))))) ) ) ) # ( !\inst3|Mux18~4_combout\ & ( !\inst3|Mux34~4_combout\ & ( (\inst7|alu_opsel\(2) & (\inst2|operand\(13) & !\inst7|alu_opsel\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000010011111011000000010101111010100100101001001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(2),
	datab => \inst2|ALT_INV_operand\(13),
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(0),
	datae => \inst3|ALT_INV_Mux18~4_combout\,
	dataf => \inst3|ALT_INV_Mux34~4_combout\,
	combout => \inst9|LessThan0~8_combout\);

-- Location: LABCELL_X42_Y7_N42
\inst9|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~9_combout\ = ( \inst7|alu_opsel\(3) & ( \inst3|Mux19~4_combout\ & ( (!\inst3|Mux35~4_combout\ & ((!\inst7|alu_opsel\(0)))) # (\inst3|Mux35~4_combout\ & (!\inst7|alu_opsel\(2))) ) ) ) # ( !\inst7|alu_opsel\(3) & ( \inst3|Mux19~4_combout\ & 
-- ( (!\inst3|Mux35~4_combout\ & (!\inst7|alu_opsel\(0) $ (((!\inst7|alu_opsel\(2)) # (\inst2|operand\(12)))))) # (\inst3|Mux35~4_combout\ & (\inst7|alu_opsel\(2) & ((!\inst2|operand\(12))))) ) ) ) # ( \inst7|alu_opsel\(3) & ( !\inst3|Mux19~4_combout\ & ( 
-- (\inst3|Mux35~4_combout\ & (!\inst7|alu_opsel\(2) $ (!\inst7|alu_opsel\(0)))) ) ) ) # ( !\inst7|alu_opsel\(3) & ( !\inst3|Mux19~4_combout\ & ( (!\inst3|Mux35~4_combout\ & (\inst7|alu_opsel\(2) & ((\inst2|operand\(12))))) # (\inst3|Mux35~4_combout\ & 
-- (!\inst7|alu_opsel\(0) $ (((!\inst7|alu_opsel\(2)) # (!\inst2|operand\(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110110000101000001010000111001000010101110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux35~4_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(2),
	datac => \inst7|ALT_INV_alu_opsel\(0),
	datad => \inst2|ALT_INV_operand\(12),
	datae => \inst7|ALT_INV_alu_opsel\(3),
	dataf => \inst3|ALT_INV_Mux19~4_combout\,
	combout => \inst9|LessThan0~9_combout\);

-- Location: LABCELL_X36_Y7_N30
\inst9|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~11_combout\ = ( !\inst9|LessThan0~8_combout\ & ( !\inst9|LessThan0~9_combout\ & ( (!\inst9|LessThan0~7_combout\ & (!\inst9|LessThan0~10_combout\ & (!\inst9|Mux4~0_combout\ $ (\inst9|Mux20~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux4~0_combout\,
	datab => \inst9|ALT_INV_Mux20~0_combout\,
	datac => \inst9|ALT_INV_LessThan0~7_combout\,
	datad => \inst9|ALT_INV_LessThan0~10_combout\,
	datae => \inst9|ALT_INV_LessThan0~8_combout\,
	dataf => \inst9|ALT_INV_LessThan0~9_combout\,
	combout => \inst9|LessThan0~11_combout\);

-- Location: LABCELL_X35_Y7_N36
\inst9|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~12_combout\ = ( \inst9|LessThan0~11_combout\ & ( (!\inst9|Mux23~0_combout\ & (!\inst9|Mux7~0_combout\ & (!\inst9|Mux6~0_combout\ $ (\inst9|Mux22~0_combout\)))) # (\inst9|Mux23~0_combout\ & (\inst9|Mux7~0_combout\ & 
-- (!\inst9|Mux6~0_combout\ $ (\inst9|Mux22~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux23~0_combout\,
	datab => \inst9|ALT_INV_Mux7~0_combout\,
	datac => \inst9|ALT_INV_Mux6~0_combout\,
	datad => \inst9|ALT_INV_Mux22~0_combout\,
	dataf => \inst9|ALT_INV_LessThan0~11_combout\,
	combout => \inst9|LessThan0~12_combout\);

-- Location: MLABCELL_X34_Y9_N18
\inst9|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~13_combout\ = ( \inst7|alu_opsel\(2) & ( \inst3|Mux23~4_combout\ & ( (!\inst7|alu_opsel\(3) & (!\inst2|operand\(8) & ((!\inst7|alu_opsel\(0)) # (\inst3|Mux39~4_combout\)))) # (\inst7|alu_opsel\(3) & (((!\inst3|Mux39~4_combout\ & 
-- !\inst7|alu_opsel\(0))))) ) ) ) # ( !\inst7|alu_opsel\(2) & ( \inst3|Mux23~4_combout\ & ( (\inst7|alu_opsel\(3) & ((!\inst7|alu_opsel\(0)) # (\inst3|Mux39~4_combout\))) ) ) ) # ( \inst7|alu_opsel\(2) & ( !\inst3|Mux23~4_combout\ & ( (!\inst2|operand\(8) & 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux39~4_combout\ & \inst7|alu_opsel\(0)))) ) ) ) # ( !\inst7|alu_opsel\(2) & ( !\inst3|Mux23~4_combout\ & ( (\inst3|Mux39~4_combout\ & \inst7|alu_opsel\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000100000110011000000111011100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_operand\(8),
	datab => \inst7|ALT_INV_alu_opsel\(3),
	datac => \inst3|ALT_INV_Mux39~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(0),
	datae => \inst7|ALT_INV_alu_opsel\(2),
	dataf => \inst3|ALT_INV_Mux23~4_combout\,
	combout => \inst9|LessThan0~13_combout\);

-- Location: LABCELL_X36_Y7_N18
\inst9|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~15_combout\ = ( \inst2|operand\(10) & ( \inst3|Mux21~4_combout\ & ( (\inst7|alu_opsel\(3) & ((!\inst3|Mux37~4_combout\ & (!\inst7|alu_opsel\(0))) # (\inst3|Mux37~4_combout\ & ((!\inst7|alu_opsel\(2)))))) ) ) ) # ( !\inst2|operand\(10) & ( 
-- \inst3|Mux21~4_combout\ & ( (!\inst3|Mux37~4_combout\ & (!\inst7|alu_opsel\(0) & ((\inst7|alu_opsel\(2)) # (\inst7|alu_opsel\(3))))) # (\inst3|Mux37~4_combout\ & ((!\inst7|alu_opsel\(3) $ (!\inst7|alu_opsel\(2))))) ) ) ) # ( \inst2|operand\(10) & ( 
-- !\inst3|Mux21~4_combout\ & ( (\inst3|Mux37~4_combout\ & (\inst7|alu_opsel\(0) & !\inst7|alu_opsel\(2))) ) ) ) # ( !\inst2|operand\(10) & ( !\inst3|Mux21~4_combout\ & ( (\inst3|Mux37~4_combout\ & (\inst7|alu_opsel\(0) & ((!\inst7|alu_opsel\(3)) # 
-- (!\inst7|alu_opsel\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010000000100010000000000001101110110000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux37~4_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(10),
	dataf => \inst3|ALT_INV_Mux21~4_combout\,
	combout => \inst9|LessThan0~15_combout\);

-- Location: LABCELL_X36_Y7_N48
\inst9|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~16_combout\ = ( !\inst9|LessThan0~8_combout\ & ( !\inst9|LessThan0~9_combout\ & ( (!\inst9|LessThan0~7_combout\ & ((!\inst9|Mux4~0_combout\ & ((\inst9|LessThan0~15_combout\) # (\inst9|Mux20~0_combout\))) # (\inst9|Mux4~0_combout\ & 
-- (\inst9|Mux20~0_combout\ & \inst9|LessThan0~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux4~0_combout\,
	datab => \inst9|ALT_INV_Mux20~0_combout\,
	datac => \inst9|ALT_INV_LessThan0~7_combout\,
	datad => \inst9|ALT_INV_LessThan0~15_combout\,
	datae => \inst9|ALT_INV_LessThan0~8_combout\,
	dataf => \inst9|ALT_INV_LessThan0~9_combout\,
	combout => \inst9|LessThan0~16_combout\);

-- Location: MLABCELL_X34_Y7_N48
\inst9|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~14_combout\ = ( \inst9|Mux3~0_combout\ & ( \inst9|Mux19~0_combout\ & ( (!\inst9|Mux17~0_combout\ & (\inst9|Mux18~0_combout\ & (!\inst9|Mux2~0_combout\ & !\inst9|Mux1~0_combout\))) # (\inst9|Mux17~0_combout\ & ((!\inst9|Mux1~0_combout\) # 
-- ((\inst9|Mux18~0_combout\ & !\inst9|Mux2~0_combout\)))) ) ) ) # ( !\inst9|Mux3~0_combout\ & ( \inst9|Mux19~0_combout\ & ( (!\inst9|Mux17~0_combout\ & (!\inst9|Mux1~0_combout\ & ((!\inst9|Mux2~0_combout\) # (\inst9|Mux18~0_combout\)))) # 
-- (\inst9|Mux17~0_combout\ & (((!\inst9|Mux2~0_combout\) # (!\inst9|Mux1~0_combout\)) # (\inst9|Mux18~0_combout\))) ) ) ) # ( \inst9|Mux3~0_combout\ & ( !\inst9|Mux19~0_combout\ & ( (!\inst9|Mux17~0_combout\ & (\inst9|Mux18~0_combout\ & 
-- (!\inst9|Mux2~0_combout\ & !\inst9|Mux1~0_combout\))) # (\inst9|Mux17~0_combout\ & ((!\inst9|Mux1~0_combout\) # ((\inst9|Mux18~0_combout\ & !\inst9|Mux2~0_combout\)))) ) ) ) # ( !\inst9|Mux3~0_combout\ & ( !\inst9|Mux19~0_combout\ & ( 
-- (!\inst9|Mux17~0_combout\ & (\inst9|Mux18~0_combout\ & (!\inst9|Mux2~0_combout\ & !\inst9|Mux1~0_combout\))) # (\inst9|Mux17~0_combout\ & ((!\inst9|Mux1~0_combout\) # ((\inst9|Mux18~0_combout\ & !\inst9|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100010000011101010001000011110111010100010111010100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux17~0_combout\,
	datab => \inst9|ALT_INV_Mux18~0_combout\,
	datac => \inst9|ALT_INV_Mux2~0_combout\,
	datad => \inst9|ALT_INV_Mux1~0_combout\,
	datae => \inst9|ALT_INV_Mux3~0_combout\,
	dataf => \inst9|ALT_INV_Mux19~0_combout\,
	combout => \inst9|LessThan0~14_combout\);

-- Location: LABCELL_X35_Y7_N12
\inst9|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|LessThan0~17_combout\ = ( !\inst9|LessThan0~14_combout\ & ( \inst9|LessThan0~11_combout\ & ( (!\inst9|LessThan0~16_combout\ & ((!\inst9|Mux6~0_combout\ & (!\inst9|LessThan0~13_combout\ & !\inst9|Mux22~0_combout\)) # (\inst9|Mux6~0_combout\ & 
-- ((!\inst9|LessThan0~13_combout\) # (!\inst9|Mux22~0_combout\))))) ) ) ) # ( !\inst9|LessThan0~14_combout\ & ( !\inst9|LessThan0~11_combout\ & ( !\inst9|LessThan0~16_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011010100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux6~0_combout\,
	datab => \inst9|ALT_INV_LessThan0~13_combout\,
	datac => \inst9|ALT_INV_Mux22~0_combout\,
	datad => \inst9|ALT_INV_LessThan0~16_combout\,
	datae => \inst9|ALT_INV_LessThan0~14_combout\,
	dataf => \inst9|ALT_INV_LessThan0~11_combout\,
	combout => \inst9|LessThan0~17_combout\);

-- Location: LABCELL_X35_Y7_N48
\inst9|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux34~1_combout\ = ( \inst9|LessThan0~12_combout\ & ( \inst9|LessThan0~17_combout\ & ( (\inst7|alu_opsel\(6) & ((!\inst9|Mux16~0_combout\ & ((\inst9|LessThan0~6_combout\) # (\inst9|Mux0~0_combout\))) # (\inst9|Mux16~0_combout\ & 
-- (\inst9|Mux0~0_combout\ & \inst9|LessThan0~6_combout\)))) ) ) ) # ( !\inst9|LessThan0~12_combout\ & ( \inst9|LessThan0~17_combout\ & ( (\inst7|alu_opsel\(6) & ((!\inst9|Mux16~0_combout\) # (\inst9|Mux0~0_combout\))) ) ) ) # ( \inst9|LessThan0~12_combout\ 
-- & ( !\inst9|LessThan0~17_combout\ & ( (!\inst9|Mux16~0_combout\ & (\inst9|Mux0~0_combout\ & \inst7|alu_opsel\(6))) ) ) ) # ( !\inst9|LessThan0~12_combout\ & ( !\inst9|LessThan0~17_combout\ & ( (!\inst9|Mux16~0_combout\ & (\inst9|Mux0~0_combout\ & 
-- \inst7|alu_opsel\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000001011000010110000001000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux16~0_combout\,
	datab => \inst9|ALT_INV_Mux0~0_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(6),
	datad => \inst9|ALT_INV_LessThan0~6_combout\,
	datae => \inst9|ALT_INV_LessThan0~12_combout\,
	dataf => \inst9|ALT_INV_LessThan0~17_combout\,
	combout => \inst9|Mux34~1_combout\);

-- Location: MLABCELL_X34_Y7_N15
\inst9|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~57_sumout\ = SUM(( (!\inst7|alu_opsel\(0) & (\inst3|Mux17~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux33~4_combout\))) ) + ( !\inst7|alu_opsel\(4) $ (!\inst9|Mux1~0_combout\) ) + ( \inst9|Add0~10\ ))
-- \inst9|Add0~58\ = CARRY(( (!\inst7|alu_opsel\(0) & (\inst3|Mux17~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux33~4_combout\))) ) + ( !\inst7|alu_opsel\(4) $ (!\inst9|Mux1~0_combout\) ) + ( \inst9|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux17~4_combout\,
	datad => \inst3|ALT_INV_Mux33~4_combout\,
	dataf => \inst9|ALT_INV_Mux1~0_combout\,
	cin => \inst9|Add0~10\,
	sumout => \inst9|Add0~57_sumout\,
	cout => \inst9|Add0~58\);

-- Location: MLABCELL_X34_Y7_N57
\inst9|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux33~0_combout\ = ( \inst9|Add0~57_sumout\ & ( (!\inst7|alu_opsel\(5)) # ((!\inst7|alu_opsel\(4) & (\inst9|Mux1~0_combout\ & \inst9|Mux17~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux17~0_combout\) # (\inst9|Mux1~0_combout\)))) ) ) # ( 
-- !\inst9|Add0~57_sumout\ & ( (\inst7|alu_opsel\(5) & ((!\inst7|alu_opsel\(4) & (\inst9|Mux1~0_combout\ & \inst9|Mux17~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux17~0_combout\) # (\inst9|Mux1~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010110101011101111111010101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(5),
	datab => \inst7|ALT_INV_alu_opsel\(4),
	datac => \inst9|ALT_INV_Mux1~0_combout\,
	datad => \inst9|ALT_INV_Mux17~0_combout\,
	dataf => \inst9|ALT_INV_Add0~57_sumout\,
	combout => \inst9|Mux33~0_combout\);

-- Location: MLABCELL_X34_Y7_N42
\inst9|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux33~1_combout\ = ( \inst9|Mux34~1_combout\ & ( \inst9|Mux33~0_combout\ & ( ((!\inst7|alu_opsel\(6)) # ((\inst9|Mux17~0_combout\ & \inst9|Mux34~0_combout\))) # (\inst9|Mux1~0_combout\) ) ) ) # ( !\inst9|Mux34~1_combout\ & ( \inst9|Mux33~0_combout\ 
-- & ( (!\inst7|alu_opsel\(6)) # ((\inst9|Mux17~0_combout\ & \inst9|Mux34~0_combout\)) ) ) ) # ( \inst9|Mux34~1_combout\ & ( !\inst9|Mux33~0_combout\ & ( ((\inst9|Mux17~0_combout\ & \inst9|Mux34~0_combout\)) # (\inst9|Mux1~0_combout\) ) ) ) # ( 
-- !\inst9|Mux34~1_combout\ & ( !\inst9|Mux33~0_combout\ & ( (\inst9|Mux17~0_combout\ & \inst9|Mux34~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110111011111110000111101011111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux17~0_combout\,
	datab => \inst9|ALT_INV_Mux1~0_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(6),
	datad => \inst9|ALT_INV_Mux34~0_combout\,
	datae => \inst9|ALT_INV_Mux34~1_combout\,
	dataf => \inst9|ALT_INV_Mux33~0_combout\,
	combout => \inst9|Mux33~1_combout\);

-- Location: FF_X34_Y7_N43
\inst9|result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux33~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(14));

-- Location: FF_X46_Y7_N13
\inst9|alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(14));

-- Location: LABCELL_X43_Y6_N33
\inst6|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux17~0_combout\ = ( \inst3|Mux17~4_combout\ & ( (!\inst7|dataSel\(0)) # (\inst2|operand\(14)) ) ) # ( !\inst3|Mux17~4_combout\ & ( (\inst2|operand\(14) & \inst7|dataSel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_operand\(14),
	datac => \inst7|ALT_INV_dataSel\(0),
	dataf => \inst3|ALT_INV_Mux17~4_combout\,
	combout => \inst6|Mux17~0_combout\);

-- Location: FF_X43_Y6_N35
\inst6|dataOut[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux17~0_combout\,
	asdata => \inst|out_count\(14),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(14));

-- Location: LABCELL_X43_Y6_N24
\inst6|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux16~0_combout\ = ( \inst2|operand\(15) & ( (\inst3|Mux16~4_combout\) # (\inst7|dataSel\(0)) ) ) # ( !\inst2|operand\(15) & ( (!\inst7|dataSel\(0) & \inst3|Mux16~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_dataSel\(0),
	datac => \inst3|ALT_INV_Mux16~4_combout\,
	datae => \inst2|ALT_INV_operand\(15),
	combout => \inst6|Mux16~0_combout\);

-- Location: LABCELL_X43_Y8_N33
\inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~17_sumout\ = SUM(( \inst|out_count\(11) ) + ( GND ) + ( \inst|Add0~22\ ))
-- \inst|Add0~18\ = CARRY(( \inst|out_count\(11) ) + ( GND ) + ( \inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(11),
	cin => \inst|Add0~22\,
	sumout => \inst|Add0~17_sumout\,
	cout => \inst|Add0~18\);

-- Location: LABCELL_X43_Y8_N36
\inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~13_sumout\ = SUM(( \inst|out_count\(12) ) + ( GND ) + ( \inst|Add0~18\ ))
-- \inst|Add0~14\ = CARRY(( \inst|out_count\(12) ) + ( GND ) + ( \inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(12),
	cin => \inst|Add0~18\,
	sumout => \inst|Add0~13_sumout\,
	cout => \inst|Add0~14\);

-- Location: LABCELL_X43_Y8_N39
\inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~9_sumout\ = SUM(( \inst|out_count\(13) ) + ( GND ) + ( \inst|Add0~14\ ))
-- \inst|Add0~10\ = CARRY(( \inst|out_count\(13) ) + ( GND ) + ( \inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(13),
	cin => \inst|Add0~14\,
	sumout => \inst|Add0~9_sumout\,
	cout => \inst|Add0~10\);

-- Location: LABCELL_X43_Y8_N42
\inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~5_sumout\ = SUM(( \inst|out_count\(14) ) + ( GND ) + ( \inst|Add0~10\ ))
-- \inst|Add0~6\ = CARRY(( \inst|out_count\(14) ) + ( GND ) + ( \inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_out_count\(14),
	cin => \inst|Add0~10\,
	sumout => \inst|Add0~5_sumout\,
	cout => \inst|Add0~6\);

-- Location: LABCELL_X43_Y8_N45
\inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~1_sumout\ = SUM(( \inst|out_count\(15) ) + ( GND ) + ( \inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(15),
	cin => \inst|Add0~6\,
	sumout => \inst|Add0~1_sumout\);

-- Location: LABCELL_X43_Y8_N51
\inst|out_count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~0_combout\ = ( \inst3|Mux16~4_combout\ & ( (!\inst7|increment\(2) & (((\inst|Add0~1_sumout\)))) # (\inst7|increment\(2) & ((!\inst7|increment\(0)) # ((\inst2|operand\(15))))) ) ) # ( !\inst3|Mux16~4_combout\ & ( (!\inst7|increment\(2) & 
-- (((\inst|Add0~1_sumout\)))) # (\inst7|increment\(2) & (\inst7|increment\(0) & (\inst2|operand\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(0),
	datab => \inst7|ALT_INV_increment\(2),
	datac => \inst2|ALT_INV_operand\(15),
	datad => \inst|ALT_INV_Add0~1_sumout\,
	dataf => \inst3|ALT_INV_Mux16~4_combout\,
	combout => \inst|out_count~0_combout\);

-- Location: LABCELL_X50_Y9_N12
\inst7|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux56~0_combout\ = ( !\inst2|opcode\(5) & ( !\inst2|opcode\(0) & ( !\inst2|opcode\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(1),
	datae => \inst2|ALT_INV_opcode\(5),
	dataf => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Mux56~0_combout\);

-- Location: LABCELL_X46_Y7_N24
\inst9|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Equal0~2_combout\ = ( !\inst9|result\(15) & ( (!\inst9|result\(0) & (!\inst9|result\(14) & !\inst9|result\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_result\(0),
	datab => \inst9|ALT_INV_result\(14),
	datac => \inst9|ALT_INV_result\(1),
	datae => \inst9|ALT_INV_result\(15),
	combout => \inst9|Equal0~2_combout\);

-- Location: MLABCELL_X34_Y8_N27
\inst9|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux42~0_combout\ = ( \inst9|Add0~37_sumout\ & ( (!\inst7|alu_opsel\(5)) # ((!\inst7|alu_opsel\(4) & (\inst9|Mux26~0_combout\ & \inst9|Mux10~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux10~0_combout\) # (\inst9|Mux26~0_combout\)))) ) ) # ( 
-- !\inst9|Add0~37_sumout\ & ( (\inst7|alu_opsel\(5) & ((!\inst7|alu_opsel\(4) & (\inst9|Mux26~0_combout\ & \inst9|Mux10~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux10~0_combout\) # (\inst9|Mux26~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001111001101110111111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(5),
	datac => \inst9|ALT_INV_Mux26~0_combout\,
	datad => \inst9|ALT_INV_Mux10~0_combout\,
	dataf => \inst9|ALT_INV_Add0~37_sumout\,
	combout => \inst9|Mux42~0_combout\);

-- Location: LABCELL_X33_Y7_N0
\inst9|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux42~1_combout\ = ( \inst9|Mux34~0_combout\ & ( \inst9|Mux34~1_combout\ & ( (((!\inst7|alu_opsel\(6) & \inst9|Mux42~0_combout\)) # (\inst9|Mux10~0_combout\)) # (\inst9|Mux26~0_combout\) ) ) ) # ( !\inst9|Mux34~0_combout\ & ( 
-- \inst9|Mux34~1_combout\ & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux42~0_combout\)) # (\inst9|Mux10~0_combout\) ) ) ) # ( \inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( ((!\inst7|alu_opsel\(6) & \inst9|Mux42~0_combout\)) # (\inst9|Mux26~0_combout\) 
-- ) ) ) # ( !\inst9|Mux34~0_combout\ & ( !\inst9|Mux34~1_combout\ & ( (!\inst7|alu_opsel\(6) & \inst9|Mux42~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010111010101110100001100111111110101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux26~0_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(6),
	datac => \inst9|ALT_INV_Mux42~0_combout\,
	datad => \inst9|ALT_INV_Mux10~0_combout\,
	datae => \inst9|ALT_INV_Mux34~0_combout\,
	dataf => \inst9|ALT_INV_Mux34~1_combout\,
	combout => \inst9|Mux42~1_combout\);

-- Location: FF_X33_Y7_N2
\inst9|result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux42~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(5));

-- Location: FF_X33_Y7_N44
\inst9|result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux37~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(10));

-- Location: LABCELL_X33_Y7_N6
\inst9|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Equal0~1_combout\ = ( !\inst9|result\(10) & ( (!\inst9|result\(5) & (!\inst9|result\(6) & (!\inst9|result\(3) & !\inst9|result\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_result\(5),
	datab => \inst9|ALT_INV_result\(6),
	datac => \inst9|ALT_INV_result\(3),
	datad => \inst9|ALT_INV_result\(7),
	dataf => \inst9|ALT_INV_result\(10),
	combout => \inst9|Equal0~1_combout\);

-- Location: LABCELL_X35_Y7_N39
\inst9|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux39~0_combout\ = ( \inst9|Add0~25_sumout\ & ( (!\inst7|alu_opsel\(5)) # ((!\inst9|Mux23~0_combout\ & (\inst9|Mux7~0_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux23~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst9|Mux7~0_combout\)))) ) ) # ( 
-- !\inst9|Add0~25_sumout\ & ( (\inst7|alu_opsel\(5) & ((!\inst9|Mux23~0_combout\ & (\inst9|Mux7~0_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux23~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst9|Mux7~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011111111111000101111111111100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux23~0_combout\,
	datab => \inst9|ALT_INV_Mux7~0_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(4),
	datad => \inst7|ALT_INV_alu_opsel\(5),
	dataf => \inst9|ALT_INV_Add0~25_sumout\,
	combout => \inst9|Mux39~0_combout\);

-- Location: LABCELL_X35_Y7_N0
\inst9|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux39~1_combout\ = ( \inst9|Mux23~0_combout\ & ( \inst9|Mux39~0_combout\ & ( ((!\inst7|alu_opsel\(6)) # ((\inst9|Mux7~0_combout\ & \inst9|Mux34~1_combout\))) # (\inst9|Mux34~0_combout\) ) ) ) # ( !\inst9|Mux23~0_combout\ & ( \inst9|Mux39~0_combout\ 
-- & ( (!\inst7|alu_opsel\(6)) # ((\inst9|Mux7~0_combout\ & \inst9|Mux34~1_combout\)) ) ) ) # ( \inst9|Mux23~0_combout\ & ( !\inst9|Mux39~0_combout\ & ( ((\inst9|Mux7~0_combout\ & \inst9|Mux34~1_combout\)) # (\inst9|Mux34~0_combout\) ) ) ) # ( 
-- !\inst9|Mux23~0_combout\ & ( !\inst9|Mux39~0_combout\ & ( (\inst9|Mux7~0_combout\ & \inst9|Mux34~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101110101011111111111000000111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux34~0_combout\,
	datab => \inst9|ALT_INV_Mux7~0_combout\,
	datac => \inst9|ALT_INV_Mux34~1_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(6),
	datae => \inst9|ALT_INV_Mux23~0_combout\,
	dataf => \inst9|ALT_INV_Mux39~0_combout\,
	combout => \inst9|Mux39~1_combout\);

-- Location: FF_X35_Y7_N1
\inst9|result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux39~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(8));

-- Location: LABCELL_X35_Y7_N57
\inst9|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux38~0_combout\ = ( \inst9|Mux6~0_combout\ & ( (!\inst7|alu_opsel\(5) & (((\inst9|Add0~21_sumout\)))) # (\inst7|alu_opsel\(5) & (((\inst9|Mux22~0_combout\)) # (\inst7|alu_opsel\(4)))) ) ) # ( !\inst9|Mux6~0_combout\ & ( (!\inst7|alu_opsel\(5) & 
-- (((\inst9|Add0~21_sumout\)))) # (\inst7|alu_opsel\(5) & (\inst7|alu_opsel\(4) & ((\inst9|Mux22~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(5),
	datac => \inst9|ALT_INV_Add0~21_sumout\,
	datad => \inst9|ALT_INV_Mux22~0_combout\,
	dataf => \inst9|ALT_INV_Mux6~0_combout\,
	combout => \inst9|Mux38~0_combout\);

-- Location: LABCELL_X35_Y7_N42
\inst9|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux38~1_combout\ = ( \inst9|Mux38~0_combout\ & ( \inst9|Mux34~0_combout\ & ( (!\inst7|alu_opsel\(6)) # (((\inst9|Mux6~0_combout\ & \inst9|Mux34~1_combout\)) # (\inst9|Mux22~0_combout\)) ) ) ) # ( !\inst9|Mux38~0_combout\ & ( \inst9|Mux34~0_combout\ 
-- & ( ((\inst9|Mux6~0_combout\ & \inst9|Mux34~1_combout\)) # (\inst9|Mux22~0_combout\) ) ) ) # ( \inst9|Mux38~0_combout\ & ( !\inst9|Mux34~0_combout\ & ( (!\inst7|alu_opsel\(6)) # ((\inst9|Mux6~0_combout\ & \inst9|Mux34~1_combout\)) ) ) ) # ( 
-- !\inst9|Mux38~0_combout\ & ( !\inst9|Mux34~0_combout\ & ( (\inst9|Mux6~0_combout\ & \inst9|Mux34~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101110011011100110100000101111111111100110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux6~0_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(6),
	datac => \inst9|ALT_INV_Mux34~1_combout\,
	datad => \inst9|ALT_INV_Mux22~0_combout\,
	datae => \inst9|ALT_INV_Mux38~0_combout\,
	dataf => \inst9|ALT_INV_Mux34~0_combout\,
	combout => \inst9|Mux38~1_combout\);

-- Location: FF_X35_Y7_N43
\inst9|result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux38~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(9));

-- Location: LABCELL_X46_Y7_N18
\inst9|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Equal0~0_combout\ = ( !\inst9|result\(8) & ( !\inst9|result\(9) & ( (!\inst9|result\(13) & (!\inst9|result\(12) & !\inst9|result\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_result\(13),
	datab => \inst9|ALT_INV_result\(12),
	datad => \inst9|ALT_INV_result\(11),
	datae => \inst9|ALT_INV_result\(8),
	dataf => \inst9|ALT_INV_result\(9),
	combout => \inst9|Equal0~0_combout\);

-- Location: LABCELL_X46_Y7_N48
\inst9|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Equal0~3_combout\ = ( !\inst9|result\(4) & ( \inst9|Equal0~0_combout\ & ( (!\inst9|result\(2) & (\inst9|Equal0~2_combout\ & \inst9|Equal0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst9|ALT_INV_result\(2),
	datac => \inst9|ALT_INV_Equal0~2_combout\,
	datad => \inst9|ALT_INV_Equal0~1_combout\,
	datae => \inst9|ALT_INV_result\(4),
	dataf => \inst9|ALT_INV_Equal0~0_combout\,
	combout => \inst9|Equal0~3_combout\);

-- Location: FF_X46_Y7_N49
\inst9|z_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|z_flag~q\);

-- Location: LABCELL_X48_Y9_N39
\inst7|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal3~0_combout\ = ( \inst2|opcode\(4) & ( \inst2|opcode\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst2|ALT_INV_opcode\(4),
	dataf => \inst2|ALT_INV_opcode\(2),
	combout => \inst7|Equal3~0_combout\);

-- Location: LABCELL_X50_Y8_N15
\inst6|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|process_0~0_combout\ = ( \inst7|Equal3~0_combout\ & ( (!\inst2|opcode\(3) & (\inst7|Mux56~0_combout\ & \inst9|z_flag~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datab => \inst7|ALT_INV_Mux56~0_combout\,
	datad => \inst9|ALT_INV_z_flag~q\,
	dataf => \inst7|ALT_INV_Equal3~0_combout\,
	combout => \inst6|process_0~0_combout\);

-- Location: FF_X50_Y8_N16
\inst6|present_sz_Jmp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|present_sz_Jmp\(1));

-- Location: MLABCELL_X34_Y8_N18
\inst6|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|process_0~2_combout\ = ( !\inst3|Mux37~4_combout\ & ( (!\inst3|Mux40~4_combout\ & (!\inst3|Mux41~4_combout\ & (!\inst3|Mux39~4_combout\ & !\inst3|Mux38~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux40~4_combout\,
	datab => \inst3|ALT_INV_Mux41~4_combout\,
	datac => \inst3|ALT_INV_Mux39~4_combout\,
	datad => \inst3|ALT_INV_Mux38~4_combout\,
	dataf => \inst3|ALT_INV_Mux37~4_combout\,
	combout => \inst6|process_0~2_combout\);

-- Location: LABCELL_X42_Y7_N3
\inst6|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|process_0~1_combout\ = ( !\inst3|Mux33~4_combout\ & ( \inst7|Equal3~0_combout\ & ( (!\inst3|Mux32~4_combout\ & (\inst7|Equal5~0_combout\ & !\inst3|Mux34~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux32~4_combout\,
	datab => \inst7|ALT_INV_Equal5~0_combout\,
	datac => \inst3|ALT_INV_Mux34~4_combout\,
	datae => \inst3|ALT_INV_Mux33~4_combout\,
	dataf => \inst7|ALT_INV_Equal3~0_combout\,
	combout => \inst6|process_0~1_combout\);

-- Location: MLABCELL_X34_Y8_N12
\inst6|process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|process_0~3_combout\ = ( !\inst3|Mux47~4_combout\ & ( (!\inst3|Mux43~4_combout\ & (!\inst3|Mux45~4_combout\ & (!\inst3|Mux44~4_combout\ & !\inst3|Mux46~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux43~4_combout\,
	datab => \inst3|ALT_INV_Mux45~4_combout\,
	datac => \inst3|ALT_INV_Mux44~4_combout\,
	datad => \inst3|ALT_INV_Mux46~4_combout\,
	dataf => \inst3|ALT_INV_Mux47~4_combout\,
	combout => \inst6|process_0~3_combout\);

-- Location: MLABCELL_X34_Y7_N24
\inst6|process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|process_0~4_combout\ = ( \inst6|process_0~1_combout\ & ( \inst6|process_0~3_combout\ & ( (!\inst3|Mux42~4_combout\ & (\inst6|process_0~2_combout\ & (!\inst3|Mux36~4_combout\ & !\inst3|Mux35~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux42~4_combout\,
	datab => \inst6|ALT_INV_process_0~2_combout\,
	datac => \inst3|ALT_INV_Mux36~4_combout\,
	datad => \inst3|ALT_INV_Mux35~4_combout\,
	datae => \inst6|ALT_INV_process_0~1_combout\,
	dataf => \inst6|ALT_INV_process_0~3_combout\,
	combout => \inst6|process_0~4_combout\);

-- Location: FF_X34_Y7_N25
\inst6|present_sz_Jmp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|present_sz_Jmp\(0));

-- Location: LABCELL_X50_Y8_N54
\inst7|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector0~0_combout\ = ( \inst2|opcode\(3) & ( \inst7|Mux56~0_combout\ & ( (\inst2|opcode\(4) & ((!\inst2|opcode\(2)) # (\inst6|present_sz_Jmp\(1)))) ) ) ) # ( !\inst2|opcode\(3) & ( \inst7|Mux56~0_combout\ & ( (\inst2|opcode\(2) & 
-- (\inst2|opcode\(4) & \inst6|present_sz_Jmp\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst6|ALT_INV_present_sz_Jmp\(1),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst6|ALT_INV_present_sz_Jmp\(0),
	datae => \inst2|ALT_INV_opcode\(3),
	dataf => \inst7|ALT_INV_Mux56~0_combout\,
	combout => \inst7|Selector0~0_combout\);

-- Location: LABCELL_X53_Y8_N6
\inst7|increment[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|increment[2]~0_combout\ = ( \inst7|Mux61~0_combout\ & ( (\inst7|nextState.decode3~q\ & ((!\inst2|address_method\(0)) # (!\inst7|Equal5~0_combout\))) ) ) # ( !\inst7|Mux61~0_combout\ & ( \inst7|nextState.decode3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(0),
	datac => \inst7|ALT_INV_Equal5~0_combout\,
	datad => \inst7|ALT_INV_nextState.decode3~q\,
	dataf => \inst7|ALT_INV_Mux61~0_combout\,
	combout => \inst7|increment[2]~0_combout\);

-- Location: FF_X50_Y8_N20
\inst7|increment[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|increment[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|increment\(3));

-- Location: LABCELL_X50_Y8_N6
\inst7|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector0~1_combout\ = ( !\inst7|nextState.fetch~DUPLICATE_q\ & ( (!\inst7|nextState.idle~q\) # ((!\inst7|increment\(3) & (((!\inst7|nextState.decode3~q\ & !\inst7|nextState.decode~q\)) # (\inst7|increment[2]~0_combout\)))) ) ) # ( 
-- \inst7|nextState.fetch~DUPLICATE_q\ & ( ((!\inst7|nextState.idle~q\) # ((!\inst7|increment\(3) & ((\inst7|increment[2]~0_combout\) # (\inst7|Selector0~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1110110011111111110011111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_nextState.idle~q\,
	datac => \inst7|ALT_INV_Selector0~0_combout\,
	datad => \inst7|ALT_INV_increment[2]~0_combout\,
	datae => \inst7|ALT_INV_nextState.fetch~DUPLICATE_q\,
	dataf => \inst7|ALT_INV_increment\(3),
	datag => \inst7|ALT_INV_nextState.decode~q\,
	combout => \inst7|Selector0~1_combout\);

-- Location: LABCELL_X50_Y8_N18
\inst7|increment[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|increment[3]~2_combout\ = !\inst7|Selector0~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_Selector0~1_combout\,
	combout => \inst7|increment[3]~2_combout\);

-- Location: FF_X50_Y8_N19
\inst7|increment[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|increment[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|increment[3]~DUPLICATE_q\);

-- Location: LABCELL_X48_Y7_N51
\inst|out_count[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count[4]~1_combout\ = ( \inst7|increment[3]~DUPLICATE_q\ & ( \KEY[0]~input_o\ ) ) # ( !\inst7|increment[3]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \inst7|ALT_INV_increment[3]~DUPLICATE_q\,
	combout => \inst|out_count[4]~1_combout\);

-- Location: MLABCELL_X52_Y8_N54
\inst7|ld_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|ld_r~0_combout\ = ( !\inst2|opcode\(1) & ( !\inst2|opcode\(3) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & (!\inst2|opcode\(2) & !\inst2|opcode\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_opcode\(0),
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|ld_r~0_combout\);

-- Location: LABCELL_X53_Y8_N45
\inst7|nextState~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~19_combout\ = (\inst7|nextState.decode3~q\ & ((!\inst7|Equal5~0_combout\) # (!\inst7|Mux61~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Equal5~0_combout\,
	datac => \inst7|ALT_INV_Mux61~0_combout\,
	datad => \inst7|ALT_INV_nextState.decode3~q\,
	combout => \inst7|nextState~19_combout\);

-- Location: LABCELL_X48_Y11_N51
\inst7|nextState~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~28_combout\ = ( \inst7|nextState~19_combout\ & ( (\inst2|address_method\(1) & (\inst7|nextState~23_combout\ & \inst7|ld_r~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(1),
	datac => \inst7|ALT_INV_nextState~23_combout\,
	datad => \inst7|ALT_INV_ld_r~0_combout\,
	dataf => \inst7|ALT_INV_nextState~19_combout\,
	combout => \inst7|nextState~28_combout\);

-- Location: FF_X48_Y11_N53
\inst7|nextState.getMemData\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|nextState~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.getMemData~q\);

-- Location: FF_X51_Y8_N23
\inst7|nextState.getMemData2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst7|nextState.getMemData~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.getMemData2~q\);

-- Location: FF_X51_Y8_N53
\inst7|nextState.writeData\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst7|nextState.getMemData2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.writeData~q\);

-- Location: FF_X51_Y8_N32
\inst7|stateOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|stateOut\(2));

-- Location: LABCELL_X51_Y8_N12
\inst7|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector5~0_combout\ = ( \inst7|stateOut\(2) & ( (!\inst7|nextState.execution~q\ & (!\inst7|nextState.decode2~DUPLICATE_q\ & (!\inst7|nextState.writeData~q\ & !\inst7|nextState.loadAluResult~q\))) ) ) # ( !\inst7|stateOut\(2) & ( 
-- (!\inst7|nextState.execution~q\ & (!\inst7|nextState.decode2~DUPLICATE_q\ & !\inst7|nextState.loadAluResult~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.execution~q\,
	datab => \inst7|ALT_INV_nextState.decode2~DUPLICATE_q\,
	datac => \inst7|ALT_INV_nextState.writeData~q\,
	datad => \inst7|ALT_INV_nextState.loadAluResult~q\,
	dataf => \inst7|ALT_INV_stateOut\(2),
	combout => \inst7|Selector5~0_combout\);

-- Location: LABCELL_X51_Y8_N30
\inst7|Selector5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector5~1_combout\ = ( \inst2|opcode\(4) & ( (!\inst7|Selector5~0_combout\) # ((\inst7|nextState.decode3~q\ & !\inst7|Equal5~0_combout\)) ) ) # ( !\inst2|opcode\(4) & ( (!\inst7|Selector5~0_combout\) # (\inst7|nextState.decode3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_Selector5~0_combout\,
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	datad => \inst7|ALT_INV_Equal5~0_combout\,
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|Selector5~1_combout\);

-- Location: FF_X51_Y8_N31
\inst7|stateOut[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|stateOut[2]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y8_N33
\inst7|Selector6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector6~1_combout\ = ( \inst7|nextState.writeData~q\ & ( (!\inst7|Selector6~0_combout\) # ((\inst7|stateOut\(1)) # (\inst7|nextState.execution~q\)) ) ) # ( !\inst7|nextState.writeData~q\ & ( (!\inst7|Selector6~0_combout\) # 
-- (\inst7|nextState.execution~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Selector6~0_combout\,
	datac => \inst7|ALT_INV_nextState.execution~q\,
	datad => \inst7|ALT_INV_stateOut\(1),
	dataf => \inst7|ALT_INV_nextState.writeData~q\,
	combout => \inst7|Selector6~1_combout\);

-- Location: FF_X51_Y8_N35
\inst7|stateOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|stateOut\(1));

-- Location: LABCELL_X51_Y8_N9
\inst7|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector7~0_combout\ = ( !\inst7|nextState.storeAluResult~DUPLICATE_q\ & ( !\inst7|nextState.storeData~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst7|ALT_INV_nextState.storeData~q\,
	dataf => \inst7|ALT_INV_nextState.storeAluResult~DUPLICATE_q\,
	combout => \inst7|Selector7~0_combout\);

-- Location: LABCELL_X51_Y8_N15
\inst7|Selector7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector7~1_combout\ = ( \inst7|nextState.writeData~q\ & ( (!\inst7|nextState.execution~q\ & (!\inst7|nextState.decode2~DUPLICATE_q\ & (\inst7|Selector7~0_combout\ & \inst7|stateOut\(0)))) ) ) # ( !\inst7|nextState.writeData~q\ & ( 
-- (!\inst7|nextState.execution~q\ & (!\inst7|nextState.decode2~DUPLICATE_q\ & \inst7|Selector7~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.execution~q\,
	datab => \inst7|ALT_INV_nextState.decode2~DUPLICATE_q\,
	datac => \inst7|ALT_INV_Selector7~0_combout\,
	datad => \inst7|ALT_INV_stateOut\(0),
	dataf => \inst7|ALT_INV_nextState.writeData~q\,
	combout => \inst7|Selector7~1_combout\);

-- Location: FF_X51_Y8_N16
\inst7|stateOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|stateOut\(0));

-- Location: LABCELL_X51_Y8_N27
\inst7|Selector8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector8~1_combout\ = ( !\inst7|nextState.getMemData~q\ & ( !\inst7|nextState.selStore~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_nextState.selStore~q\,
	dataf => \inst7|ALT_INV_nextState.getMemData~q\,
	combout => \inst7|Selector8~1_combout\);

-- Location: LABCELL_X51_Y8_N36
\inst7|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector4~0_combout\ = ( \inst7|Selector8~1_combout\ & ( ((!\inst7|Selector7~0_combout\) # ((\inst7|nextState.writeData~q\ & \inst7|stateOut\(3)))) # (\inst7|nextState.getMemData2~q\) ) ) # ( !\inst7|Selector8~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111011101110111111101110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.getMemData2~q\,
	datab => \inst7|ALT_INV_Selector7~0_combout\,
	datac => \inst7|ALT_INV_nextState.writeData~q\,
	datad => \inst7|ALT_INV_stateOut\(3),
	dataf => \inst7|ALT_INV_Selector8~1_combout\,
	combout => \inst7|Selector4~0_combout\);

-- Location: FF_X51_Y8_N37
\inst7|stateOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|stateOut\(3));

-- Location: LABCELL_X51_Y7_N24
\inst|out_count[15]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count[15]~2_combout\ = ( \inst7|stateOut\(0) & ( !\inst7|stateOut\(3) & ( (!\inst7|stateOut[2]~DUPLICATE_q\ & !\inst7|stateOut\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_stateOut[2]~DUPLICATE_q\,
	datac => \inst7|ALT_INV_stateOut\(1),
	datae => \inst7|ALT_INV_stateOut\(0),
	dataf => \inst7|ALT_INV_stateOut\(3),
	combout => \inst|out_count[15]~2_combout\);

-- Location: LABCELL_X48_Y7_N57
\inst|out_count[15]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count[15]~3_combout\ = ( \inst|out_count[15]~2_combout\ & ( (((!\inst7|increment[3]~DUPLICATE_q\) # (\inst7|increment\(2))) # (\inst7|increment\(0))) # (\KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110111111111111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst7|ALT_INV_increment[3]~DUPLICATE_q\,
	datad => \inst7|ALT_INV_increment\(2),
	dataf => \inst|ALT_INV_out_count[15]~2_combout\,
	combout => \inst|out_count[15]~3_combout\);

-- Location: FF_X43_Y8_N53
\inst|out_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~0_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(15));

-- Location: FF_X43_Y6_N26
\inst6|dataOut[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux16~0_combout\,
	asdata => \inst|out_count\(15),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(15));

-- Location: M10K_X49_Y4_N0
\inst4|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y7_N12
\inst3|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux1~0_combout\ = ( \inst9|alu_result\(14) & ( \inst4|altsyncram_component|auto_generated|q_a\(14) & ( (!\inst7|rf_sel\(3) & ((!\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst7|rf_sel\(2))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst7|rf_sel\(0)))))) # 
-- (\inst7|rf_sel\(3) & (((!\inst7|rf_sel[1]~DUPLICATE_q\)))) ) ) ) # ( !\inst9|alu_result\(14) & ( \inst4|altsyncram_component|auto_generated|q_a\(14) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst7|rf_sel\(3)) # (\inst7|rf_sel\(2)))) ) ) ) # ( 
-- \inst9|alu_result\(14) & ( !\inst4|altsyncram_component|auto_generated|q_a\(14) & ( (!\inst7|rf_sel\(3) & (\inst7|rf_sel[1]~DUPLICATE_q\ & \inst7|rf_sel\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000110001110000011100000111000001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(2),
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datad => \inst7|ALT_INV_rf_sel\(0),
	datae => \inst9|ALT_INV_alu_result\(14),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst3|Mux1~0_combout\);

-- Location: LABCELL_X46_Y9_N18
\inst3|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux1~1_combout\ = ( \inst3|data_input_z[13]~0_combout\ & ( ((\inst3|data_input_z[13]~1_combout\ & \inst2|operand\(14))) # (\inst3|Mux1~0_combout\) ) ) # ( !\inst3|data_input_z[13]~0_combout\ & ( (\inst3|Mux33~4_combout\ & 
-- \inst3|data_input_z[13]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux33~4_combout\,
	datab => \inst3|ALT_INV_data_input_z[13]~1_combout\,
	datac => \inst3|ALT_INV_Mux1~0_combout\,
	datad => \inst2|ALT_INV_operand\(14),
	dataf => \inst3|ALT_INV_data_input_z[13]~0_combout\,
	combout => \inst3|Mux1~1_combout\);

-- Location: FF_X46_Y9_N19
\inst3|data_input_z[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux1~1_combout\,
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(14));

-- Location: LABCELL_X46_Y9_N21
\inst3|regs~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~1_combout\ = ( \inst3|data_input_z\(14) & ( (\inst7|ld_r~q\) # (\inst3|Mux33~4_combout\) ) ) # ( !\inst3|data_input_z\(14) & ( (\inst3|Mux33~4_combout\ & !\inst7|ld_r~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux33~4_combout\,
	datac => \inst7|ALT_INV_ld_r~q\,
	dataf => \inst3|ALT_INV_data_input_z\(14),
	combout => \inst3|regs~1_combout\);

-- Location: FF_X42_Y9_N26
\inst3|regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~1_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][14]~q\);

-- Location: LABCELL_X42_Y9_N48
\inst3|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~0_combout\ = ( \inst3|regs[4][14]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3)) # (\inst3|regs[12][14]~q\) ) ) ) # ( !\inst3|regs[4][14]~q\ & ( \inst2|rx\(2) & ( (\inst3|regs[12][14]~q\ & \inst2|rx\(3)) ) ) ) # ( \inst3|regs[4][14]~q\ & ( 
-- !\inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[0][14]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[8][14]~q\))) ) ) ) # ( !\inst3|regs[4][14]~q\ & ( !\inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[0][14]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[8][14]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][14]~q\,
	datab => \inst3|ALT_INV_regs[0][14]~q\,
	datac => \inst3|ALT_INV_regs[8][14]~q\,
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_regs[4][14]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux17~0_combout\);

-- Location: LABCELL_X43_Y10_N6
\inst3|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~2_combout\ = ( \inst3|regs[10][14]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & ((\inst3|regs[6][14]~q\))) # (\inst2|rx\(3) & (\inst3|regs[14][14]~q\)) ) ) ) # ( !\inst3|regs[10][14]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- ((\inst3|regs[6][14]~q\))) # (\inst2|rx\(3) & (\inst3|regs[14][14]~q\)) ) ) ) # ( \inst3|regs[10][14]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[2][14]~q\) ) ) ) # ( !\inst3|regs[10][14]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[2][14]~q\ & 
-- !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[14][14]~q\,
	datab => \inst3|ALT_INV_regs[6][14]~q\,
	datac => \inst3|ALT_INV_regs[2][14]~q\,
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_regs[10][14]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux17~2_combout\);

-- Location: LABCELL_X42_Y10_N30
\inst3|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~1_combout\ = ( \inst3|regs[5][14]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3)) # (\inst3|regs[13][14]~q\) ) ) ) # ( !\inst3|regs[5][14]~q\ & ( \inst2|rx\(2) & ( (\inst3|regs[13][14]~q\ & \inst2|rx\(3)) ) ) ) # ( \inst3|regs[5][14]~q\ & ( 
-- !\inst2|rx\(2) & ( (!\inst2|rx\(3) & ((\inst3|regs[1][14]~q\))) # (\inst2|rx\(3) & (\inst3|regs[9][14]~q\)) ) ) ) # ( !\inst3|regs[5][14]~q\ & ( !\inst2|rx\(2) & ( (!\inst2|rx\(3) & ((\inst3|regs[1][14]~q\))) # (\inst2|rx\(3) & (\inst3|regs[9][14]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[13][14]~q\,
	datab => \inst2|ALT_INV_rx\(3),
	datac => \inst3|ALT_INV_regs[9][14]~q\,
	datad => \inst3|ALT_INV_regs[1][14]~q\,
	datae => \inst3|ALT_INV_regs[5][14]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux17~1_combout\);

-- Location: LABCELL_X45_Y9_N0
\inst3|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~3_combout\ = ( \inst2|rx\(3) & ( \inst2|rx\(2) & ( \inst3|regs[15][14]~q\ ) ) ) # ( !\inst2|rx\(3) & ( \inst2|rx\(2) & ( \inst3|regs[7][14]~q\ ) ) ) # ( \inst2|rx\(3) & ( !\inst2|rx\(2) & ( \inst3|regs[11][14]~q\ ) ) ) # ( !\inst2|rx\(3) & ( 
-- !\inst2|rx\(2) & ( \inst3|regs[3][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[7][14]~q\,
	datab => \inst3|ALT_INV_regs[3][14]~q\,
	datac => \inst3|ALT_INV_regs[15][14]~q\,
	datad => \inst3|ALT_INV_regs[11][14]~q\,
	datae => \inst2|ALT_INV_rx\(3),
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux17~3_combout\);

-- Location: LABCELL_X43_Y9_N57
\inst3|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~4_combout\ = ( \inst3|Mux17~1_combout\ & ( \inst3|Mux17~3_combout\ & ( ((!\inst2|rx\(1) & (\inst3|Mux17~0_combout\)) # (\inst2|rx\(1) & ((\inst3|Mux17~2_combout\)))) # (\inst2|rx\(0)) ) ) ) # ( !\inst3|Mux17~1_combout\ & ( 
-- \inst3|Mux17~3_combout\ & ( (!\inst2|rx\(0) & ((!\inst2|rx\(1) & (\inst3|Mux17~0_combout\)) # (\inst2|rx\(1) & ((\inst3|Mux17~2_combout\))))) # (\inst2|rx\(0) & (\inst2|rx\(1))) ) ) ) # ( \inst3|Mux17~1_combout\ & ( !\inst3|Mux17~3_combout\ & ( 
-- (!\inst2|rx\(0) & ((!\inst2|rx\(1) & (\inst3|Mux17~0_combout\)) # (\inst2|rx\(1) & ((\inst3|Mux17~2_combout\))))) # (\inst2|rx\(0) & (!\inst2|rx\(1))) ) ) ) # ( !\inst3|Mux17~1_combout\ & ( !\inst3|Mux17~3_combout\ & ( (!\inst2|rx\(0) & ((!\inst2|rx\(1) & 
-- (\inst3|Mux17~0_combout\)) # (\inst2|rx\(1) & ((\inst3|Mux17~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst2|ALT_INV_rx\(1),
	datac => \inst3|ALT_INV_Mux17~0_combout\,
	datad => \inst3|ALT_INV_Mux17~2_combout\,
	datae => \inst3|ALT_INV_Mux17~1_combout\,
	dataf => \inst3|ALT_INV_Mux17~3_combout\,
	combout => \inst3|Mux17~4_combout\);

-- Location: MLABCELL_X34_Y7_N18
\inst9|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~61_sumout\ = SUM(( (!\inst7|alu_opsel\(0) & (\inst3|Mux16~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux32~4_combout\))) ) + ( !\inst7|alu_opsel\(4) $ (!\inst9|Mux0~0_combout\) ) + ( \inst9|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000000100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~4_combout\,
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst7|ALT_INV_alu_opsel\(4),
	datad => \inst3|ALT_INV_Mux32~4_combout\,
	dataf => \inst9|ALT_INV_Mux0~0_combout\,
	cin => \inst9|Add0~58\,
	sumout => \inst9|Add0~61_sumout\);

-- Location: LABCELL_X35_Y7_N6
\inst9|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux32~0_combout\ = ( \inst7|alu_opsel\(6) & ( \inst9|Add0~61_sumout\ & ( (\inst9|Mux16~0_combout\) # (\inst9|Mux0~0_combout\) ) ) ) # ( !\inst7|alu_opsel\(6) & ( \inst9|Add0~61_sumout\ & ( (!\inst7|alu_opsel\(5)) # ((!\inst7|alu_opsel\(4) & 
-- (\inst9|Mux0~0_combout\ & \inst9|Mux16~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux16~0_combout\) # (\inst9|Mux0~0_combout\)))) ) ) ) # ( \inst7|alu_opsel\(6) & ( !\inst9|Add0~61_sumout\ & ( (\inst9|Mux16~0_combout\) # (\inst9|Mux0~0_combout\) ) ) 
-- ) # ( !\inst7|alu_opsel\(6) & ( !\inst9|Add0~61_sumout\ & ( (\inst7|alu_opsel\(5) & ((!\inst7|alu_opsel\(4) & (\inst9|Mux0~0_combout\ & \inst9|Mux16~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux16~0_combout\) # (\inst9|Mux0~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111001111110011111111111111000101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst9|ALT_INV_Mux0~0_combout\,
	datac => \inst9|ALT_INV_Mux16~0_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(5),
	datae => \inst7|ALT_INV_alu_opsel\(6),
	dataf => \inst9|ALT_INV_Add0~61_sumout\,
	combout => \inst9|Mux32~0_combout\);

-- Location: FF_X35_Y7_N7
\inst9|result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux32~0_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(15));

-- Location: FF_X46_Y7_N34
\inst9|alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(15));

-- Location: LABCELL_X46_Y7_N33
\inst3|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux0~0_combout\ = ( \inst9|alu_result\(15) & ( \inst4|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst7|rf_sel\(3) & ((!\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst7|rf_sel\(2))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst7|rf_sel\(0)))))) # 
-- (\inst7|rf_sel\(3) & (((!\inst7|rf_sel[1]~DUPLICATE_q\)))) ) ) ) # ( !\inst9|alu_result\(15) & ( \inst4|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst7|rf_sel\(3)) # (\inst7|rf_sel\(2)))) ) ) ) # ( 
-- \inst9|alu_result\(15) & ( !\inst4|altsyncram_component|auto_generated|q_a\(15) & ( (\inst7|rf_sel\(0) & (!\inst7|rf_sel\(3) & \inst7|rf_sel[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011000001011111000000000101111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(2),
	datab => \inst7|ALT_INV_rf_sel\(0),
	datac => \inst7|ALT_INV_rf_sel\(3),
	datad => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datae => \inst9|ALT_INV_alu_result\(15),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst3|Mux0~0_combout\);

-- Location: LABCELL_X46_Y9_N27
\inst3|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux0~1_combout\ = ( \inst3|data_input_z[13]~1_combout\ & ( (!\inst3|data_input_z[13]~0_combout\ & (((\inst3|Mux32~4_combout\)))) # (\inst3|data_input_z[13]~0_combout\ & (((\inst3|Mux0~0_combout\)) # (\inst2|operand\(15)))) ) ) # ( 
-- !\inst3|data_input_z[13]~1_combout\ & ( (\inst3|data_input_z[13]~0_combout\ & \inst3|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110101001111110011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_operand\(15),
	datab => \inst3|ALT_INV_Mux32~4_combout\,
	datac => \inst3|ALT_INV_data_input_z[13]~0_combout\,
	datad => \inst3|ALT_INV_Mux0~0_combout\,
	dataf => \inst3|ALT_INV_data_input_z[13]~1_combout\,
	combout => \inst3|Mux0~1_combout\);

-- Location: FF_X46_Y9_N28
\inst3|data_input_z[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux0~1_combout\,
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(15));

-- Location: LABCELL_X46_Y9_N24
\inst3|regs~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~0_combout\ = ( \inst3|data_input_z\(15) & ( (\inst7|ld_r~q\) # (\inst3|Mux32~4_combout\) ) ) # ( !\inst3|data_input_z\(15) & ( (\inst3|Mux32~4_combout\ & !\inst7|ld_r~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Mux32~4_combout\,
	datad => \inst7|ALT_INV_ld_r~q\,
	dataf => \inst3|ALT_INV_data_input_z\(15),
	combout => \inst3|regs~0_combout\);

-- Location: FF_X39_Y10_N52
\inst3|regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~0_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][15]~q\);

-- Location: LABCELL_X42_Y11_N30
\inst3|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~2_combout\ = ( \inst3|regs[10][15]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[11][15]~q\) ) ) ) # ( !\inst3|regs[10][15]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[11][15]~q\) ) ) ) # ( \inst3|regs[10][15]~q\ & ( 
-- !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[8][15]~q\))) # (\inst2|rx\(0) & (\inst3|regs[9][15]~q\)) ) ) ) # ( !\inst3|regs[10][15]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[8][15]~q\))) # (\inst2|rx\(0) & (\inst3|regs[9][15]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[9][15]~q\,
	datab => \inst3|ALT_INV_regs[8][15]~q\,
	datac => \inst2|ALT_INV_rx\(0),
	datad => \inst3|ALT_INV_regs[11][15]~q\,
	datae => \inst3|ALT_INV_regs[10][15]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux16~2_combout\);

-- Location: FF_X39_Y11_N52
\inst3|regs[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[0][15]~feeder_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][15]~q\);

-- Location: LABCELL_X40_Y11_N24
\inst3|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~0_combout\ = ( \inst3|regs[2][15]~q\ & ( \inst3|regs[1][15]~q\ & ( (!\inst2|rx\(1) & (((\inst2|rx\(0))) # (\inst3|regs[0][15]~q\))) # (\inst2|rx\(1) & (((!\inst2|rx\(0)) # (\inst3|regs[3][15]~q\)))) ) ) ) # ( !\inst3|regs[2][15]~q\ & ( 
-- \inst3|regs[1][15]~q\ & ( (!\inst2|rx\(1) & (((\inst2|rx\(0))) # (\inst3|regs[0][15]~q\))) # (\inst2|rx\(1) & (((\inst2|rx\(0) & \inst3|regs[3][15]~q\)))) ) ) ) # ( \inst3|regs[2][15]~q\ & ( !\inst3|regs[1][15]~q\ & ( (!\inst2|rx\(1) & 
-- (\inst3|regs[0][15]~q\ & (!\inst2|rx\(0)))) # (\inst2|rx\(1) & (((!\inst2|rx\(0)) # (\inst3|regs[3][15]~q\)))) ) ) ) # ( !\inst3|regs[2][15]~q\ & ( !\inst3|regs[1][15]~q\ & ( (!\inst2|rx\(1) & (\inst3|regs[0][15]~q\ & (!\inst2|rx\(0)))) # (\inst2|rx\(1) & 
-- (((\inst2|rx\(0) & \inst3|regs[3][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][15]~q\,
	datab => \inst2|ALT_INV_rx\(1),
	datac => \inst2|ALT_INV_rx\(0),
	datad => \inst3|ALT_INV_regs[3][15]~q\,
	datae => \inst3|ALT_INV_regs[2][15]~q\,
	dataf => \inst3|ALT_INV_regs[1][15]~q\,
	combout => \inst3|Mux16~0_combout\);

-- Location: LABCELL_X40_Y10_N30
\inst3|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~3_combout\ = ( \inst3|regs[13][15]~q\ & ( \inst3|regs[15][15]~q\ & ( ((!\inst2|rx\(1) & ((\inst3|regs[12][15]~q\))) # (\inst2|rx\(1) & (\inst3|regs[14][15]~q\))) # (\inst2|rx\(0)) ) ) ) # ( !\inst3|regs[13][15]~q\ & ( \inst3|regs[15][15]~q\ & 
-- ( (!\inst2|rx\(1) & (((!\inst2|rx\(0) & \inst3|regs[12][15]~q\)))) # (\inst2|rx\(1) & (((\inst2|rx\(0))) # (\inst3|regs[14][15]~q\))) ) ) ) # ( \inst3|regs[13][15]~q\ & ( !\inst3|regs[15][15]~q\ & ( (!\inst2|rx\(1) & (((\inst3|regs[12][15]~q\) # 
-- (\inst2|rx\(0))))) # (\inst2|rx\(1) & (\inst3|regs[14][15]~q\ & (!\inst2|rx\(0)))) ) ) ) # ( !\inst3|regs[13][15]~q\ & ( !\inst3|regs[15][15]~q\ & ( (!\inst2|rx\(0) & ((!\inst2|rx\(1) & ((\inst3|regs[12][15]~q\))) # (\inst2|rx\(1) & 
-- (\inst3|regs[14][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(1),
	datab => \inst3|ALT_INV_regs[14][15]~q\,
	datac => \inst2|ALT_INV_rx\(0),
	datad => \inst3|ALT_INV_regs[12][15]~q\,
	datae => \inst3|ALT_INV_regs[13][15]~q\,
	dataf => \inst3|ALT_INV_regs[15][15]~q\,
	combout => \inst3|Mux16~3_combout\);

-- Location: LABCELL_X42_Y11_N36
\inst3|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~1_combout\ = ( \inst3|regs[6][15]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[7][15]~q\) ) ) ) # ( !\inst3|regs[6][15]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[7][15]~q\) ) ) ) # ( \inst3|regs[6][15]~q\ & ( 
-- !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[4][15]~q\))) # (\inst2|rx\(0) & (\inst3|regs[5][15]~q\)) ) ) ) # ( !\inst3|regs[6][15]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[4][15]~q\))) # (\inst2|rx\(0) & (\inst3|regs[5][15]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst3|ALT_INV_regs[5][15]~q\,
	datac => \inst3|ALT_INV_regs[4][15]~q\,
	datad => \inst3|ALT_INV_regs[7][15]~q\,
	datae => \inst3|ALT_INV_regs[6][15]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux16~1_combout\);

-- Location: LABCELL_X40_Y11_N57
\inst3|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~4_combout\ = ( \inst3|Mux16~3_combout\ & ( \inst3|Mux16~1_combout\ & ( ((!\inst2|rx\(3) & ((\inst3|Mux16~0_combout\))) # (\inst2|rx\(3) & (\inst3|Mux16~2_combout\))) # (\inst2|rx\(2)) ) ) ) # ( !\inst3|Mux16~3_combout\ & ( 
-- \inst3|Mux16~1_combout\ & ( (!\inst2|rx\(2) & ((!\inst2|rx\(3) & ((\inst3|Mux16~0_combout\))) # (\inst2|rx\(3) & (\inst3|Mux16~2_combout\)))) # (\inst2|rx\(2) & (((!\inst2|rx\(3))))) ) ) ) # ( \inst3|Mux16~3_combout\ & ( !\inst3|Mux16~1_combout\ & ( 
-- (!\inst2|rx\(2) & ((!\inst2|rx\(3) & ((\inst3|Mux16~0_combout\))) # (\inst2|rx\(3) & (\inst3|Mux16~2_combout\)))) # (\inst2|rx\(2) & (((\inst2|rx\(3))))) ) ) ) # ( !\inst3|Mux16~3_combout\ & ( !\inst3|Mux16~1_combout\ & ( (!\inst2|rx\(2) & 
-- ((!\inst2|rx\(3) & ((\inst3|Mux16~0_combout\))) # (\inst2|rx\(3) & (\inst3|Mux16~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~2_combout\,
	datab => \inst3|ALT_INV_Mux16~0_combout\,
	datac => \inst2|ALT_INV_rx\(2),
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_Mux16~3_combout\,
	dataf => \inst3|ALT_INV_Mux16~1_combout\,
	combout => \inst3|Mux16~4_combout\);

-- Location: LABCELL_X42_Y7_N33
\inst9|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux16~0_combout\ = ( \inst3|Mux16~4_combout\ & ( \inst3|Mux32~4_combout\ ) ) # ( !\inst3|Mux16~4_combout\ & ( \inst3|Mux32~4_combout\ & ( \inst7|alu_opsel\(0) ) ) ) # ( \inst3|Mux16~4_combout\ & ( !\inst3|Mux32~4_combout\ & ( !\inst7|alu_opsel\(0) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(0),
	datae => \inst3|ALT_INV_Mux16~4_combout\,
	dataf => \inst3|ALT_INV_Mux32~4_combout\,
	combout => \inst9|Mux16~0_combout\);

-- Location: LABCELL_X35_Y7_N18
\inst9|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux34~0_combout\ = ( \inst9|LessThan0~12_combout\ & ( \inst9|LessThan0~17_combout\ & ( (\inst7|alu_opsel\(6) & ((!\inst9|Mux16~0_combout\ & (!\inst9|Mux0~0_combout\ & !\inst9|LessThan0~6_combout\)) # (\inst9|Mux16~0_combout\ & 
-- ((!\inst9|Mux0~0_combout\) # (!\inst9|LessThan0~6_combout\))))) ) ) ) # ( !\inst9|LessThan0~12_combout\ & ( \inst9|LessThan0~17_combout\ & ( (\inst9|Mux16~0_combout\ & (!\inst9|Mux0~0_combout\ & \inst7|alu_opsel\(6))) ) ) ) # ( 
-- \inst9|LessThan0~12_combout\ & ( !\inst9|LessThan0~17_combout\ & ( (\inst7|alu_opsel\(6) & ((!\inst9|Mux0~0_combout\) # (\inst9|Mux16~0_combout\))) ) ) ) # ( !\inst9|LessThan0~12_combout\ & ( !\inst9|LessThan0~17_combout\ & ( (\inst7|alu_opsel\(6) & 
-- ((!\inst9|Mux0~0_combout\) # (\inst9|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011010000110100000100000001000000110100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux16~0_combout\,
	datab => \inst9|ALT_INV_Mux0~0_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(6),
	datad => \inst9|ALT_INV_LessThan0~6_combout\,
	datae => \inst9|ALT_INV_LessThan0~12_combout\,
	dataf => \inst9|ALT_INV_LessThan0~17_combout\,
	combout => \inst9|Mux34~0_combout\);

-- Location: LABCELL_X33_Y7_N15
\inst9|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux36~0_combout\ = ( \inst9|Add0~17_sumout\ & ( (!\inst7|alu_opsel\(5)) # ((!\inst7|alu_opsel\(4) & (\inst9|Mux20~0_combout\ & \inst9|Mux4~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux4~0_combout\) # (\inst9|Mux20~0_combout\)))) ) ) # ( 
-- !\inst9|Add0~17_sumout\ & ( (\inst7|alu_opsel\(5) & ((!\inst7|alu_opsel\(4) & (\inst9|Mux20~0_combout\ & \inst9|Mux4~0_combout\)) # (\inst7|alu_opsel\(4) & ((\inst9|Mux4~0_combout\) # (\inst9|Mux20~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001111001101110111111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(5),
	datac => \inst9|ALT_INV_Mux20~0_combout\,
	datad => \inst9|ALT_INV_Mux4~0_combout\,
	dataf => \inst9|ALT_INV_Add0~17_sumout\,
	combout => \inst9|Mux36~0_combout\);

-- Location: LABCELL_X33_Y7_N30
\inst9|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux36~1_combout\ = ( \inst9|Mux34~1_combout\ & ( \inst9|Mux36~0_combout\ & ( ((!\inst7|alu_opsel\(6)) # ((\inst9|Mux20~0_combout\ & \inst9|Mux34~0_combout\))) # (\inst9|Mux4~0_combout\) ) ) ) # ( !\inst9|Mux34~1_combout\ & ( \inst9|Mux36~0_combout\ 
-- & ( (!\inst7|alu_opsel\(6)) # ((\inst9|Mux20~0_combout\ & \inst9|Mux34~0_combout\)) ) ) ) # ( \inst9|Mux34~1_combout\ & ( !\inst9|Mux36~0_combout\ & ( ((\inst9|Mux20~0_combout\ & \inst9|Mux34~0_combout\)) # (\inst9|Mux4~0_combout\) ) ) ) # ( 
-- !\inst9|Mux34~1_combout\ & ( !\inst9|Mux36~0_combout\ & ( (\inst9|Mux20~0_combout\ & \inst9|Mux34~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101110101011111111111000000111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Mux4~0_combout\,
	datab => \inst9|ALT_INV_Mux20~0_combout\,
	datac => \inst9|ALT_INV_Mux34~0_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(6),
	datae => \inst9|ALT_INV_Mux34~1_combout\,
	dataf => \inst9|ALT_INV_Mux36~0_combout\,
	combout => \inst9|Mux36~1_combout\);

-- Location: FF_X33_Y7_N31
\inst9|result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst9|Mux36~1_combout\,
	sclr => \inst9|result[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(11));

-- Location: FF_X46_Y7_N4
\inst9|alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(11));

-- Location: LABCELL_X46_Y7_N3
\inst3|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux4~0_combout\ = ( \inst9|alu_result\(11) & ( \inst4|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst7|rf_sel\(3) & ((!\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst7|rf_sel\(2))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst7|rf_sel\(0)))))) # 
-- (\inst7|rf_sel\(3) & (((!\inst7|rf_sel[1]~DUPLICATE_q\)))) ) ) ) # ( !\inst9|alu_result\(11) & ( \inst4|altsyncram_component|auto_generated|q_a\(11) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((\inst7|rf_sel\(3)) # (\inst7|rf_sel\(2)))) ) ) ) # ( 
-- \inst9|alu_result\(11) & ( !\inst4|altsyncram_component|auto_generated|q_a\(11) & ( (\inst7|rf_sel\(0) & (!\inst7|rf_sel\(3) & \inst7|rf_sel[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011000001011111000000000101111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(2),
	datab => \inst7|ALT_INV_rf_sel\(0),
	datac => \inst7|ALT_INV_rf_sel\(3),
	datad => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datae => \inst9|ALT_INV_alu_result\(11),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	combout => \inst3|Mux4~0_combout\);

-- Location: LABCELL_X46_Y9_N48
\inst3|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux4~1_combout\ = ( \inst3|data_input_z[13]~1_combout\ & ( (!\inst3|data_input_z[13]~0_combout\ & (((\inst3|Mux36~4_combout\)))) # (\inst3|data_input_z[13]~0_combout\ & (((\inst2|operand\(11))) # (\inst3|Mux4~0_combout\))) ) ) # ( 
-- !\inst3|data_input_z[13]~1_combout\ & ( (\inst3|Mux4~0_combout\ & \inst3|data_input_z[13]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux4~0_combout\,
	datab => \inst3|ALT_INV_data_input_z[13]~0_combout\,
	datac => \inst2|ALT_INV_operand\(11),
	datad => \inst3|ALT_INV_Mux36~4_combout\,
	dataf => \inst3|ALT_INV_data_input_z[13]~1_combout\,
	combout => \inst3|Mux4~1_combout\);

-- Location: FF_X46_Y9_N50
\inst3|data_input_z[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux4~1_combout\,
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(11));

-- Location: LABCELL_X46_Y9_N51
\inst3|regs~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~4_combout\ = ( \inst3|data_input_z\(11) & ( (\inst3|Mux36~4_combout\) # (\inst7|ld_r~q\) ) ) # ( !\inst3|data_input_z\(11) & ( (!\inst7|ld_r~q\ & \inst3|Mux36~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_ld_r~q\,
	datad => \inst3|ALT_INV_Mux36~4_combout\,
	dataf => \inst3|ALT_INV_data_input_z\(11),
	combout => \inst3|regs~4_combout\);

-- Location: FF_X39_Y9_N10
\inst3|regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~4_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][11]~q\);

-- Location: LABCELL_X42_Y11_N18
\inst3|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~2_combout\ = ( \inst3|regs[10][11]~q\ & ( \inst2|rx\(0) & ( (!\inst2|rx\(1) & ((\inst3|regs[9][11]~q\))) # (\inst2|rx\(1) & (\inst3|regs[11][11]~q\)) ) ) ) # ( !\inst3|regs[10][11]~q\ & ( \inst2|rx\(0) & ( (!\inst2|rx\(1) & 
-- ((\inst3|regs[9][11]~q\))) # (\inst2|rx\(1) & (\inst3|regs[11][11]~q\)) ) ) ) # ( \inst3|regs[10][11]~q\ & ( !\inst2|rx\(0) & ( (\inst3|regs[8][11]~q\) # (\inst2|rx\(1)) ) ) ) # ( !\inst3|regs[10][11]~q\ & ( !\inst2|rx\(0) & ( (!\inst2|rx\(1) & 
-- \inst3|regs[8][11]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(1),
	datab => \inst3|ALT_INV_regs[8][11]~q\,
	datac => \inst3|ALT_INV_regs[11][11]~q\,
	datad => \inst3|ALT_INV_regs[9][11]~q\,
	datae => \inst3|ALT_INV_regs[10][11]~q\,
	dataf => \inst2|ALT_INV_rx\(0),
	combout => \inst3|Mux20~2_combout\);

-- Location: LABCELL_X42_Y11_N0
\inst3|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~1_combout\ = ( \inst3|regs[6][11]~q\ & ( \inst2|rx\(0) & ( (!\inst2|rx\(1) & (\inst3|regs[5][11]~q\)) # (\inst2|rx\(1) & ((\inst3|regs[7][11]~q\))) ) ) ) # ( !\inst3|regs[6][11]~q\ & ( \inst2|rx\(0) & ( (!\inst2|rx\(1) & 
-- (\inst3|regs[5][11]~q\)) # (\inst2|rx\(1) & ((\inst3|regs[7][11]~q\))) ) ) ) # ( \inst3|regs[6][11]~q\ & ( !\inst2|rx\(0) & ( (\inst3|regs[4][11]~q\) # (\inst2|rx\(1)) ) ) ) # ( !\inst3|regs[6][11]~q\ & ( !\inst2|rx\(0) & ( (!\inst2|rx\(1) & 
-- \inst3|regs[4][11]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(1),
	datab => \inst3|ALT_INV_regs[5][11]~q\,
	datac => \inst3|ALT_INV_regs[7][11]~q\,
	datad => \inst3|ALT_INV_regs[4][11]~q\,
	datae => \inst3|ALT_INV_regs[6][11]~q\,
	dataf => \inst2|ALT_INV_rx\(0),
	combout => \inst3|Mux20~1_combout\);

-- Location: LABCELL_X40_Y10_N54
\inst3|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~3_combout\ = ( \inst3|regs[13][11]~q\ & ( \inst3|regs[15][11]~q\ & ( ((!\inst2|rx\(1) & ((\inst3|regs[12][11]~q\))) # (\inst2|rx\(1) & (\inst3|regs[14][11]~q\))) # (\inst2|rx\(0)) ) ) ) # ( !\inst3|regs[13][11]~q\ & ( \inst3|regs[15][11]~q\ & 
-- ( (!\inst2|rx\(0) & ((!\inst2|rx\(1) & ((\inst3|regs[12][11]~q\))) # (\inst2|rx\(1) & (\inst3|regs[14][11]~q\)))) # (\inst2|rx\(0) & (((\inst2|rx\(1))))) ) ) ) # ( \inst3|regs[13][11]~q\ & ( !\inst3|regs[15][11]~q\ & ( (!\inst2|rx\(0) & ((!\inst2|rx\(1) & 
-- ((\inst3|regs[12][11]~q\))) # (\inst2|rx\(1) & (\inst3|regs[14][11]~q\)))) # (\inst2|rx\(0) & (((!\inst2|rx\(1))))) ) ) ) # ( !\inst3|regs[13][11]~q\ & ( !\inst3|regs[15][11]~q\ & ( (!\inst2|rx\(0) & ((!\inst2|rx\(1) & ((\inst3|regs[12][11]~q\))) # 
-- (\inst2|rx\(1) & (\inst3|regs[14][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst3|ALT_INV_regs[14][11]~q\,
	datac => \inst2|ALT_INV_rx\(1),
	datad => \inst3|ALT_INV_regs[12][11]~q\,
	datae => \inst3|ALT_INV_regs[13][11]~q\,
	dataf => \inst3|ALT_INV_regs[15][11]~q\,
	combout => \inst3|Mux20~3_combout\);

-- Location: LABCELL_X45_Y10_N18
\inst3|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~0_combout\ = ( \inst3|regs[2][11]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[3][11]~q\) ) ) ) # ( !\inst3|regs[2][11]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[3][11]~q\) ) ) ) # ( \inst3|regs[2][11]~q\ & ( 
-- !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[0][11]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][11]~q\))) ) ) ) # ( !\inst3|regs[2][11]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[0][11]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][11]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][11]~q\,
	datab => \inst2|ALT_INV_rx\(0),
	datac => \inst3|ALT_INV_regs[3][11]~q\,
	datad => \inst3|ALT_INV_regs[1][11]~q\,
	datae => \inst3|ALT_INV_regs[2][11]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux20~0_combout\);

-- Location: LABCELL_X42_Y10_N3
\inst3|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~4_combout\ = ( \inst3|Mux20~0_combout\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|Mux20~1_combout\)) # (\inst2|rx\(3) & ((\inst3|Mux20~3_combout\))) ) ) ) # ( !\inst3|Mux20~0_combout\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- (\inst3|Mux20~1_combout\)) # (\inst2|rx\(3) & ((\inst3|Mux20~3_combout\))) ) ) ) # ( \inst3|Mux20~0_combout\ & ( !\inst2|rx\(2) & ( (!\inst2|rx\(3)) # (\inst3|Mux20~2_combout\) ) ) ) # ( !\inst3|Mux20~0_combout\ & ( !\inst2|rx\(2) & ( 
-- (\inst3|Mux20~2_combout\ & \inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux20~2_combout\,
	datab => \inst2|ALT_INV_rx\(3),
	datac => \inst3|ALT_INV_Mux20~1_combout\,
	datad => \inst3|ALT_INV_Mux20~3_combout\,
	datae => \inst3|ALT_INV_Mux20~0_combout\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux20~4_combout\);

-- Location: LABCELL_X42_Y8_N42
\inst|out_count~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~7_combout\ = ( \inst|Add0~17_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & ((\inst3|Mux20~4_combout\))) # (\inst7|increment\(0) & (\inst2|operand\(11)))) ) ) # ( !\inst|Add0~17_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & ((\inst3|Mux20~4_combout\))) # (\inst7|increment\(0) & (\inst2|operand\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst2|ALT_INV_operand\(11),
	datad => \inst3|ALT_INV_Mux20~4_combout\,
	dataf => \inst|ALT_INV_Add0~17_sumout\,
	combout => \inst|out_count~7_combout\);

-- Location: FF_X42_Y8_N44
\inst|out_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~7_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(11));

-- Location: M10K_X76_Y9_N0
\inst10|altsyncram_component|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\inst10|altsyncram_component|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y10_N0
\inst10|altsyncram_component|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\inst10|altsyncram_component|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y9_N45
\inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a178~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a210~portadataout\) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a178~portadataout\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|ram_block1a210~portadataout\) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a178~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- \inst10|altsyncram_component|auto_generated|ram_block1a210~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a178~portadataout\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a210~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\);

-- Location: M10K_X69_Y11_N0
\inst10|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y10_N0
\inst10|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y13_N0
\inst10|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y5_N0
\inst10|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y9_N24
\inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a82~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a82~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X70_Y9_N51
\inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\);

-- Location: FF_X70_Y9_N53
\inst2|rx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rx\(2));

-- Location: LABCELL_X45_Y8_N30
\inst3|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~3_combout\ = ( \inst3|regs[15][10]~q\ & ( \inst3|regs[3][10]~q\ & ( (!\inst2|rx\(2) & ((!\inst2|rx\(3)) # ((\inst3|regs[11][10]~q\)))) # (\inst2|rx\(2) & (((\inst3|regs[7][10]~q\)) # (\inst2|rx\(3)))) ) ) ) # ( !\inst3|regs[15][10]~q\ & ( 
-- \inst3|regs[3][10]~q\ & ( (!\inst2|rx\(2) & ((!\inst2|rx\(3)) # ((\inst3|regs[11][10]~q\)))) # (\inst2|rx\(2) & (!\inst2|rx\(3) & ((\inst3|regs[7][10]~q\)))) ) ) ) # ( \inst3|regs[15][10]~q\ & ( !\inst3|regs[3][10]~q\ & ( (!\inst2|rx\(2) & (\inst2|rx\(3) 
-- & (\inst3|regs[11][10]~q\))) # (\inst2|rx\(2) & (((\inst3|regs[7][10]~q\)) # (\inst2|rx\(3)))) ) ) ) # ( !\inst3|regs[15][10]~q\ & ( !\inst3|regs[3][10]~q\ & ( (!\inst2|rx\(2) & (\inst2|rx\(3) & (\inst3|regs[11][10]~q\))) # (\inst2|rx\(2) & 
-- (!\inst2|rx\(3) & ((\inst3|regs[7][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(2),
	datab => \inst2|ALT_INV_rx\(3),
	datac => \inst3|ALT_INV_regs[11][10]~q\,
	datad => \inst3|ALT_INV_regs[7][10]~q\,
	datae => \inst3|ALT_INV_regs[15][10]~q\,
	dataf => \inst3|ALT_INV_regs[3][10]~q\,
	combout => \inst3|Mux21~3_combout\);

-- Location: LABCELL_X43_Y10_N48
\inst3|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~2_combout\ = ( \inst3|regs[10][10]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[6][10]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[14][10]~q\))) ) ) ) # ( !\inst3|regs[10][10]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- (\inst3|regs[6][10]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[14][10]~q\))) ) ) ) # ( \inst3|regs[10][10]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[2][10]~q\) ) ) ) # ( !\inst3|regs[10][10]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[2][10]~q\ & 
-- !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][10]~q\,
	datab => \inst3|ALT_INV_regs[6][10]~q\,
	datac => \inst3|ALT_INV_regs[14][10]~q\,
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_regs[10][10]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux21~2_combout\);

-- Location: LABCELL_X42_Y9_N6
\inst3|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~0_combout\ = ( \inst3|regs[8][10]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[4][10]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[12][10]~q\))) ) ) ) # ( !\inst3|regs[8][10]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- (\inst3|regs[4][10]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[12][10]~q\))) ) ) ) # ( \inst3|regs[8][10]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[0][10]~q\) ) ) ) # ( !\inst3|regs[8][10]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[0][10]~q\ & 
-- !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][10]~q\,
	datab => \inst3|ALT_INV_regs[12][10]~q\,
	datac => \inst3|ALT_INV_regs[0][10]~q\,
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_regs[8][10]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux21~0_combout\);

-- Location: LABCELL_X40_Y9_N6
\inst3|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~1_combout\ = ( \inst3|regs[9][10]~q\ & ( \inst2|rx\(3) & ( (!\inst2|rx\(2)) # (\inst3|regs[13][10]~q\) ) ) ) # ( !\inst3|regs[9][10]~q\ & ( \inst2|rx\(3) & ( (\inst3|regs[13][10]~q\ & \inst2|rx\(2)) ) ) ) # ( \inst3|regs[9][10]~q\ & ( 
-- !\inst2|rx\(3) & ( (!\inst2|rx\(2) & (\inst3|regs[1][10]~q\)) # (\inst2|rx\(2) & ((\inst3|regs[5][10]~q\))) ) ) ) # ( !\inst3|regs[9][10]~q\ & ( !\inst2|rx\(3) & ( (!\inst2|rx\(2) & (\inst3|regs[1][10]~q\)) # (\inst2|rx\(2) & ((\inst3|regs[5][10]~q\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][10]~q\,
	datab => \inst3|ALT_INV_regs[5][10]~q\,
	datac => \inst3|ALT_INV_regs[13][10]~q\,
	datad => \inst2|ALT_INV_rx\(2),
	datae => \inst3|ALT_INV_regs[9][10]~q\,
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux21~1_combout\);

-- Location: LABCELL_X45_Y8_N12
\inst3|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~4_combout\ = ( \inst3|Mux21~0_combout\ & ( \inst3|Mux21~1_combout\ & ( (!\inst2|rx\(1)) # ((!\inst2|rx\(0) & ((\inst3|Mux21~2_combout\))) # (\inst2|rx\(0) & (\inst3|Mux21~3_combout\))) ) ) ) # ( !\inst3|Mux21~0_combout\ & ( 
-- \inst3|Mux21~1_combout\ & ( (!\inst2|rx\(1) & (((\inst2|rx\(0))))) # (\inst2|rx\(1) & ((!\inst2|rx\(0) & ((\inst3|Mux21~2_combout\))) # (\inst2|rx\(0) & (\inst3|Mux21~3_combout\)))) ) ) ) # ( \inst3|Mux21~0_combout\ & ( !\inst3|Mux21~1_combout\ & ( 
-- (!\inst2|rx\(1) & (((!\inst2|rx\(0))))) # (\inst2|rx\(1) & ((!\inst2|rx\(0) & ((\inst3|Mux21~2_combout\))) # (\inst2|rx\(0) & (\inst3|Mux21~3_combout\)))) ) ) ) # ( !\inst3|Mux21~0_combout\ & ( !\inst3|Mux21~1_combout\ & ( (\inst2|rx\(1) & 
-- ((!\inst2|rx\(0) & ((\inst3|Mux21~2_combout\))) # (\inst2|rx\(0) & (\inst3|Mux21~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(1),
	datab => \inst3|ALT_INV_Mux21~3_combout\,
	datac => \inst3|ALT_INV_Mux21~2_combout\,
	datad => \inst2|ALT_INV_rx\(0),
	datae => \inst3|ALT_INV_Mux21~0_combout\,
	dataf => \inst3|ALT_INV_Mux21~1_combout\,
	combout => \inst3|Mux21~4_combout\);

-- Location: LABCELL_X42_Y8_N24
\inst|out_count~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~8_combout\ = ( \inst3|Mux21~4_combout\ & ( \inst2|operand\(10) & ( (\inst|Add0~21_sumout\) # (\inst7|increment\(2)) ) ) ) # ( !\inst3|Mux21~4_combout\ & ( \inst2|operand\(10) & ( (!\inst7|increment\(2) & ((\inst|Add0~21_sumout\))) # 
-- (\inst7|increment\(2) & (\inst7|increment\(0))) ) ) ) # ( \inst3|Mux21~4_combout\ & ( !\inst2|operand\(10) & ( (!\inst7|increment\(2) & ((\inst|Add0~21_sumout\))) # (\inst7|increment\(2) & (!\inst7|increment\(0))) ) ) ) # ( !\inst3|Mux21~4_combout\ & ( 
-- !\inst2|operand\(10) & ( (!\inst7|increment\(2) & \inst|Add0~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010011100100111000011011000110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst|ALT_INV_Add0~21_sumout\,
	datae => \inst3|ALT_INV_Mux21~4_combout\,
	dataf => \inst2|ALT_INV_operand\(10),
	combout => \inst|out_count~8_combout\);

-- Location: FF_X42_Y8_N26
\inst|out_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~8_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(10));

-- Location: LABCELL_X13_Y9_N36
\inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a105\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a9\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a41\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a73\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a105\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a9\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a41\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a73\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a105\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a9\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a41\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a73\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a105\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a9\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a41\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a73\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X13_Y11_N39
\inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a201\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a233\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a137\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a169\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a201\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a233\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a137\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a169\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a201\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a233\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a137\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a169\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a201\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a233\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a137\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a169\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a169\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a137\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a201\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a233\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X13_Y9_N30
\inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ ) ) 
-- # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\);

-- Location: FF_X13_Y9_N32
\inst2|operand[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(9));

-- Location: LABCELL_X31_Y2_N21
\inst6|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux23~0_combout\ = ( \inst2|operand\(8) & ( \inst3|Mux23~4_combout\ ) ) # ( !\inst2|operand\(8) & ( \inst3|Mux23~4_combout\ & ( !\inst7|dataSel\(0) ) ) ) # ( \inst2|operand\(8) & ( !\inst3|Mux23~4_combout\ & ( \inst7|dataSel\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_dataSel\(0),
	datae => \inst2|ALT_INV_operand\(8),
	dataf => \inst3|ALT_INV_Mux23~4_combout\,
	combout => \inst6|Mux23~0_combout\);

-- Location: FF_X31_Y2_N23
\inst6|dataOut[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux23~0_combout\,
	asdata => \inst|out_count\(8),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(8));

-- Location: LABCELL_X31_Y2_N48
\inst6|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Mux22~0_combout\ = ( \inst3|Mux22~4_combout\ & ( (!\inst7|dataSel\(0)) # (\inst2|operand\(9)) ) ) # ( !\inst3|Mux22~4_combout\ & ( (\inst2|operand\(9) & \inst7|dataSel\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_operand\(9),
	datac => \inst7|ALT_INV_dataSel\(0),
	dataf => \inst3|ALT_INV_Mux22~4_combout\,
	combout => \inst6|Mux22~0_combout\);

-- Location: FF_X31_Y2_N50
\inst6|dataOut[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst6|Mux22~0_combout\,
	asdata => \inst|out_count\(9),
	sload => \inst7|dataSel\(1),
	ena => \inst6|dataOut[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(9));

-- Location: M10K_X49_Y2_N0
\inst4|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: FF_X35_Y7_N14
\inst9|alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(9));

-- Location: LABCELL_X37_Y6_N12
\inst3|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux6~0_combout\ = ( \inst3|Mux38~4_combout\ & ( \inst9|alu_result\(9) & ( ((!\inst7|rf_sel\(3) & (\inst2|operand\(9))) # (\inst7|rf_sel\(3) & ((\inst4|altsyncram_component|auto_generated|q_a\(9))))) # (\inst7|rf_sel[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\inst3|Mux38~4_combout\ & ( \inst9|alu_result\(9) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((!\inst7|rf_sel\(3) & (\inst2|operand\(9))) # (\inst7|rf_sel\(3) & ((\inst4|altsyncram_component|auto_generated|q_a\(9)))))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & 
-- (((!\inst7|rf_sel\(3))))) ) ) ) # ( \inst3|Mux38~4_combout\ & ( !\inst9|alu_result\(9) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((!\inst7|rf_sel\(3) & (\inst2|operand\(9))) # (\inst7|rf_sel\(3) & ((\inst4|altsyncram_component|auto_generated|q_a\(9)))))) # 
-- (\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst7|rf_sel\(3))))) ) ) ) # ( !\inst3|Mux38~4_combout\ & ( !\inst9|alu_result\(9) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & ((!\inst7|rf_sel\(3) & (\inst2|operand\(9))) # (\inst7|rf_sel\(3) & 
-- ((\inst4|altsyncram_component|auto_generated|q_a\(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_operand\(9),
	datab => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datac => \inst7|ALT_INV_rf_sel\(3),
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \inst3|ALT_INV_Mux38~4_combout\,
	dataf => \inst9|ALT_INV_alu_result\(9),
	combout => \inst3|Mux6~0_combout\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LABCELL_X10_Y1_N15
\inst8|sip_r[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sip_r[9]~feeder_combout\ = ( \SW[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \inst8|sip_r[9]~feeder_combout\);

-- Location: FF_X10_Y1_N17
\inst8|sip_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sip_r[9]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sip_r\(9));

-- Location: FF_X37_Y6_N14
\inst3|data_input_z[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux6~0_combout\,
	asdata => \inst8|sip_r\(9),
	sclr => \inst3|data_input_z[7]~3_combout\,
	sload => \inst7|rf_sel\(2),
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(9));

-- Location: LABCELL_X37_Y6_N51
\inst3|regs~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~6_combout\ = ( \inst7|ld_r~q\ & ( \inst3|data_input_z\(9) ) ) # ( !\inst7|ld_r~q\ & ( \inst3|Mux38~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_data_input_z\(9),
	datad => \inst3|ALT_INV_Mux38~4_combout\,
	dataf => \inst7|ALT_INV_ld_r~q\,
	combout => \inst3|regs~6_combout\);

-- Location: FF_X37_Y6_N53
\inst3|regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][9]~q\);

-- Location: LABCELL_X37_Y10_N0
\inst3|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~3_combout\ = ( \inst3|regs[13][9]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[14][9]~q\))) # (\inst2|rx\(0) & (\inst3|regs[15][9]~q\)) ) ) ) # ( !\inst3|regs[13][9]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0) & 
-- ((\inst3|regs[14][9]~q\))) # (\inst2|rx\(0) & (\inst3|regs[15][9]~q\)) ) ) ) # ( \inst3|regs[13][9]~q\ & ( !\inst2|rx\(1) & ( (\inst3|regs[12][9]~q\) # (\inst2|rx\(0)) ) ) ) # ( !\inst3|regs[13][9]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & 
-- \inst3|regs[12][9]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst3|ALT_INV_regs[15][9]~q\,
	datac => \inst3|ALT_INV_regs[12][9]~q\,
	datad => \inst3|ALT_INV_regs[14][9]~q\,
	datae => \inst3|ALT_INV_regs[13][9]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux22~3_combout\);

-- Location: LABCELL_X37_Y8_N54
\inst3|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~0_combout\ = ( \inst3|regs[2][9]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[3][9]~q\) ) ) ) # ( !\inst3|regs[2][9]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[3][9]~q\) ) ) ) # ( \inst3|regs[2][9]~q\ & ( !\inst2|rx\(1) 
-- & ( (!\inst2|rx\(0) & (\inst3|regs[0][9]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][9]~q\))) ) ) ) # ( !\inst3|regs[2][9]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[0][9]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst3|ALT_INV_regs[3][9]~q\,
	datac => \inst3|ALT_INV_regs[0][9]~q\,
	datad => \inst3|ALT_INV_regs[1][9]~q\,
	datae => \inst3|ALT_INV_regs[2][9]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux22~0_combout\);

-- Location: LABCELL_X36_Y8_N6
\inst3|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~1_combout\ = ( \inst3|regs[6][9]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[7][9]~DUPLICATE_q\) ) ) ) # ( !\inst3|regs[6][9]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[7][9]~DUPLICATE_q\) ) ) ) # ( 
-- \inst3|regs[6][9]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[4][9]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[5][9]~q\))) ) ) ) # ( !\inst3|regs[6][9]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[4][9]~q\)) # (\inst2|rx\(0) & 
-- ((\inst3|regs[5][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][9]~q\,
	datab => \inst2|ALT_INV_rx\(0),
	datac => \inst3|ALT_INV_regs[7][9]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_regs[5][9]~q\,
	datae => \inst3|ALT_INV_regs[6][9]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux22~1_combout\);

-- Location: LABCELL_X36_Y9_N6
\inst3|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~2_combout\ = ( \inst3|regs[10][9]~q\ & ( \inst3|regs[9][9]~q\ & ( (!\inst2|rx\(0) & (((\inst2|rx\(1))) # (\inst3|regs[8][9]~q\))) # (\inst2|rx\(0) & (((!\inst2|rx\(1)) # (\inst3|regs[11][9]~q\)))) ) ) ) # ( !\inst3|regs[10][9]~q\ & ( 
-- \inst3|regs[9][9]~q\ & ( (!\inst2|rx\(0) & (\inst3|regs[8][9]~q\ & ((!\inst2|rx\(1))))) # (\inst2|rx\(0) & (((!\inst2|rx\(1)) # (\inst3|regs[11][9]~q\)))) ) ) ) # ( \inst3|regs[10][9]~q\ & ( !\inst3|regs[9][9]~q\ & ( (!\inst2|rx\(0) & (((\inst2|rx\(1))) # 
-- (\inst3|regs[8][9]~q\))) # (\inst2|rx\(0) & (((\inst3|regs[11][9]~q\ & \inst2|rx\(1))))) ) ) ) # ( !\inst3|regs[10][9]~q\ & ( !\inst3|regs[9][9]~q\ & ( (!\inst2|rx\(0) & (\inst3|regs[8][9]~q\ & ((!\inst2|rx\(1))))) # (\inst2|rx\(0) & 
-- (((\inst3|regs[11][9]~q\ & \inst2|rx\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][9]~q\,
	datab => \inst2|ALT_INV_rx\(0),
	datac => \inst3|ALT_INV_regs[11][9]~q\,
	datad => \inst2|ALT_INV_rx\(1),
	datae => \inst3|ALT_INV_regs[10][9]~q\,
	dataf => \inst3|ALT_INV_regs[9][9]~q\,
	combout => \inst3|Mux22~2_combout\);

-- Location: LABCELL_X36_Y6_N15
\inst3|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~4_combout\ = ( \inst2|rx\(3) & ( \inst3|Mux22~2_combout\ & ( (!\inst2|rx\(2)) # (\inst3|Mux22~3_combout\) ) ) ) # ( !\inst2|rx\(3) & ( \inst3|Mux22~2_combout\ & ( (!\inst2|rx\(2) & (\inst3|Mux22~0_combout\)) # (\inst2|rx\(2) & 
-- ((\inst3|Mux22~1_combout\))) ) ) ) # ( \inst2|rx\(3) & ( !\inst3|Mux22~2_combout\ & ( (\inst3|Mux22~3_combout\ & \inst2|rx\(2)) ) ) ) # ( !\inst2|rx\(3) & ( !\inst3|Mux22~2_combout\ & ( (!\inst2|rx\(2) & (\inst3|Mux22~0_combout\)) # (\inst2|rx\(2) & 
-- ((\inst3|Mux22~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux22~3_combout\,
	datab => \inst3|ALT_INV_Mux22~0_combout\,
	datac => \inst3|ALT_INV_Mux22~1_combout\,
	datad => \inst2|ALT_INV_rx\(2),
	datae => \inst2|ALT_INV_rx\(3),
	dataf => \inst3|ALT_INV_Mux22~2_combout\,
	combout => \inst3|Mux22~4_combout\);

-- Location: LABCELL_X42_Y8_N33
\inst|out_count~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~9_combout\ = ( \inst7|increment\(0) & ( \inst2|operand\(9) & ( (\inst|Add0~25_sumout\) # (\inst7|increment\(2)) ) ) ) # ( !\inst7|increment\(0) & ( \inst2|operand\(9) & ( (!\inst7|increment\(2) & (\inst|Add0~25_sumout\)) # 
-- (\inst7|increment\(2) & ((\inst3|Mux22~4_combout\))) ) ) ) # ( \inst7|increment\(0) & ( !\inst2|operand\(9) & ( (!\inst7|increment\(2) & \inst|Add0~25_sumout\) ) ) ) # ( !\inst7|increment\(0) & ( !\inst2|operand\(9) & ( (!\inst7|increment\(2) & 
-- (\inst|Add0~25_sumout\)) # (\inst7|increment\(2) & ((\inst3|Mux22~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001000100010001000100111001001110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst|ALT_INV_Add0~25_sumout\,
	datac => \inst3|ALT_INV_Mux22~4_combout\,
	datae => \inst7|ALT_INV_increment\(0),
	dataf => \inst2|ALT_INV_operand\(9),
	combout => \inst|out_count~9_combout\);

-- Location: FF_X42_Y8_N35
\inst|out_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~9_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(9));

-- Location: M10K_X58_Y7_N0
\inst10|altsyncram_component|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\inst10|altsyncram_component|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\inst10|altsyncram_component|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\inst10|altsyncram_component|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: MLABCELL_X59_Y8_N54
\inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a250~portadataout\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a250~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a250~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a250~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\);

-- Location: M10K_X58_Y10_N0
\inst10|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000990",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y8_N0
\inst10|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\inst10|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y4_N0
\inst10|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: MLABCELL_X59_Y8_N51
\inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a90~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a26~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a90~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a90~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a26~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \inst10|altsyncram_component|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a90~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a122~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X59_Y8_N42
\inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\);

-- Location: FF_X59_Y8_N44
\inst2|opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(2));

-- Location: LABCELL_X48_Y11_N15
\inst7|nextState~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~22_combout\ = ( \inst2|opcode\(4) & ( (!\inst2|opcode\(2) & (\inst2|opcode\(3) & ((!\inst2|opcode\(0))))) # (\inst2|opcode\(2) & (!\inst2|opcode\(3) & (!\inst2|opcode\(1) $ (\inst2|opcode\(0))))) ) ) # ( !\inst2|opcode\(4) & ( 
-- (!\inst2|opcode\(2) & (\inst2|opcode\(3) & !\inst2|opcode\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000001100010000001000110001000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(1),
	datad => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|nextState~22_combout\);

-- Location: LABCELL_X48_Y11_N12
\inst7|nextState~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~21_combout\ = ( \inst2|opcode\(1) & ( (!\inst2|opcode\(4) & (\inst2|opcode\(2))) # (\inst2|opcode\(4) & (((\inst2|opcode\(2) & !\inst2|opcode\(3))) # (\inst2|opcode\(0)))) ) ) # ( !\inst2|opcode\(1) & ( (\inst2|opcode\(2) & 
-- (\inst2|opcode\(0) & ((!\inst2|opcode\(3)) # (!\inst2|opcode\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010100000000000101010001010100010111110101010001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(1),
	combout => \inst7|nextState~21_combout\);

-- Location: LABCELL_X48_Y11_N42
\inst7|nextState~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~20_combout\ = ( \inst2|address_method\(0) & ( \inst2|opcode\(3) & ( (!\inst2|opcode\(0) & (!\inst2|opcode\(1) & ((!\inst2|opcode\(4)) # (\inst2|address_method\(1))))) ) ) ) # ( !\inst2|address_method\(0) & ( \inst2|opcode\(3) & ( 
-- (!\inst2|opcode\(4) & (!\inst2|opcode\(0) & !\inst2|opcode\(1))) ) ) ) # ( \inst2|address_method\(0) & ( !\inst2|opcode\(3) & ( (!\inst2|opcode\(1) & ((!\inst2|opcode\(0)))) # (\inst2|opcode\(1) & (!\inst2|opcode\(4))) ) ) ) # ( !\inst2|address_method\(0) 
-- & ( !\inst2|opcode\(3) & ( (!\inst2|opcode\(1) & ((!\inst2|opcode\(0)))) # (\inst2|opcode\(1) & (!\inst2|opcode\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010101010110011001010101010001000000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(4),
	datab => \inst2|ALT_INV_opcode\(0),
	datac => \inst2|ALT_INV_address_method\(1),
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst2|ALT_INV_address_method\(0),
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|nextState~20_combout\);

-- Location: LABCELL_X48_Y11_N6
\inst7|nextState~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~23_combout\ = ( \inst7|nextState~20_combout\ & ( (!\inst2|opcode\(5) & ((!\inst7|nextState~21_combout\))) # (\inst2|opcode\(5) & (\inst7|nextState~22_combout\)) ) ) # ( !\inst7|nextState~20_combout\ & ( (!\inst2|opcode\(5) & 
-- (\inst2|opcode\(2) & ((!\inst7|nextState~21_combout\)))) # (\inst2|opcode\(5) & (((\inst7|nextState~22_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000011010100110000001111110011000000111111001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst7|ALT_INV_nextState~22_combout\,
	datac => \inst2|ALT_INV_opcode\(5),
	datad => \inst7|ALT_INV_nextState~21_combout\,
	dataf => \inst7|ALT_INV_nextState~20_combout\,
	combout => \inst7|nextState~23_combout\);

-- Location: LABCELL_X48_Y11_N0
\inst7|nextState~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~24_combout\ = ( \inst2|opcode\(0) & ( \inst2|opcode\(5) & ( (!\inst2|opcode\(1) & !\inst2|opcode\(3)) ) ) ) # ( !\inst2|opcode\(0) & ( \inst2|opcode\(5) & ( (!\inst2|opcode\(1) & !\inst2|opcode\(3)) ) ) ) # ( \inst2|opcode\(0) & ( 
-- !\inst2|opcode\(5) & ( \inst2|opcode\(2) ) ) ) # ( !\inst2|opcode\(0) & ( !\inst2|opcode\(5) & ( (!\inst2|opcode\(2) & (((!\inst2|opcode\(3))))) # (\inst2|opcode\(2) & (!\inst2|opcode\(1) & (\inst2|opcode\(4) & \inst2|opcode\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000100010101010101010111001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst2|ALT_INV_opcode\(3),
	datae => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(5),
	combout => \inst7|nextState~24_combout\);

-- Location: LABCELL_X48_Y11_N48
\inst7|nextState~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~25_combout\ = ( \inst7|nextState~19_combout\ & ( (\inst7|nextState~23_combout\ & ((!\inst7|ld_r~0_combout\ & ((!\inst7|nextState~24_combout\))) # (\inst7|ld_r~0_combout\ & (!\inst2|address_method\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001000100011000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(1),
	datab => \inst7|ALT_INV_nextState~23_combout\,
	datac => \inst7|ALT_INV_nextState~24_combout\,
	datad => \inst7|ALT_INV_ld_r~0_combout\,
	dataf => \inst7|ALT_INV_nextState~19_combout\,
	combout => \inst7|nextState~25_combout\);

-- Location: FF_X48_Y11_N49
\inst7|nextState.execution\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|nextState~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.execution~q\);

-- Location: LABCELL_X51_Y8_N3
\inst7|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector16~0_combout\ = (\inst7|nextState.execution~q\ & \inst7|OUTPUTS~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_nextState.execution~q\,
	datad => \inst7|ALT_INV_OUTPUTS~0_combout\,
	combout => \inst7|Selector16~0_combout\);

-- Location: FF_X51_Y8_N5
\inst7|nextState.loadAluResult\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.loadAluResult~q\);

-- Location: LABCELL_X51_Y8_N0
\inst7|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector6~0_combout\ = (!\inst7|nextState.loadAluResult~q\ & (!\inst7|nextState.decode~q\ & (!\inst7|nextState.getMemData2~q\ & !\inst7|nextState.storeData~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.loadAluResult~q\,
	datab => \inst7|ALT_INV_nextState.decode~q\,
	datac => \inst7|ALT_INV_nextState.getMemData2~q\,
	datad => \inst7|ALT_INV_nextState.storeData~q\,
	combout => \inst7|Selector6~0_combout\);

-- Location: LABCELL_X51_Y8_N24
\inst7|Selector8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector8~2_combout\ = ( \inst2|opcode\(4) & ( (\inst2|opcode\(5) & (\inst2|opcode\(2) & (\inst2|opcode\(1) & \inst2|opcode\(0)))) ) ) # ( !\inst2|opcode\(4) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(2) & (!\inst2|opcode\(1) & 
-- !\inst2|opcode\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(2),
	datac => \inst2|ALT_INV_opcode\(1),
	datad => \inst2|ALT_INV_opcode\(0),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|Selector8~2_combout\);

-- Location: FF_X51_Y8_N59
\inst7|nextState.storeAluResult\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst7|nextState.loadAluResult~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.storeAluResult~q\);

-- Location: LABCELL_X51_Y8_N6
\inst7|Selector8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector8~3_combout\ = ( !\inst7|nextState.writeData~q\ & ( (!\inst7|nextState.storeAluResult~q\ & ((!\inst7|Selector8~2_combout\) # ((!\inst7|nextState.execution~q\) # (\inst2|opcode\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001100110011001000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Selector8~2_combout\,
	datab => \inst7|ALT_INV_nextState.storeAluResult~q\,
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst7|ALT_INV_nextState.execution~q\,
	dataf => \inst7|ALT_INV_nextState.writeData~q\,
	combout => \inst7|Selector8~3_combout\);

-- Location: LABCELL_X48_Y8_N57
\inst7|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector8~0_combout\ = ( \inst7|Mux56~0_combout\ & ( \inst2|opcode\(3) & ( (!\inst7|nextState.decode3~q\ & !\inst7|nextState.execution~q\) ) ) ) # ( !\inst7|Mux56~0_combout\ & ( \inst2|opcode\(3) & ( (!\inst7|nextState.decode3~q\ & 
-- !\inst7|nextState.execution~q\) ) ) ) # ( \inst7|Mux56~0_combout\ & ( !\inst2|opcode\(3) & ( (!\inst7|nextState.decode3~q\ & ((!\inst7|nextState.execution~q\) # ((!\inst2|opcode\(4) & \inst2|opcode\(2))))) # (\inst7|nextState.decode3~q\ & 
-- (((!\inst2|opcode\(4) & \inst2|opcode\(2))))) ) ) ) # ( !\inst7|Mux56~0_combout\ & ( !\inst2|opcode\(3) & ( (!\inst7|nextState.decode3~q\ & !\inst7|nextState.execution~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001111100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_nextState.execution~q\,
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst7|ALT_INV_Mux56~0_combout\,
	dataf => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|Selector8~0_combout\);

-- Location: LABCELL_X51_Y8_N48
\inst7|Selector8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector8~4_combout\ = ( \inst7|ld_r~q\ & ( \inst7|Selector8~1_combout\ & ( (!\inst7|Selector6~0_combout\) # ((!\inst7|Selector8~3_combout\) # ((!\inst7|Selector8~0_combout\) # (\inst7|Selector16~0_combout\))) ) ) ) # ( !\inst7|ld_r~q\ & ( 
-- \inst7|Selector8~1_combout\ & ( !\inst7|Selector8~3_combout\ ) ) ) # ( \inst7|ld_r~q\ & ( !\inst7|Selector8~1_combout\ ) ) # ( !\inst7|ld_r~q\ & ( !\inst7|Selector8~1_combout\ & ( !\inst7|Selector8~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111111001100110011001111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Selector6~0_combout\,
	datab => \inst7|ALT_INV_Selector8~3_combout\,
	datac => \inst7|ALT_INV_Selector16~0_combout\,
	datad => \inst7|ALT_INV_Selector8~0_combout\,
	datae => \inst7|ALT_INV_ld_r~q\,
	dataf => \inst7|ALT_INV_Selector8~1_combout\,
	combout => \inst7|Selector8~4_combout\);

-- Location: FF_X51_Y8_N49
\inst7|ld_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector8~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ld_r~q\);

-- Location: FF_X35_Y7_N29
\inst9|alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(8));

-- Location: LABCELL_X37_Y6_N30
\inst3|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux7~0_combout\ = ( \inst4|altsyncram_component|auto_generated|q_a\(8) & ( \inst2|operand\(8) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\) # ((!\inst7|rf_sel\(3) & (\inst9|alu_result\(8))) # (\inst7|rf_sel\(3) & ((\inst3|Mux39~4_combout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|q_a\(8) & ( \inst2|operand\(8) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((!\inst7|rf_sel\(3))))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & ((!\inst7|rf_sel\(3) & (\inst9|alu_result\(8))) # (\inst7|rf_sel\(3) & 
-- ((\inst3|Mux39~4_combout\))))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|q_a\(8) & ( !\inst2|operand\(8) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst7|rf_sel\(3))))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & ((!\inst7|rf_sel\(3) & 
-- (\inst9|alu_result\(8))) # (\inst7|rf_sel\(3) & ((\inst3|Mux39~4_combout\))))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|q_a\(8) & ( !\inst2|operand\(8) & ( (\inst7|rf_sel[1]~DUPLICATE_q\ & ((!\inst7|rf_sel\(3) & (\inst9|alu_result\(8))) # 
-- (\inst7|rf_sel\(3) & ((\inst3|Mux39~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_alu_result\(8),
	datab => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datac => \inst7|ALT_INV_rf_sel\(3),
	datad => \inst3|ALT_INV_Mux39~4_combout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \inst2|ALT_INV_operand\(8),
	combout => \inst3|Mux7~0_combout\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LABCELL_X10_Y1_N9
\inst8|sip_r[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sip_r[8]~feeder_combout\ = ( \SW[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \inst8|sip_r[8]~feeder_combout\);

-- Location: FF_X10_Y1_N11
\inst8|sip_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sip_r[8]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sip_r\(8));

-- Location: FF_X37_Y6_N31
\inst3|data_input_z[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux7~0_combout\,
	asdata => \inst8|sip_r\(8),
	sclr => \inst3|data_input_z[7]~3_combout\,
	sload => \inst7|rf_sel\(2),
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(8));

-- Location: LABCELL_X37_Y6_N54
\inst3|regs~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~7_combout\ = ( \inst3|data_input_z\(8) & ( (\inst3|Mux39~4_combout\) # (\inst7|ld_r~q\) ) ) # ( !\inst3|data_input_z\(8) & ( (!\inst7|ld_r~q\ & \inst3|Mux39~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_ld_r~q\,
	datad => \inst3|ALT_INV_Mux39~4_combout\,
	dataf => \inst3|ALT_INV_data_input_z\(8),
	combout => \inst3|regs~7_combout\);

-- Location: FF_X40_Y7_N50
\inst3|regs[7][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][8]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y7_N3
\inst3|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~3_combout\ = ( \inst3|regs[3][8]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[7][8]~DUPLICATE_q\)) # (\inst2|rx\(3) & ((\inst3|regs[15][8]~q\))) ) ) ) # ( !\inst3|regs[3][8]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- (\inst3|regs[7][8]~DUPLICATE_q\)) # (\inst2|rx\(3) & ((\inst3|regs[15][8]~q\))) ) ) ) # ( \inst3|regs[3][8]~q\ & ( !\inst2|rx\(2) & ( (!\inst2|rx\(3)) # (\inst3|regs[11][8]~q\) ) ) ) # ( !\inst3|regs[3][8]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[11][8]~q\ 
-- & \inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[7][8]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_regs[11][8]~q\,
	datac => \inst3|ALT_INV_regs[15][8]~q\,
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_regs[3][8]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux23~3_combout\);

-- Location: MLABCELL_X39_Y8_N12
\inst3|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~2_combout\ = ( \inst3|regs[10][8]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[6][8]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[14][8]~q\))) ) ) ) # ( !\inst3|regs[10][8]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- (\inst3|regs[6][8]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[14][8]~q\))) ) ) ) # ( \inst3|regs[10][8]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[2][8]~q\) # (\inst2|rx\(3)) ) ) ) # ( !\inst3|regs[10][8]~q\ & ( !\inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- \inst3|regs[2][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[6][8]~q\,
	datab => \inst3|ALT_INV_regs[14][8]~q\,
	datac => \inst2|ALT_INV_rx\(3),
	datad => \inst3|ALT_INV_regs[2][8]~q\,
	datae => \inst3|ALT_INV_regs[10][8]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux23~2_combout\);

-- Location: MLABCELL_X39_Y9_N6
\inst3|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~0_combout\ = ( \inst3|regs[8][8]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[4][8]~q\)) # (\inst2|rx\(3) & ((\inst3|regs[12][8]~q\))) ) ) ) # ( !\inst3|regs[8][8]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & (\inst3|regs[4][8]~q\)) 
-- # (\inst2|rx\(3) & ((\inst3|regs[12][8]~q\))) ) ) ) # ( \inst3|regs[8][8]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[0][8]~q\) ) ) ) # ( !\inst3|regs[8][8]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[0][8]~q\ & !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][8]~q\,
	datab => \inst3|ALT_INV_regs[0][8]~q\,
	datac => \inst2|ALT_INV_rx\(3),
	datad => \inst3|ALT_INV_regs[12][8]~q\,
	datae => \inst3|ALT_INV_regs[8][8]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux23~0_combout\);

-- Location: MLABCELL_X39_Y10_N48
\inst3|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~1_combout\ = ( \inst3|regs[9][8]~q\ & ( \inst2|rx\(3) & ( (!\inst2|rx\(2)) # (\inst3|regs[13][8]~q\) ) ) ) # ( !\inst3|regs[9][8]~q\ & ( \inst2|rx\(3) & ( (\inst3|regs[13][8]~q\ & \inst2|rx\(2)) ) ) ) # ( \inst3|regs[9][8]~q\ & ( 
-- !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[1][8]~q\))) # (\inst2|rx\(2) & (\inst3|regs[5][8]~q\)) ) ) ) # ( !\inst3|regs[9][8]~q\ & ( !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[1][8]~q\))) # (\inst2|rx\(2) & (\inst3|regs[5][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[5][8]~q\,
	datab => \inst3|ALT_INV_regs[1][8]~q\,
	datac => \inst3|ALT_INV_regs[13][8]~q\,
	datad => \inst2|ALT_INV_rx\(2),
	datae => \inst3|ALT_INV_regs[9][8]~q\,
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux23~1_combout\);

-- Location: MLABCELL_X39_Y8_N18
\inst3|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~4_combout\ = ( \inst3|Mux23~0_combout\ & ( \inst3|Mux23~1_combout\ & ( (!\inst2|rx\(1)) # ((!\inst2|rx\(0) & ((\inst3|Mux23~2_combout\))) # (\inst2|rx\(0) & (\inst3|Mux23~3_combout\))) ) ) ) # ( !\inst3|Mux23~0_combout\ & ( 
-- \inst3|Mux23~1_combout\ & ( (!\inst2|rx\(0) & (\inst2|rx\(1) & ((\inst3|Mux23~2_combout\)))) # (\inst2|rx\(0) & ((!\inst2|rx\(1)) # ((\inst3|Mux23~3_combout\)))) ) ) ) # ( \inst3|Mux23~0_combout\ & ( !\inst3|Mux23~1_combout\ & ( (!\inst2|rx\(0) & 
-- ((!\inst2|rx\(1)) # ((\inst3|Mux23~2_combout\)))) # (\inst2|rx\(0) & (\inst2|rx\(1) & (\inst3|Mux23~3_combout\))) ) ) ) # ( !\inst3|Mux23~0_combout\ & ( !\inst3|Mux23~1_combout\ & ( (\inst2|rx\(1) & ((!\inst2|rx\(0) & ((\inst3|Mux23~2_combout\))) # 
-- (\inst2|rx\(0) & (\inst3|Mux23~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst2|ALT_INV_rx\(1),
	datac => \inst3|ALT_INV_Mux23~3_combout\,
	datad => \inst3|ALT_INV_Mux23~2_combout\,
	datae => \inst3|ALT_INV_Mux23~0_combout\,
	dataf => \inst3|ALT_INV_Mux23~1_combout\,
	combout => \inst3|Mux23~4_combout\);

-- Location: LABCELL_X42_Y8_N15
\inst|out_count~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~10_combout\ = ( \inst7|increment\(2) & ( (!\inst7|increment\(0) & (\inst3|Mux23~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(8)))) ) ) # ( !\inst7|increment\(2) & ( \inst|Add0~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux23~4_combout\,
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst|ALT_INV_Add0~29_sumout\,
	datad => \inst2|ALT_INV_operand\(8),
	dataf => \inst7|ALT_INV_increment\(2),
	combout => \inst|out_count~10_combout\);

-- Location: FF_X42_Y8_N17
\inst|out_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~10_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(8));

-- Location: M10K_X14_Y17_N0
\inst10|altsyncram_component|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y18_N0
\inst10|altsyncram_component|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y19_N0
\inst10|altsyncram_component|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\inst10|altsyncram_component|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: LABCELL_X13_Y17_N57
\inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a167\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a199\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a135\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a231\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a167\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a199\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a135\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a231\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a167\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a199\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a135\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a231\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a167\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a199\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a135\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a231\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a135\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a231\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a167\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a199\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y15_N0
\inst10|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y16_N0
\inst10|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y21_N0
\inst10|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\inst10|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: LABCELL_X13_Y17_N15
\inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a71\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a39\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a7\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a103\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a71\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a39\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a7\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a103\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a71\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a39\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a7\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a103\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a71\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a39\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a7\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a103\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X13_Y17_N39
\inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ ) ) 
-- # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\);

-- Location: FF_X13_Y17_N41
\inst2|operand[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(7));

-- Location: LABCELL_X42_Y8_N18
\inst|out_count~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~11_combout\ = ( \inst2|operand\(7) & ( \inst3|Mux24~4_combout\ & ( (\inst|Add0~33_sumout\) # (\inst7|increment\(2)) ) ) ) # ( !\inst2|operand\(7) & ( \inst3|Mux24~4_combout\ & ( (!\inst7|increment\(2) & ((\inst|Add0~33_sumout\))) # 
-- (\inst7|increment\(2) & (!\inst7|increment\(0))) ) ) ) # ( \inst2|operand\(7) & ( !\inst3|Mux24~4_combout\ & ( (!\inst7|increment\(2) & ((\inst|Add0~33_sumout\))) # (\inst7|increment\(2) & (\inst7|increment\(0))) ) ) ) # ( !\inst2|operand\(7) & ( 
-- !\inst3|Mux24~4_combout\ & ( (!\inst7|increment\(2) & \inst|Add0~33_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000110110001101101001110010011100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst|ALT_INV_Add0~33_sumout\,
	datae => \inst2|ALT_INV_operand\(7),
	dataf => \inst3|ALT_INV_Mux24~4_combout\,
	combout => \inst|out_count~11_combout\);

-- Location: FF_X42_Y8_N20
\inst|out_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~11_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(7));

-- Location: LABCELL_X13_Y18_N54
\inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a134~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a166~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a134~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a166~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a134~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a166~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a198~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a134~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a166~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X13_Y18_N48
\inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a70~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a70~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a70~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a70~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a102~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X13_Y18_N45
\inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ ) ) 
-- # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\);

-- Location: FF_X13_Y18_N47
\inst2|operand[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(6));

-- Location: LABCELL_X43_Y8_N54
\inst|out_count~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~12_combout\ = ( \inst|Add0~37_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & ((\inst3|Mux25~4_combout\))) # (\inst7|increment\(0) & (\inst2|operand\(6)))) ) ) # ( !\inst|Add0~37_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & ((\inst3|Mux25~4_combout\))) # (\inst7|increment\(0) & (\inst2|operand\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(0),
	datab => \inst7|ALT_INV_increment\(2),
	datac => \inst2|ALT_INV_operand\(6),
	datad => \inst3|ALT_INV_Mux25~4_combout\,
	dataf => \inst|ALT_INV_Add0~37_sumout\,
	combout => \inst|out_count~12_combout\);

-- Location: FF_X43_Y8_N56
\inst|out_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~12_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(6));

-- Location: MLABCELL_X39_Y6_N54
\inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a246~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a182~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst10|altsyncram_component|auto_generated|ram_block1a214~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a246~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a182~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a214~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a246~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a182~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst10|altsyncram_component|auto_generated|ram_block1a214~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a246~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a182~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a214~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y6_N30
\inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst10|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst10|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst10|altsyncram_component|auto_generated|ram_block1a86~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst10|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a86~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y6_N39
\inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y6_N41
\inst2|rz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rz\(2));

-- Location: FF_X37_Y10_N56
\inst3|regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][5]~q\);

-- Location: FF_X37_Y10_N50
\inst3|regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][5]~q\);

-- Location: LABCELL_X33_Y8_N36
\inst3|regs[15][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[15][5]~feeder_combout\ = ( \inst3|regs~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~10_combout\,
	combout => \inst3|regs[15][5]~feeder_combout\);

-- Location: FF_X33_Y8_N37
\inst3|regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[15][5]~feeder_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][5]~q\);

-- Location: FF_X37_Y10_N19
\inst3|regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][5]~q\);

-- Location: LABCELL_X37_Y10_N18
\inst3|Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux42~3_combout\ = ( \inst3|regs[14][5]~q\ & ( \inst2|rz\(0) & ( (!\inst2|rz\(1) & (\inst3|regs[13][5]~q\)) # (\inst2|rz\(1) & ((\inst3|regs[15][5]~q\))) ) ) ) # ( !\inst3|regs[14][5]~q\ & ( \inst2|rz\(0) & ( (!\inst2|rz\(1) & 
-- (\inst3|regs[13][5]~q\)) # (\inst2|rz\(1) & ((\inst3|regs[15][5]~q\))) ) ) ) # ( \inst3|regs[14][5]~q\ & ( !\inst2|rz\(0) & ( (\inst2|rz\(1)) # (\inst3|regs[12][5]~q\) ) ) ) # ( !\inst3|regs[14][5]~q\ & ( !\inst2|rz\(0) & ( (\inst3|regs[12][5]~q\ & 
-- !\inst2|rz\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][5]~q\,
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst3|ALT_INV_regs[13][5]~q\,
	datad => \inst3|ALT_INV_regs[15][5]~q\,
	datae => \inst3|ALT_INV_regs[14][5]~q\,
	dataf => \inst2|ALT_INV_rz\(0),
	combout => \inst3|Mux42~3_combout\);

-- Location: FF_X36_Y10_N26
\inst3|regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][5]~q\);

-- Location: LABCELL_X35_Y10_N24
\inst3|regs[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs[8][5]~feeder_combout\ = ( \inst3|regs~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs~10_combout\,
	combout => \inst3|regs[8][5]~feeder_combout\);

-- Location: FF_X35_Y10_N25
\inst3|regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|regs[8][5]~feeder_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][5]~q\);

-- Location: FF_X36_Y10_N31
\inst3|regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][5]~q\);

-- Location: FF_X36_Y10_N20
\inst3|regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][5]~q\);

-- Location: LABCELL_X36_Y10_N30
\inst3|Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux42~2_combout\ = ( \inst3|regs[11][5]~q\ & ( \inst3|regs[9][5]~q\ & ( ((!\inst2|rz\(1) & ((\inst3|regs[8][5]~q\))) # (\inst2|rz\(1) & (\inst3|regs[10][5]~q\))) # (\inst2|rz\(0)) ) ) ) # ( !\inst3|regs[11][5]~q\ & ( \inst3|regs[9][5]~q\ & ( 
-- (!\inst2|rz\(1) & (((\inst3|regs[8][5]~q\) # (\inst2|rz\(0))))) # (\inst2|rz\(1) & (\inst3|regs[10][5]~q\ & (!\inst2|rz\(0)))) ) ) ) # ( \inst3|regs[11][5]~q\ & ( !\inst3|regs[9][5]~q\ & ( (!\inst2|rz\(1) & (((!\inst2|rz\(0) & \inst3|regs[8][5]~q\)))) # 
-- (\inst2|rz\(1) & (((\inst2|rz\(0))) # (\inst3|regs[10][5]~q\))) ) ) ) # ( !\inst3|regs[11][5]~q\ & ( !\inst3|regs[9][5]~q\ & ( (!\inst2|rz\(0) & ((!\inst2|rz\(1) & ((\inst3|regs[8][5]~q\))) # (\inst2|rz\(1) & (\inst3|regs[10][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[10][5]~q\,
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(0),
	datad => \inst3|ALT_INV_regs[8][5]~q\,
	datae => \inst3|ALT_INV_regs[11][5]~q\,
	dataf => \inst3|ALT_INV_regs[9][5]~q\,
	combout => \inst3|Mux42~2_combout\);

-- Location: FF_X36_Y8_N20
\inst3|regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][5]~q\);

-- Location: FF_X36_Y8_N28
\inst3|regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][5]~q\);

-- Location: FF_X34_Y8_N4
\inst3|regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][5]~q\);

-- Location: FF_X35_Y9_N10
\inst3|regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][5]~q\);

-- Location: LABCELL_X36_Y8_N51
\inst3|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux42~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][5]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][5]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][5]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[6][5]~q\,
	datab => \inst3|ALT_INV_regs[7][5]~q\,
	datac => \inst3|ALT_INV_regs[5][5]~q\,
	datad => \inst3|ALT_INV_regs[4][5]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux42~1_combout\);

-- Location: FF_X37_Y8_N50
\inst3|regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][5]~q\);

-- Location: FF_X40_Y8_N31
\inst3|regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][5]~q\);

-- Location: FF_X37_Y8_N44
\inst3|regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][5]~q\);

-- Location: LABCELL_X37_Y8_N42
\inst3|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux42~0_combout\ = ( \inst3|regs[3][5]~q\ & ( \inst2|rz\(1) & ( (\inst2|rz\(0)) # (\inst3|regs[2][5]~q\) ) ) ) # ( !\inst3|regs[3][5]~q\ & ( \inst2|rz\(1) & ( (\inst3|regs[2][5]~q\ & !\inst2|rz\(0)) ) ) ) # ( \inst3|regs[3][5]~q\ & ( !\inst2|rz\(1) 
-- & ( (!\inst2|rz\(0) & ((\inst3|regs[0][5]~q\))) # (\inst2|rz\(0) & (\inst3|regs[1][5]~q\)) ) ) ) # ( !\inst3|regs[3][5]~q\ & ( !\inst2|rz\(1) & ( (!\inst2|rz\(0) & ((\inst3|regs[0][5]~q\))) # (\inst2|rz\(0) & (\inst3|regs[1][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][5]~q\,
	datab => \inst3|ALT_INV_regs[1][5]~q\,
	datac => \inst3|ALT_INV_regs[0][5]~q\,
	datad => \inst2|ALT_INV_rz\(0),
	datae => \inst3|ALT_INV_regs[3][5]~q\,
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux42~0_combout\);

-- Location: LABCELL_X36_Y10_N21
\inst3|Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux42~4_combout\ = ( \inst3|Mux42~1_combout\ & ( \inst3|Mux42~0_combout\ & ( (!\inst2|rz\(3)) # ((!\inst2|rz\(2) & ((\inst3|Mux42~2_combout\))) # (\inst2|rz\(2) & (\inst3|Mux42~3_combout\))) ) ) ) # ( !\inst3|Mux42~1_combout\ & ( 
-- \inst3|Mux42~0_combout\ & ( (!\inst2|rz\(2) & (((!\inst2|rz\(3)) # (\inst3|Mux42~2_combout\)))) # (\inst2|rz\(2) & (\inst3|Mux42~3_combout\ & ((\inst2|rz\(3))))) ) ) ) # ( \inst3|Mux42~1_combout\ & ( !\inst3|Mux42~0_combout\ & ( (!\inst2|rz\(2) & 
-- (((\inst3|Mux42~2_combout\ & \inst2|rz\(3))))) # (\inst2|rz\(2) & (((!\inst2|rz\(3))) # (\inst3|Mux42~3_combout\))) ) ) ) # ( !\inst3|Mux42~1_combout\ & ( !\inst3|Mux42~0_combout\ & ( (\inst2|rz\(3) & ((!\inst2|rz\(2) & ((\inst3|Mux42~2_combout\))) # 
-- (\inst2|rz\(2) & (\inst3|Mux42~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(2),
	datab => \inst3|ALT_INV_Mux42~3_combout\,
	datac => \inst3|ALT_INV_Mux42~2_combout\,
	datad => \inst2|ALT_INV_rz\(3),
	datae => \inst3|ALT_INV_Mux42~1_combout\,
	dataf => \inst3|ALT_INV_Mux42~0_combout\,
	combout => \inst3|Mux42~4_combout\);

-- Location: FF_X33_Y7_N4
\inst9|alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst9|result\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(5));

-- Location: LABCELL_X33_Y8_N18
\inst3|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux10~0_combout\ = ( \inst9|alu_result\(5) & ( \inst4|altsyncram_component|auto_generated|q_a\(5) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst7|rf_sel\(3))) # (\inst2|operand\(5)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & (((!\inst7|rf_sel\(3)) # 
-- (\inst3|Mux42~4_combout\)))) ) ) ) # ( !\inst9|alu_result\(5) & ( \inst4|altsyncram_component|auto_generated|q_a\(5) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst7|rf_sel\(3))) # (\inst2|operand\(5)))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & 
-- (((\inst3|Mux42~4_combout\ & \inst7|rf_sel\(3))))) ) ) ) # ( \inst9|alu_result\(5) & ( !\inst4|altsyncram_component|auto_generated|q_a\(5) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst2|operand\(5) & ((!\inst7|rf_sel\(3))))) # 
-- (\inst7|rf_sel[1]~DUPLICATE_q\ & (((!\inst7|rf_sel\(3)) # (\inst3|Mux42~4_combout\)))) ) ) ) # ( !\inst9|alu_result\(5) & ( !\inst4|altsyncram_component|auto_generated|q_a\(5) & ( (!\inst7|rf_sel[1]~DUPLICATE_q\ & (\inst2|operand\(5) & 
-- ((!\inst7|rf_sel\(3))))) # (\inst7|rf_sel[1]~DUPLICATE_q\ & (((\inst3|Mux42~4_combout\ & \inst7|rf_sel\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_operand\(5),
	datab => \inst3|ALT_INV_Mux42~4_combout\,
	datac => \inst7|ALT_INV_rf_sel[1]~DUPLICATE_q\,
	datad => \inst7|ALT_INV_rf_sel\(3),
	datae => \inst9|ALT_INV_alu_result\(5),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	combout => \inst3|Mux10~0_combout\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LABCELL_X12_Y2_N15
\inst8|sip_r[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sip_r[5]~feeder_combout\ = ( \SW[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[5]~input_o\,
	combout => \inst8|sip_r[5]~feeder_combout\);

-- Location: FF_X12_Y2_N17
\inst8|sip_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sip_r[5]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sip_r\(5));

-- Location: FF_X33_Y8_N19
\inst3|data_input_z[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst3|Mux10~0_combout\,
	asdata => \inst8|sip_r\(5),
	sclr => \inst3|data_input_z[7]~3_combout\,
	sload => \inst7|rf_sel\(2),
	ena => \inst3|data_input_z[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(5));

-- Location: LABCELL_X33_Y8_N12
\inst3|regs~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~10_combout\ = ( \inst3|data_input_z\(5) & ( (\inst7|ld_r~q\) # (\inst3|Mux42~4_combout\) ) ) # ( !\inst3|data_input_z\(5) & ( (\inst3|Mux42~4_combout\ & !\inst7|ld_r~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Mux42~4_combout\,
	datac => \inst7|ALT_INV_ld_r~q\,
	dataf => \inst3|ALT_INV_data_input_z\(5),
	combout => \inst3|regs~10_combout\);

-- Location: FF_X37_Y8_N23
\inst3|regs[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][5]~q\);

-- Location: LABCELL_X37_Y8_N48
\inst3|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~0_combout\ = ( \inst3|regs[2][5]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[3][5]~q\) ) ) ) # ( !\inst3|regs[2][5]~q\ & ( \inst2|rx\(1) & ( (\inst3|regs[3][5]~q\ & \inst2|rx\(0)) ) ) ) # ( \inst3|regs[2][5]~q\ & ( !\inst2|rx\(1) 
-- & ( (!\inst2|rx\(0) & (\inst3|regs[0][5]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][5]~q\))) ) ) ) # ( !\inst3|regs[2][5]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[0][5]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][5]~q\,
	datab => \inst3|ALT_INV_regs[3][5]~q\,
	datac => \inst2|ALT_INV_rx\(0),
	datad => \inst3|ALT_INV_regs[1][5]~q\,
	datae => \inst3|ALT_INV_regs[2][5]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux26~0_combout\);

-- Location: LABCELL_X36_Y10_N24
\inst3|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~2_combout\ = ( \inst3|regs[10][5]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[11][5]~q\) ) ) ) # ( !\inst3|regs[10][5]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[11][5]~q\) ) ) ) # ( \inst3|regs[10][5]~q\ & ( 
-- !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[8][5]~q\))) # (\inst2|rx\(0) & (\inst3|regs[9][5]~q\)) ) ) ) # ( !\inst3|regs[10][5]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & ((\inst3|regs[8][5]~q\))) # (\inst2|rx\(0) & (\inst3|regs[9][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst3|ALT_INV_regs[11][5]~q\,
	datac => \inst3|ALT_INV_regs[9][5]~q\,
	datad => \inst3|ALT_INV_regs[8][5]~q\,
	datae => \inst3|ALT_INV_regs[10][5]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux26~2_combout\);

-- Location: LABCELL_X37_Y10_N48
\inst3|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~3_combout\ = ( \inst3|regs[13][5]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[14][5]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[15][5]~q\))) ) ) ) # ( !\inst3|regs[13][5]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0) & 
-- (\inst3|regs[14][5]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[15][5]~q\))) ) ) ) # ( \inst3|regs[13][5]~q\ & ( !\inst2|rx\(1) & ( (\inst2|rx\(0)) # (\inst3|regs[12][5]~q\) ) ) ) # ( !\inst3|regs[13][5]~q\ & ( !\inst2|rx\(1) & ( (\inst3|regs[12][5]~q\ & 
-- !\inst2|rx\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][5]~q\,
	datab => \inst3|ALT_INV_regs[14][5]~q\,
	datac => \inst2|ALT_INV_rx\(0),
	datad => \inst3|ALT_INV_regs[15][5]~q\,
	datae => \inst3|ALT_INV_regs[13][5]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux26~3_combout\);

-- Location: FF_X36_Y8_N29
\inst3|regs[7][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~10_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][5]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y8_N18
\inst3|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~1_combout\ = ( \inst3|regs[6][5]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[7][5]~DUPLICATE_q\) ) ) ) # ( !\inst3|regs[6][5]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[7][5]~DUPLICATE_q\) ) ) ) # ( 
-- \inst3|regs[6][5]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[4][5]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[5][5]~q\))) ) ) ) # ( !\inst3|regs[6][5]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[4][5]~q\)) # (\inst2|rx\(0) & 
-- ((\inst3|regs[5][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][5]~q\,
	datab => \inst2|ALT_INV_rx\(0),
	datac => \inst3|ALT_INV_regs[7][5]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_regs[5][5]~q\,
	datae => \inst3|ALT_INV_regs[6][5]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux26~1_combout\);

-- Location: LABCELL_X36_Y6_N18
\inst3|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~4_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux26~3_combout\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux26~2_combout\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|Mux26~1_combout\ ) ) ) # ( !\inst2|rx\(2) 
-- & ( !\inst2|rx\(3) & ( \inst3|Mux26~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux26~0_combout\,
	datab => \inst3|ALT_INV_Mux26~2_combout\,
	datac => \inst3|ALT_INV_Mux26~3_combout\,
	datad => \inst3|ALT_INV_Mux26~1_combout\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux26~4_combout\);

-- Location: LABCELL_X42_Y8_N48
\inst|out_count~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~13_combout\ = ( \inst2|operand\(5) & ( (!\inst7|increment\(2) & (((\inst|Add0~41_sumout\)))) # (\inst7|increment\(2) & (((\inst3|Mux26~4_combout\)) # (\inst7|increment\(0)))) ) ) # ( !\inst2|operand\(5) & ( (!\inst7|increment\(2) & 
-- (((\inst|Add0~41_sumout\)))) # (\inst7|increment\(2) & (!\inst7|increment\(0) & ((\inst3|Mux26~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001110000010100100111000011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst|ALT_INV_Add0~41_sumout\,
	datad => \inst3|ALT_INV_Mux26~4_combout\,
	dataf => \inst2|ALT_INV_operand\(5),
	combout => \inst|out_count~13_combout\);

-- Location: FF_X42_Y8_N50
\inst|out_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~13_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(5));

-- Location: LABCELL_X13_Y9_N0
\inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a4~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a36~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \inst10|altsyncram_component|auto_generated|ram_block1a36~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a36~portadataout\) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a4~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a36~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X13_Y9_N42
\inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a196~portadataout\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a164~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a196~portadataout\ & ((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a164~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a196~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a164~portadataout\ & 
-- !\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a196~portadataout\ & ((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a164~portadataout\ & !\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X13_Y9_N15
\inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ ) ) 
-- # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\);

-- Location: FF_X13_Y9_N17
\inst2|operand[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(4));

-- Location: LABCELL_X42_Y7_N18
\inst|out_count~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~14_combout\ = ( \inst3|Mux27~4_combout\ & ( \inst7|increment\(0) & ( (!\inst7|increment\(2) & (\inst|Add0~45_sumout\)) # (\inst7|increment\(2) & ((\inst2|operand\(4)))) ) ) ) # ( !\inst3|Mux27~4_combout\ & ( \inst7|increment\(0) & ( 
-- (!\inst7|increment\(2) & (\inst|Add0~45_sumout\)) # (\inst7|increment\(2) & ((\inst2|operand\(4)))) ) ) ) # ( \inst3|Mux27~4_combout\ & ( !\inst7|increment\(0) & ( (\inst|Add0~45_sumout\) # (\inst7|increment\(2)) ) ) ) # ( !\inst3|Mux27~4_combout\ & ( 
-- !\inst7|increment\(0) & ( (!\inst7|increment\(2) & \inst|Add0~45_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_increment\(2),
	datac => \inst|ALT_INV_Add0~45_sumout\,
	datad => \inst2|ALT_INV_operand\(4),
	datae => \inst3|ALT_INV_Mux27~4_combout\,
	dataf => \inst7|ALT_INV_increment\(0),
	combout => \inst|out_count~14_combout\);

-- Location: FF_X43_Y8_N11
\inst|out_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|out_count~14_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	sload => VCC,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(4));

-- Location: LABCELL_X70_Y9_N57
\inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a115\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a51\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a19\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a83\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a115\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a51\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a19\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- \inst10|altsyncram_component|auto_generated|ram_block1a83\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a115\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a51\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a19\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a83\) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a115\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a51\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a19\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a83\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X70_Y9_N15
\inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a243\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a147\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a179\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a211\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a243\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a147\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a179\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a211\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a243\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a147\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- \inst10|altsyncram_component|auto_generated|ram_block1a179\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a211\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a243\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a147\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & \inst10|altsyncram_component|auto_generated|ram_block1a179\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a211\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a211\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a179\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a243\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a147\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y9_N33
\inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\);

-- Location: FF_X70_Y9_N35
\inst2|rx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rx\(3));

-- Location: LABCELL_X37_Y8_N12
\inst3|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~0_combout\ = ( \inst3|regs[2][3]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[3][3]~q\) ) ) ) # ( !\inst3|regs[2][3]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[3][3]~q\) ) ) ) # ( \inst3|regs[2][3]~q\ & ( !\inst2|rx\(1) 
-- & ( (!\inst2|rx\(0) & (\inst3|regs[0][3]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][3]~q\))) ) ) ) # ( !\inst3|regs[2][3]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[0][3]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][3]~q\,
	datab => \inst3|ALT_INV_regs[1][3]~q\,
	datac => \inst2|ALT_INV_rx\(0),
	datad => \inst3|ALT_INV_regs[3][3]~q\,
	datae => \inst3|ALT_INV_regs[2][3]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux28~0_combout\);

-- Location: LABCELL_X36_Y8_N0
\inst3|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~1_combout\ = ( \inst3|regs[6][3]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[7][3]~q\) ) ) ) # ( !\inst3|regs[6][3]~q\ & ( \inst2|rx\(1) & ( (\inst3|regs[7][3]~q\ & \inst2|rx\(0)) ) ) ) # ( \inst3|regs[6][3]~q\ & ( !\inst2|rx\(1) 
-- & ( (!\inst2|rx\(0) & (\inst3|regs[4][3]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[5][3]~q\))) ) ) ) # ( !\inst3|regs[6][3]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[4][3]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[5][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][3]~q\,
	datab => \inst3|ALT_INV_regs[7][3]~q\,
	datac => \inst2|ALT_INV_rx\(0),
	datad => \inst3|ALT_INV_regs[5][3]~q\,
	datae => \inst3|ALT_INV_regs[6][3]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux28~1_combout\);

-- Location: LABCELL_X37_Y10_N36
\inst3|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~3_combout\ = ( \inst3|regs[13][3]~q\ & ( \inst2|rx\(0) & ( (!\inst2|rx\(1)) # (\inst3|regs[15][3]~q\) ) ) ) # ( !\inst3|regs[13][3]~q\ & ( \inst2|rx\(0) & ( (\inst3|regs[15][3]~q\ & \inst2|rx\(1)) ) ) ) # ( \inst3|regs[13][3]~q\ & ( 
-- !\inst2|rx\(0) & ( (!\inst2|rx\(1) & ((\inst3|regs[12][3]~q\))) # (\inst2|rx\(1) & (\inst3|regs[14][3]~q\)) ) ) ) # ( !\inst3|regs[13][3]~q\ & ( !\inst2|rx\(0) & ( (!\inst2|rx\(1) & ((\inst3|regs[12][3]~q\))) # (\inst2|rx\(1) & (\inst3|regs[14][3]~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[15][3]~q\,
	datab => \inst3|ALT_INV_regs[14][3]~q\,
	datac => \inst2|ALT_INV_rx\(1),
	datad => \inst3|ALT_INV_regs[12][3]~q\,
	datae => \inst3|ALT_INV_regs[13][3]~q\,
	dataf => \inst2|ALT_INV_rx\(0),
	combout => \inst3|Mux28~3_combout\);

-- Location: LABCELL_X36_Y9_N30
\inst3|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~2_combout\ = ( \inst3|regs[10][3]~q\ & ( \inst2|rx\(0) & ( (!\inst2|rx\(1) & (\inst3|regs[9][3]~q\)) # (\inst2|rx\(1) & ((\inst3|regs[11][3]~q\))) ) ) ) # ( !\inst3|regs[10][3]~q\ & ( \inst2|rx\(0) & ( (!\inst2|rx\(1) & 
-- (\inst3|regs[9][3]~q\)) # (\inst2|rx\(1) & ((\inst3|regs[11][3]~q\))) ) ) ) # ( \inst3|regs[10][3]~q\ & ( !\inst2|rx\(0) & ( (\inst3|regs[8][3]~q\) # (\inst2|rx\(1)) ) ) ) # ( !\inst3|regs[10][3]~q\ & ( !\inst2|rx\(0) & ( (!\inst2|rx\(1) & 
-- \inst3|regs[8][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[9][3]~q\,
	datab => \inst2|ALT_INV_rx\(1),
	datac => \inst3|ALT_INV_regs[11][3]~q\,
	datad => \inst3|ALT_INV_regs[8][3]~q\,
	datae => \inst3|ALT_INV_regs[10][3]~q\,
	dataf => \inst2|ALT_INV_rx\(0),
	combout => \inst3|Mux28~2_combout\);

-- Location: LABCELL_X36_Y6_N0
\inst3|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~4_combout\ = ( \inst3|Mux28~3_combout\ & ( \inst3|Mux28~2_combout\ & ( ((!\inst2|rx\(2) & (\inst3|Mux28~0_combout\)) # (\inst2|rx\(2) & ((\inst3|Mux28~1_combout\)))) # (\inst2|rx\(3)) ) ) ) # ( !\inst3|Mux28~3_combout\ & ( 
-- \inst3|Mux28~2_combout\ & ( (!\inst2|rx\(3) & ((!\inst2|rx\(2) & (\inst3|Mux28~0_combout\)) # (\inst2|rx\(2) & ((\inst3|Mux28~1_combout\))))) # (\inst2|rx\(3) & (((!\inst2|rx\(2))))) ) ) ) # ( \inst3|Mux28~3_combout\ & ( !\inst3|Mux28~2_combout\ & ( 
-- (!\inst2|rx\(3) & ((!\inst2|rx\(2) & (\inst3|Mux28~0_combout\)) # (\inst2|rx\(2) & ((\inst3|Mux28~1_combout\))))) # (\inst2|rx\(3) & (((\inst2|rx\(2))))) ) ) ) # ( !\inst3|Mux28~3_combout\ & ( !\inst3|Mux28~2_combout\ & ( (!\inst2|rx\(3) & 
-- ((!\inst2|rx\(2) & (\inst3|Mux28~0_combout\)) # (\inst2|rx\(2) & ((\inst3|Mux28~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(3),
	datab => \inst3|ALT_INV_Mux28~0_combout\,
	datac => \inst2|ALT_INV_rx\(2),
	datad => \inst3|ALT_INV_Mux28~1_combout\,
	datae => \inst3|ALT_INV_Mux28~3_combout\,
	dataf => \inst3|ALT_INV_Mux28~2_combout\,
	combout => \inst3|Mux28~4_combout\);

-- Location: LABCELL_X42_Y8_N36
\inst|out_count~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~15_combout\ = ( \inst2|operand\(3) & ( \inst|Add0~49_sumout\ & ( ((!\inst7|increment\(2)) # (\inst7|increment\(0))) # (\inst3|Mux28~4_combout\) ) ) ) # ( !\inst2|operand\(3) & ( \inst|Add0~49_sumout\ & ( (!\inst7|increment\(2)) # 
-- ((\inst3|Mux28~4_combout\ & !\inst7|increment\(0))) ) ) ) # ( \inst2|operand\(3) & ( !\inst|Add0~49_sumout\ & ( (\inst7|increment\(2) & ((\inst7|increment\(0)) # (\inst3|Mux28~4_combout\))) ) ) ) # ( !\inst2|operand\(3) & ( !\inst|Add0~49_sumout\ & ( 
-- (\inst3|Mux28~4_combout\ & (!\inst7|increment\(0) & \inst7|increment\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001110000011111110100111101001111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux28~4_combout\,
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst7|ALT_INV_increment\(2),
	datae => \inst2|ALT_INV_operand\(3),
	dataf => \inst|ALT_INV_Add0~49_sumout\,
	combout => \inst|out_count~15_combout\);

-- Location: FF_X42_Y8_N38
\inst|out_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~15_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(3));

-- Location: M10K_X38_Y8_N0
\inst10|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\inst10|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003744",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\inst10|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\inst10|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y7_N3
\inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a81\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a49\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a17\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a113\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a81\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a49\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a17\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a113\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a81\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a49\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a17\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a113\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a81\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a49\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a17\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a113\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y8_N0
\inst10|altsyncram_component|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\inst10|altsyncram_component|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y3_N0
\inst10|altsyncram_component|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y7_N0
\inst10|altsyncram_component|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst10|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst10|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y7_N24
\inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a145\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a209\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a177\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a241\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a145\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a209\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a177\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a241\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a145\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a209\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a177\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a241\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a145\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a209\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a177\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a241\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a241\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a177\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a145\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a209\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y7_N45
\inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y7_N47
\inst2|rx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rx\(1));

-- Location: LABCELL_X37_Y7_N30
\inst3|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~3_combout\ = ( \inst2|rx\(3) & ( \inst2|rx\(2) & ( \inst3|regs[15][2]~q\ ) ) ) # ( !\inst2|rx\(3) & ( \inst2|rx\(2) & ( \inst3|regs[7][2]~q\ ) ) ) # ( \inst2|rx\(3) & ( !\inst2|rx\(2) & ( \inst3|regs[11][2]~q\ ) ) ) # ( !\inst2|rx\(3) & ( 
-- !\inst2|rx\(2) & ( \inst3|regs[3][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[15][2]~q\,
	datab => \inst3|ALT_INV_regs[3][2]~q\,
	datac => \inst3|ALT_INV_regs[7][2]~q\,
	datad => \inst3|ALT_INV_regs[11][2]~q\,
	datae => \inst2|ALT_INV_rx\(3),
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux29~3_combout\);

-- Location: MLABCELL_X39_Y9_N48
\inst3|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~0_combout\ = ( \inst3|regs[8][2]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & ((\inst3|regs[4][2]~q\))) # (\inst2|rx\(3) & (\inst3|regs[12][2]~q\)) ) ) ) # ( !\inst3|regs[8][2]~q\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- ((\inst3|regs[4][2]~q\))) # (\inst2|rx\(3) & (\inst3|regs[12][2]~q\)) ) ) ) # ( \inst3|regs[8][2]~q\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|regs[0][2]~q\) ) ) ) # ( !\inst3|regs[8][2]~q\ & ( !\inst2|rx\(2) & ( (\inst3|regs[0][2]~q\ & 
-- !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][2]~q\,
	datab => \inst3|ALT_INV_regs[12][2]~q\,
	datac => \inst3|ALT_INV_regs[4][2]~q\,
	datad => \inst2|ALT_INV_rx\(3),
	datae => \inst3|ALT_INV_regs[8][2]~q\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux29~0_combout\);

-- Location: MLABCELL_X39_Y8_N0
\inst3|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~2_combout\ = ( \inst3|regs[10][2]~q\ & ( \inst2|rx\(3) & ( (!\inst2|rx\(2)) # (\inst3|regs[14][2]~q\) ) ) ) # ( !\inst3|regs[10][2]~q\ & ( \inst2|rx\(3) & ( (\inst3|regs[14][2]~q\ & \inst2|rx\(2)) ) ) ) # ( \inst3|regs[10][2]~q\ & ( 
-- !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[2][2]~q\))) # (\inst2|rx\(2) & (\inst3|regs[6][2]~q\)) ) ) ) # ( !\inst3|regs[10][2]~q\ & ( !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[2][2]~q\))) # (\inst2|rx\(2) & (\inst3|regs[6][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[6][2]~q\,
	datab => \inst3|ALT_INV_regs[14][2]~q\,
	datac => \inst2|ALT_INV_rx\(2),
	datad => \inst3|ALT_INV_regs[2][2]~q\,
	datae => \inst3|ALT_INV_regs[10][2]~q\,
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux29~2_combout\);

-- Location: MLABCELL_X39_Y10_N54
\inst3|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~1_combout\ = ( \inst3|regs[9][2]~q\ & ( \inst2|rx\(3) & ( (!\inst2|rx\(2)) # (\inst3|regs[13][2]~q\) ) ) ) # ( !\inst3|regs[9][2]~q\ & ( \inst2|rx\(3) & ( (\inst3|regs[13][2]~q\ & \inst2|rx\(2)) ) ) ) # ( \inst3|regs[9][2]~q\ & ( 
-- !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[1][2]~q\))) # (\inst2|rx\(2) & (\inst3|regs[5][2]~q\)) ) ) ) # ( !\inst3|regs[9][2]~q\ & ( !\inst2|rx\(3) & ( (!\inst2|rx\(2) & ((\inst3|regs[1][2]~q\))) # (\inst2|rx\(2) & (\inst3|regs[5][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[5][2]~q\,
	datab => \inst3|ALT_INV_regs[1][2]~q\,
	datac => \inst3|ALT_INV_regs[13][2]~q\,
	datad => \inst2|ALT_INV_rx\(2),
	datae => \inst3|ALT_INV_regs[9][2]~q\,
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux29~1_combout\);

-- Location: MLABCELL_X39_Y7_N30
\inst3|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~4_combout\ = ( \inst3|Mux29~2_combout\ & ( \inst3|Mux29~1_combout\ & ( (!\inst2|rx\(1) & (((\inst3|Mux29~0_combout\)) # (\inst2|rx\(0)))) # (\inst2|rx\(1) & ((!\inst2|rx\(0)) # ((\inst3|Mux29~3_combout\)))) ) ) ) # ( !\inst3|Mux29~2_combout\ 
-- & ( \inst3|Mux29~1_combout\ & ( (!\inst2|rx\(1) & (((\inst3|Mux29~0_combout\)) # (\inst2|rx\(0)))) # (\inst2|rx\(1) & (\inst2|rx\(0) & (\inst3|Mux29~3_combout\))) ) ) ) # ( \inst3|Mux29~2_combout\ & ( !\inst3|Mux29~1_combout\ & ( (!\inst2|rx\(1) & 
-- (!\inst2|rx\(0) & ((\inst3|Mux29~0_combout\)))) # (\inst2|rx\(1) & ((!\inst2|rx\(0)) # ((\inst3|Mux29~3_combout\)))) ) ) ) # ( !\inst3|Mux29~2_combout\ & ( !\inst3|Mux29~1_combout\ & ( (!\inst2|rx\(1) & (!\inst2|rx\(0) & ((\inst3|Mux29~0_combout\)))) # 
-- (\inst2|rx\(1) & (\inst2|rx\(0) & (\inst3|Mux29~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(1),
	datab => \inst2|ALT_INV_rx\(0),
	datac => \inst3|ALT_INV_Mux29~3_combout\,
	datad => \inst3|ALT_INV_Mux29~0_combout\,
	datae => \inst3|ALT_INV_Mux29~2_combout\,
	dataf => \inst3|ALT_INV_Mux29~1_combout\,
	combout => \inst3|Mux29~4_combout\);

-- Location: LABCELL_X43_Y8_N57
\inst|out_count~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~16_combout\ = ( \inst|Add0~53_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux29~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(2))))) ) ) # ( !\inst|Add0~53_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux29~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(0),
	datab => \inst7|ALT_INV_increment\(2),
	datac => \inst3|ALT_INV_Mux29~4_combout\,
	datad => \inst2|ALT_INV_operand\(2),
	dataf => \inst|ALT_INV_Add0~53_sumout\,
	combout => \inst|out_count~16_combout\);

-- Location: FF_X43_Y8_N59
\inst|out_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~16_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(2));

-- Location: FF_X40_Y8_N47
\inst10|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|out_count\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: MLABCELL_X39_Y8_N48
\inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst10|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst10|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst10|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst10|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst10|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst10|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst10|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y8_N12
\inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a144~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a240~portadataout\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a144~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst10|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & 
-- !\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a240~portadataout\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst10|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & !\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst10|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ((\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y8_N21
\inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\);

-- Location: FF_X40_Y8_N23
\inst2|rx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rx\(0));

-- Location: LABCELL_X37_Y8_N24
\inst3|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~0_combout\ = ( \inst3|regs[2][1]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[3][1]~q\) ) ) ) # ( !\inst3|regs[2][1]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[3][1]~q\) ) ) ) # ( \inst3|regs[2][1]~q\ & ( !\inst2|rx\(1) 
-- & ( (!\inst2|rx\(0) & (\inst3|regs[0][1]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][1]~q\))) ) ) ) # ( !\inst3|regs[2][1]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[0][1]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[1][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst3|ALT_INV_regs[0][1]~q\,
	datac => \inst3|ALT_INV_regs[3][1]~q\,
	datad => \inst3|ALT_INV_regs[1][1]~q\,
	datae => \inst3|ALT_INV_regs[2][1]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux30~0_combout\);

-- Location: LABCELL_X37_Y10_N12
\inst3|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~3_combout\ = ( \inst3|regs[13][1]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[14][1]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[15][1]~q\))) ) ) ) # ( !\inst3|regs[13][1]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0) & 
-- (\inst3|regs[14][1]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[15][1]~q\))) ) ) ) # ( \inst3|regs[13][1]~q\ & ( !\inst2|rx\(1) & ( (\inst2|rx\(0)) # (\inst3|regs[12][1]~q\) ) ) ) # ( !\inst3|regs[13][1]~q\ & ( !\inst2|rx\(1) & ( (\inst3|regs[12][1]~q\ & 
-- !\inst2|rx\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][1]~q\,
	datab => \inst3|ALT_INV_regs[14][1]~q\,
	datac => \inst2|ALT_INV_rx\(0),
	datad => \inst3|ALT_INV_regs[15][1]~q\,
	datae => \inst3|ALT_INV_regs[13][1]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux30~3_combout\);

-- Location: LABCELL_X36_Y8_N36
\inst3|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~1_combout\ = ( \inst3|regs[6][1]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[7][1]~q\) ) ) ) # ( !\inst3|regs[6][1]~q\ & ( \inst2|rx\(1) & ( (\inst2|rx\(0) & \inst3|regs[7][1]~q\) ) ) ) # ( \inst3|regs[6][1]~q\ & ( !\inst2|rx\(1) 
-- & ( (!\inst2|rx\(0) & (\inst3|regs[4][1]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[5][1]~q\))) ) ) ) # ( !\inst3|regs[6][1]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[4][1]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[5][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rx\(0),
	datab => \inst3|ALT_INV_regs[7][1]~q\,
	datac => \inst3|ALT_INV_regs[4][1]~q\,
	datad => \inst3|ALT_INV_regs[5][1]~q\,
	datae => \inst3|ALT_INV_regs[6][1]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux30~1_combout\);

-- Location: LABCELL_X36_Y10_N42
\inst3|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~2_combout\ = ( \inst3|regs[10][1]~q\ & ( \inst2|rx\(1) & ( (!\inst2|rx\(0)) # (\inst3|regs[11][1]~q\) ) ) ) # ( !\inst3|regs[10][1]~q\ & ( \inst2|rx\(1) & ( (\inst3|regs[11][1]~q\ & \inst2|rx\(0)) ) ) ) # ( \inst3|regs[10][1]~q\ & ( 
-- !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[8][1]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[9][1]~q\))) ) ) ) # ( !\inst3|regs[10][1]~q\ & ( !\inst2|rx\(1) & ( (!\inst2|rx\(0) & (\inst3|regs[8][1]~q\)) # (\inst2|rx\(0) & ((\inst3|regs[9][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[11][1]~q\,
	datab => \inst2|ALT_INV_rx\(0),
	datac => \inst3|ALT_INV_regs[8][1]~q\,
	datad => \inst3|ALT_INV_regs[9][1]~q\,
	datae => \inst3|ALT_INV_regs[10][1]~q\,
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux30~2_combout\);

-- Location: LABCELL_X35_Y8_N48
\inst3|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~4_combout\ = ( \inst3|Mux30~2_combout\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & ((\inst3|Mux30~1_combout\))) # (\inst2|rx\(3) & (\inst3|Mux30~3_combout\)) ) ) ) # ( !\inst3|Mux30~2_combout\ & ( \inst2|rx\(2) & ( (!\inst2|rx\(3) & 
-- ((\inst3|Mux30~1_combout\))) # (\inst2|rx\(3) & (\inst3|Mux30~3_combout\)) ) ) ) # ( \inst3|Mux30~2_combout\ & ( !\inst2|rx\(2) & ( (\inst2|rx\(3)) # (\inst3|Mux30~0_combout\) ) ) ) # ( !\inst3|Mux30~2_combout\ & ( !\inst2|rx\(2) & ( 
-- (\inst3|Mux30~0_combout\ & !\inst2|rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux30~0_combout\,
	datab => \inst3|ALT_INV_Mux30~3_combout\,
	datac => \inst2|ALT_INV_rx\(3),
	datad => \inst3|ALT_INV_Mux30~1_combout\,
	datae => \inst3|ALT_INV_Mux30~2_combout\,
	dataf => \inst2|ALT_INV_rx\(2),
	combout => \inst3|Mux30~4_combout\);

-- Location: LABCELL_X42_Y8_N57
\inst|out_count~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~17_combout\ = ( \inst2|operand\(1) & ( \inst7|increment\(2) & ( (\inst3|Mux30~4_combout\) # (\inst7|increment\(0)) ) ) ) # ( !\inst2|operand\(1) & ( \inst7|increment\(2) & ( (!\inst7|increment\(0) & \inst3|Mux30~4_combout\) ) ) ) # ( 
-- \inst2|operand\(1) & ( !\inst7|increment\(2) & ( \inst|Add0~57_sumout\ ) ) ) # ( !\inst2|operand\(1) & ( !\inst7|increment\(2) & ( \inst|Add0~57_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Add0~57_sumout\,
	datac => \inst7|ALT_INV_increment\(0),
	datad => \inst3|ALT_INV_Mux30~4_combout\,
	datae => \inst2|ALT_INV_operand\(1),
	dataf => \inst7|ALT_INV_increment\(2),
	combout => \inst|out_count~17_combout\);

-- Location: FF_X42_Y8_N59
\inst|out_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~17_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(1));

-- Location: LABCELL_X40_Y4_N54
\inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a64~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a64~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a64~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a64~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y4_N12
\inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a160~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a192~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a128~portadataout\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a224~portadataout\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a160~portadataout\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a192~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a128~portadataout\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a224~portadataout\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a160~portadataout\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a192~portadataout\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a128~portadataout\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a224~portadataout\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a160~portadataout\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a192~portadataout\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a128~portadataout\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a224~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y4_N48
\inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ ) ) 
-- # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X40_Y4_N42
\inst2|operand[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|operand[0]~feeder_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~2_combout\,
	combout => \inst2|operand[0]~feeder_combout\);

-- Location: FF_X40_Y4_N43
\inst2|operand[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst2|operand[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(0));

-- Location: LABCELL_X42_Y8_N6
\inst|out_count~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~18_combout\ = ( \inst7|increment\(0) & ( \inst3|Mux31~4_combout\ & ( (!\inst7|increment\(2) & ((\inst|Add0~61_sumout\))) # (\inst7|increment\(2) & (\inst2|operand\(0))) ) ) ) # ( !\inst7|increment\(0) & ( \inst3|Mux31~4_combout\ & ( 
-- (\inst|Add0~61_sumout\) # (\inst7|increment\(2)) ) ) ) # ( \inst7|increment\(0) & ( !\inst3|Mux31~4_combout\ & ( (!\inst7|increment\(2) & ((\inst|Add0~61_sumout\))) # (\inst7|increment\(2) & (\inst2|operand\(0))) ) ) ) # ( !\inst7|increment\(0) & ( 
-- !\inst3|Mux31~4_combout\ & ( (!\inst7|increment\(2) & \inst|Add0~61_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000110110001101101011111010111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst2|ALT_INV_operand\(0),
	datac => \inst|ALT_INV_Add0~61_sumout\,
	datae => \inst7|ALT_INV_increment\(0),
	dataf => \inst3|ALT_INV_Mux31~4_combout\,
	combout => \inst|out_count~18_combout\);

-- Location: FF_X43_Y8_N2
\inst|out_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|out_count~18_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	sload => VCC,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(0));

-- Location: MLABCELL_X25_Y12_N54
\inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a77\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a45\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a13\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\inst10|altsyncram_component|auto_generated|ram_block1a109\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a77\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a45\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\inst10|altsyncram_component|auto_generated|ram_block1a13\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a109\ & ((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a77\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a45\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a13\ & 
-- !\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a109\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a77\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a45\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a13\ & !\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a109\ & ((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X25_Y12_N24
\inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a173\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a141\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a205\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a237\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a173\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a141\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a205\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a237\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a173\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a141\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a205\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a237\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a173\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a141\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a205\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a237\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a237\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a205\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a173\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a141\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X25_Y12_N12
\inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\);

-- Location: FF_X25_Y12_N14
\inst2|operand[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(13));

-- Location: LABCELL_X42_Y8_N45
\inst|out_count~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~5_combout\ = ( \inst|Add0~9_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & ((\inst3|Mux18~4_combout\))) # (\inst7|increment\(0) & (\inst2|operand\(13)))) ) ) # ( !\inst|Add0~9_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & ((\inst3|Mux18~4_combout\))) # (\inst7|increment\(0) & (\inst2|operand\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst2|ALT_INV_operand\(13),
	datad => \inst3|ALT_INV_Mux18~4_combout\,
	dataf => \inst|ALT_INV_Add0~9_sumout\,
	combout => \inst|out_count~5_combout\);

-- Location: FF_X42_Y8_N47
\inst|out_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~5_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(13));

-- Location: MLABCELL_X39_Y6_N18
\inst10|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = ( \inst|out_count\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|ALT_INV_out_count\(13),
	combout => \inst10|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X39_Y6_N19
\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\);

-- Location: LABCELL_X50_Y12_N45
\inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a25\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a121\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a89\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a57\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a25\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a121\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a89\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\inst10|altsyncram_component|auto_generated|ram_block1a57\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a25\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a121\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a89\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a57\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a25\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a121\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a89\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a57\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a57\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a89\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a25\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a121\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X50_Y12_N24
\inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a249\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a153\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a217\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a185\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a249\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a153\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a217\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a185\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a249\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a153\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a217\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a185\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a249\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a153\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a217\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a185\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a185\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a217\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a249\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a153\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X50_Y12_N48
\inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\);

-- Location: FF_X50_Y12_N50
\inst2|opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(1));

-- Location: LABCELL_X51_Y8_N54
\inst7|OUTPUTS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|OUTPUTS~0_combout\ = ( !\inst2|opcode\(2) & ( \inst2|opcode\(5) & ( (!\inst2|opcode\(1) & (!\inst2|opcode\(0) & (\inst2|opcode\(3) & \inst2|opcode\(4)))) ) ) ) # ( \inst2|opcode\(2) & ( !\inst2|opcode\(5) & ( (!\inst2|opcode\(0) & 
-- (\inst2|opcode\(3) & (!\inst2|opcode\(1) $ (\inst2|opcode\(4))))) ) ) ) # ( !\inst2|opcode\(2) & ( !\inst2|opcode\(5) & ( (!\inst2|opcode\(4) & ((!\inst2|opcode\(1) & (!\inst2|opcode\(0) & \inst2|opcode\(3))) # (\inst2|opcode\(1) & (\inst2|opcode\(0) & 
-- !\inst2|opcode\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000000000000010000000010000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(1),
	datab => \inst2|ALT_INV_opcode\(0),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(4),
	datae => \inst2|ALT_INV_opcode\(2),
	dataf => \inst2|ALT_INV_opcode\(5),
	combout => \inst7|OUTPUTS~0_combout\);

-- Location: LABCELL_X48_Y8_N36
\inst7|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux31~0_combout\ = ( \inst2|opcode\(2) & ( (\inst2|opcode\(5) & (!\inst2|opcode\(0) & !\inst2|opcode\(1))) ) ) # ( !\inst2|opcode\(2) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(0) & !\inst2|opcode\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_opcode\(5),
	datac => \inst2|ALT_INV_opcode\(0),
	datad => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(2),
	combout => \inst7|Mux31~0_combout\);

-- Location: LABCELL_X50_Y8_N12
\inst7|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector11~0_combout\ = ( \inst7|Mux31~0_combout\ & ( (\inst2|opcode\(4) & (\inst7|nextState.decode3~q\ & ((!\inst2|opcode\(3)) # (\inst7|Mux56~0_combout\)))) ) ) # ( !\inst7|Mux31~0_combout\ & ( (\inst2|opcode\(3) & (\inst7|Mux56~0_combout\ & 
-- (\inst2|opcode\(4) & \inst7|nextState.decode3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datab => \inst7|ALT_INV_Mux56~0_combout\,
	datac => \inst2|ALT_INV_opcode\(4),
	datad => \inst7|ALT_INV_nextState.decode3~q\,
	dataf => \inst7|ALT_INV_Mux31~0_combout\,
	combout => \inst7|Selector11~0_combout\);

-- Location: LABCELL_X51_Y8_N42
\inst7|Selector11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector11~1_combout\ = ( \inst7|nextState.writeData~q\ ) # ( !\inst7|nextState.writeData~q\ & ( (!\inst7|Selector7~0_combout\) # (((!\inst7|OUTPUTS~0_combout\ & \inst7|nextState.execution~q\)) # (\inst7|Selector11~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111011111111110011101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_OUTPUTS~0_combout\,
	datab => \inst7|ALT_INV_Selector7~0_combout\,
	datac => \inst7|ALT_INV_nextState.execution~q\,
	datad => \inst7|ALT_INV_Selector11~0_combout\,
	dataf => \inst7|ALT_INV_nextState.writeData~q\,
	combout => \inst7|Selector11~1_combout\);

-- Location: FF_X51_Y8_N43
\inst7|nextState.fetch~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.fetch~DUPLICATE_q\);

-- Location: LABCELL_X50_Y8_N42
\inst7|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector12~0_combout\ = ( \inst7|nextState.fetch~DUPLICATE_q\ ) # ( !\inst7|nextState.fetch~DUPLICATE_q\ & ( !\inst7|nextState.idle~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst7|ALT_INV_nextState.idle~q\,
	dataf => \inst7|ALT_INV_nextState.fetch~DUPLICATE_q\,
	combout => \inst7|Selector12~0_combout\);

-- Location: FF_X50_Y8_N43
\inst7|nextState.decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.decode~q\);

-- Location: FF_X50_Y8_N46
\inst7|nextState.idle~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|nextState.idle~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.idle~DUPLICATE_q\);

-- Location: LABCELL_X51_Y8_N39
\inst7|Selector3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector3~2_combout\ = ( \inst7|nextState.idle~DUPLICATE_q\ & ( (!\inst7|nextState.decode~q\ & !\inst7|nextState.decode3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_nextState.decode~q\,
	datad => \inst7|ALT_INV_nextState.decode3~q\,
	dataf => \inst7|ALT_INV_nextState.idle~DUPLICATE_q\,
	combout => \inst7|Selector3~2_combout\);

-- Location: LABCELL_X53_Y8_N57
\inst7|Selector3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector3~3_combout\ = ( \inst7|Equal5~0_combout\ & ( (\inst2|address_method\(0) & (!\inst2|address_method\(1) & (\inst7|Mux61~0_combout\ & \inst7|nextState.decode3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(0),
	datab => \inst2|ALT_INV_address_method\(1),
	datac => \inst7|ALT_INV_Mux61~0_combout\,
	datad => \inst7|ALT_INV_nextState.decode3~q\,
	dataf => \inst7|ALT_INV_Equal5~0_combout\,
	combout => \inst7|Selector3~3_combout\);

-- Location: LABCELL_X50_Y8_N30
\inst7|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector3~0_combout\ = ( \inst2|opcode\(3) & ( \inst6|present_sz_Jmp\(0) & ( (\inst2|opcode\(4) & (!\inst7|increment\(0) & ((!\inst2|opcode\(2)) # (\inst6|present_sz_Jmp\(1))))) ) ) ) # ( !\inst2|opcode\(3) & ( \inst6|present_sz_Jmp\(0) & ( 
-- (\inst2|opcode\(4) & (\inst2|opcode\(2) & !\inst7|increment\(0))) ) ) ) # ( \inst2|opcode\(3) & ( !\inst6|present_sz_Jmp\(0) & ( (\inst2|opcode\(4) & (!\inst7|increment\(0) & ((!\inst2|opcode\(2)) # (\inst6|present_sz_Jmp\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100010000000000000101000000000101000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(4),
	datab => \inst6|ALT_INV_present_sz_Jmp\(1),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst7|ALT_INV_increment\(0),
	datae => \inst2|ALT_INV_opcode\(3),
	dataf => \inst6|ALT_INV_present_sz_Jmp\(0),
	combout => \inst7|Selector3~0_combout\);

-- Location: LABCELL_X50_Y8_N51
\inst7|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector3~1_combout\ = ( \inst7|Mux56~0_combout\ & ( (!\inst7|Selector3~0_combout\ & \inst7|nextState.fetch~DUPLICATE_q\) ) ) # ( !\inst7|Mux56~0_combout\ & ( \inst7|nextState.fetch~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_Selector3~0_combout\,
	datad => \inst7|ALT_INV_nextState.fetch~DUPLICATE_q\,
	dataf => \inst7|ALT_INV_Mux56~0_combout\,
	combout => \inst7|Selector3~1_combout\);

-- Location: LABCELL_X50_Y8_N21
\inst7|Selector3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector3~4_combout\ = ( \inst7|Selector3~1_combout\ ) # ( !\inst7|Selector3~1_combout\ & ( ((\inst7|increment\(0) & ((\inst7|increment[2]~0_combout\) # (\inst7|Selector3~2_combout\)))) # (\inst7|Selector3~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101111111001100110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Selector3~2_combout\,
	datab => \inst7|ALT_INV_Selector3~3_combout\,
	datac => \inst7|ALT_INV_increment[2]~0_combout\,
	datad => \inst7|ALT_INV_increment\(0),
	dataf => \inst7|ALT_INV_Selector3~1_combout\,
	combout => \inst7|Selector3~4_combout\);

-- Location: FF_X50_Y8_N22
\inst7|increment[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|increment\(0));

-- Location: LABCELL_X43_Y8_N48
\inst|out_count~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~6_combout\ = ( \inst3|Mux19~4_combout\ & ( (!\inst7|increment\(2) & (((\inst|Add0~13_sumout\)))) # (\inst7|increment\(2) & ((!\inst7|increment\(0)) # ((\inst2|operand\(12))))) ) ) # ( !\inst3|Mux19~4_combout\ & ( (!\inst7|increment\(2) & 
-- (((\inst|Add0~13_sumout\)))) # (\inst7|increment\(2) & (\inst7|increment\(0) & ((\inst2|operand\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(0),
	datab => \inst7|ALT_INV_increment\(2),
	datac => \inst|ALT_INV_Add0~13_sumout\,
	datad => \inst2|ALT_INV_operand\(12),
	dataf => \inst3|ALT_INV_Mux19~4_combout\,
	combout => \inst|out_count~6_combout\);

-- Location: FF_X43_Y8_N50
\inst|out_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~6_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(12));

-- Location: FF_X40_Y8_N46
\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|out_count\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\);

-- Location: MLABCELL_X59_Y8_N27
\inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a187\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a155\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a219\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a251\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a187\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a155\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a219\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a251\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a187\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a155\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a219\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a251\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a187\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a155\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a219\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a251\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a251\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a219\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a187\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a155\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y8_N33
\inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a27\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a59\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a91\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a123\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a27\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a59\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\inst10|altsyncram_component|auto_generated|ram_block1a91\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a123\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a27\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a59\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a91\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a123\)))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a27\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a59\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a91\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a123\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X59_Y8_N15
\inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X59_Y8_N39
\inst2|opcode[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|opcode[3]~feeder_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~2_combout\,
	combout => \inst2|opcode[3]~feeder_combout\);

-- Location: FF_X59_Y8_N40
\inst2|opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst2|opcode[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(3));

-- Location: LABCELL_X50_Y8_N36
\inst7|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector1~0_combout\ = ( \inst7|nextState.fetch~q\ & ( \inst6|present_sz_Jmp\(1) & ( (!\inst2|opcode\(3) & (\inst7|Mux56~0_combout\ & (!\inst6|present_sz_Jmp\(0) & \inst7|Equal3~0_combout\))) ) ) ) # ( \inst7|nextState.fetch~q\ & ( 
-- !\inst6|present_sz_Jmp\(1) & ( (\inst2|opcode\(3) & (\inst7|Mux56~0_combout\ & (\inst6|present_sz_Jmp\(0) & \inst7|Equal3~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datab => \inst7|ALT_INV_Mux56~0_combout\,
	datac => \inst6|ALT_INV_present_sz_Jmp\(0),
	datad => \inst7|ALT_INV_Equal3~0_combout\,
	datae => \inst7|ALT_INV_nextState.fetch~q\,
	dataf => \inst6|ALT_INV_present_sz_Jmp\(1),
	combout => \inst7|Selector1~0_combout\);

-- Location: LABCELL_X50_Y8_N24
\inst7|increment[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|increment[2]~1_combout\ = ( \inst7|nextState.idle~q\ & ( !\inst7|increment[2]~0_combout\ & ( (!\inst7|nextState.fetch~DUPLICATE_q\ & (((\inst7|nextState.decode~q\)) # (\inst7|nextState.decode3~q\))) # (\inst7|nextState.fetch~DUPLICATE_q\ & 
-- (((!\inst7|Selector0~0_combout\)))) ) ) ) # ( !\inst7|nextState.idle~q\ & ( !\inst7|increment[2]~0_combout\ & ( (!\inst7|nextState.fetch~DUPLICATE_q\) # (!\inst7|Selector0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100011101001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_nextState.fetch~DUPLICATE_q\,
	datac => \inst7|ALT_INV_Selector0~0_combout\,
	datad => \inst7|ALT_INV_nextState.decode~q\,
	datae => \inst7|ALT_INV_nextState.idle~q\,
	dataf => \inst7|ALT_INV_increment[2]~0_combout\,
	combout => \inst7|increment[2]~1_combout\);

-- Location: FF_X50_Y8_N37
\inst7|increment[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector1~0_combout\,
	asdata => VCC,
	sload => \inst7|nextState.decode3~q\,
	ena => \inst7|increment[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|increment\(2));

-- Location: LABCELL_X42_Y8_N51
\inst|out_count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~4_combout\ = ( \inst2|operand\(14) & ( (!\inst7|increment\(2) & (((\inst|Add0~5_sumout\)))) # (\inst7|increment\(2) & (((\inst3|Mux17~4_combout\)) # (\inst7|increment\(0)))) ) ) # ( !\inst2|operand\(14) & ( (!\inst7|increment\(2) & 
-- (((\inst|Add0~5_sumout\)))) # (\inst7|increment\(2) & (!\inst7|increment\(0) & (\inst3|Mux17~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux17~4_combout\,
	datad => \inst|ALT_INV_Add0~5_sumout\,
	dataf => \inst2|ALT_INV_operand\(14),
	combout => \inst|out_count~4_combout\);

-- Location: FF_X42_Y8_N53
\inst|out_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|out_count~4_combout\,
	sclr => \inst|out_count[4]~1_combout\,
	ena => \inst|out_count[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(14));

-- Location: FF_X42_Y7_N49
\inst10|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|out_count\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: LABCELL_X70_Y8_N36
\inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a159\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a191\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a223\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a255\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a159\ & ( 
-- \inst10|altsyncram_component|auto_generated|ram_block1a191\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a223\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a255\)))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a159\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a191\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a223\))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a255\)))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a159\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a191\ & ( (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a223\))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a255\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a255\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a223\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a159\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a191\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y8_N30
\inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ = ( \inst10|altsyncram_component|auto_generated|ram_block1a127\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a31\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a63\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a95\)) # (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a127\ & ( \inst10|altsyncram_component|auto_generated|ram_block1a31\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\inst10|altsyncram_component|auto_generated|ram_block1a63\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a95\))) ) ) ) # ( \inst10|altsyncram_component|auto_generated|ram_block1a127\ & ( 
-- !\inst10|altsyncram_component|auto_generated|ram_block1a31\ & ( (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\inst10|altsyncram_component|auto_generated|ram_block1a63\)))) # (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\inst10|altsyncram_component|auto_generated|ram_block1a95\)) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( !\inst10|altsyncram_component|auto_generated|ram_block1a127\ & ( !\inst10|altsyncram_component|auto_generated|ram_block1a31\ & ( 
-- (!\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\inst10|altsyncram_component|auto_generated|ram_block1a63\)))) # 
-- (\inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\inst10|altsyncram_component|auto_generated|ram_block1a95\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\,
	datad => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\,
	datae => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\,
	dataf => \inst10|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X70_Y8_N57
\inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\ = ( \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ ) 
-- ) # ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ & ( \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ & ( !\inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ & ( !\inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ & ( \inst10|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\,
	dataf => \inst10|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\,
	combout => \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X50_Y8_N48
\inst7|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector9~0_combout\ = ( \inst2|opcode\(2) & ( (\inst2|opcode\(3) & (\inst7|clr_z_flag~q\ & (\inst7|nextState.decode3~q\ & \inst2|opcode\(4)))) ) ) # ( !\inst2|opcode\(2) & ( (\inst7|nextState.decode3~q\ & (\inst2|opcode\(4) & ((!\inst2|opcode\(3)) 
-- # (\inst7|clr_z_flag~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001011000000000000101100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datab => \inst7|ALT_INV_clr_z_flag~q\,
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	datad => \inst2|ALT_INV_opcode\(4),
	dataf => \inst2|ALT_INV_opcode\(2),
	combout => \inst7|Selector9~0_combout\);

-- Location: LABCELL_X50_Y8_N0
\inst7|Selector9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector9~1_combout\ = ( \inst7|clr_z_flag~q\ & ( \inst7|nextState.idle~DUPLICATE_q\ & ( (!\inst7|Selector9~0_combout\ & (((!\inst7|nextState.decode3~q\ & !\inst7|nextState.fetch~DUPLICATE_q\)))) # (\inst7|Selector9~0_combout\ & 
-- (((!\inst7|nextState.decode3~q\ & !\inst7|nextState.fetch~DUPLICATE_q\)) # (\inst7|Mux56~0_combout\))) ) ) ) # ( !\inst7|clr_z_flag~q\ & ( \inst7|nextState.idle~DUPLICATE_q\ & ( (\inst7|Selector9~0_combout\ & \inst7|Mux56~0_combout\) ) ) ) # ( 
-- \inst7|clr_z_flag~q\ & ( !\inst7|nextState.idle~DUPLICATE_q\ & ( (\inst7|Selector9~0_combout\ & \inst7|Mux56~0_combout\) ) ) ) # ( !\inst7|clr_z_flag~q\ & ( !\inst7|nextState.idle~DUPLICATE_q\ & ( (\inst7|Selector9~0_combout\ & \inst7|Mux56~0_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100011111000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Selector9~0_combout\,
	datab => \inst7|ALT_INV_Mux56~0_combout\,
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	datad => \inst7|ALT_INV_nextState.fetch~DUPLICATE_q\,
	datae => \inst7|ALT_INV_clr_z_flag~q\,
	dataf => \inst7|ALT_INV_nextState.idle~DUPLICATE_q\,
	combout => \inst7|Selector9~1_combout\);

-- Location: FF_X50_Y8_N1
\inst7|clr_z_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|clr_z_flag~q\);

-- Location: FF_X48_Y8_N56
\inst7|nextState.decode2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst7|nextState.decode~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.decode2~q\);

-- Location: LABCELL_X48_Y8_N33
\inst7|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector22~0_combout\ = ( !\inst2|opcode\(2) & ( (\inst2|opcode\(3) & (\inst2|opcode\(5) & \inst7|nextState.execution~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(5),
	datad => \inst7|ALT_INV_nextState.execution~q\,
	dataf => \inst2|ALT_INV_opcode\(2),
	combout => \inst7|Selector22~0_combout\);

-- Location: LABCELL_X48_Y8_N42
\inst7|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector21~0_combout\ = ( \inst7|dpcr_wr~q\ & ( \inst7|Selector22~0_combout\ & ( ((!\inst7|nextState.decode2~q\) # ((!\inst2|opcode\(4) & !\inst2|opcode\(1)))) # (\inst7|nextState.execution~q\) ) ) ) # ( !\inst7|dpcr_wr~q\ & ( 
-- \inst7|Selector22~0_combout\ & ( (!\inst2|opcode\(4) & !\inst2|opcode\(1)) ) ) ) # ( \inst7|dpcr_wr~q\ & ( !\inst7|Selector22~0_combout\ & ( (!\inst7|nextState.decode2~q\) # (\inst7|nextState.execution~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010111001100000000001111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.execution~q\,
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst7|ALT_INV_nextState.decode2~q\,
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst7|ALT_INV_dpcr_wr~q\,
	dataf => \inst7|ALT_INV_Selector22~0_combout\,
	combout => \inst7|Selector21~0_combout\);

-- Location: FF_X48_Y8_N44
\inst7|dpcr_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|dpcr_wr~q\);

-- Location: LABCELL_X48_Y8_N15
\inst7|Selector22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector22~1_combout\ = ( \inst7|nextState.decode2~DUPLICATE_q\ & ( (\inst7|sop_wr~q\ & \inst7|nextState.execution~q\) ) ) # ( !\inst7|nextState.decode2~DUPLICATE_q\ & ( \inst7|sop_wr~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst7|ALT_INV_sop_wr~q\,
	datad => \inst7|ALT_INV_nextState.execution~q\,
	dataf => \inst7|ALT_INV_nextState.decode2~DUPLICATE_q\,
	combout => \inst7|Selector22~1_combout\);

-- Location: LABCELL_X48_Y8_N12
\inst7|Selector22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector22~2_combout\ = ( \inst2|opcode\(4) & ( ((\inst7|Selector22~0_combout\ & (!\inst2|opcode\(0) & \inst2|opcode\(1)))) # (\inst7|Selector22~1_combout\) ) ) # ( !\inst2|opcode\(4) & ( \inst7|Selector22~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011011100110011001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Selector22~0_combout\,
	datab => \inst7|ALT_INV_Selector22~1_combout\,
	datac => \inst2|ALT_INV_opcode\(0),
	datad => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|Selector22~2_combout\);

-- Location: FF_X48_Y8_N14
\inst7|sop_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|Selector22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sop_wr~q\);

-- Location: LABCELL_X24_Y10_N36
\inst8|dpcr[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[31]~feeder_combout\ = ( \inst3|Mux16~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux16~4_combout\,
	combout => \inst8|dpcr[31]~feeder_combout\);

-- Location: FF_X24_Y10_N37
\inst8|dpcr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[31]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(31));

-- Location: FF_X31_Y8_N58
\inst8|dpcr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux17~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(30));

-- Location: FF_X45_Y9_N58
\inst8|dpcr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux18~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(29));

-- Location: FF_X43_Y8_N16
\inst8|dpcr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux19~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(28));

-- Location: LABCELL_X42_Y3_N48
\inst8|dpcr[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[27]~feeder_combout\ = ( \inst3|Mux20~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux20~4_combout\,
	combout => \inst8|dpcr[27]~feeder_combout\);

-- Location: FF_X42_Y3_N49
\inst8|dpcr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[27]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(27));

-- Location: FF_X24_Y10_N10
\inst8|dpcr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux21~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(26));

-- Location: FF_X31_Y8_N52
\inst8|dpcr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux22~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(25));

-- Location: LABCELL_X31_Y8_N48
\inst8|dpcr[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[24]~feeder_combout\ = ( \inst3|Mux23~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux23~4_combout\,
	combout => \inst8|dpcr[24]~feeder_combout\);

-- Location: FF_X31_Y8_N49
\inst8|dpcr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[24]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(24));

-- Location: FF_X24_Y10_N16
\inst8|dpcr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux24~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(23));

-- Location: LABCELL_X24_Y10_N33
\inst8|dpcr[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[22]~feeder_combout\ = ( \inst3|Mux25~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux25~4_combout\,
	combout => \inst8|dpcr[22]~feeder_combout\);

-- Location: FF_X24_Y10_N34
\inst8|dpcr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[22]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(22));

-- Location: FF_X43_Y8_N19
\inst8|dpcr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux26~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(21));

-- Location: FF_X31_Y8_N32
\inst8|dpcr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux27~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(20));

-- Location: LABCELL_X22_Y6_N15
\inst8|dpcr[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[19]~feeder_combout\ = ( \inst3|Mux28~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux28~4_combout\,
	combout => \inst8|dpcr[19]~feeder_combout\);

-- Location: FF_X22_Y6_N16
\inst8|dpcr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[19]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(19));

-- Location: FF_X31_Y8_N1
\inst8|dpcr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux29~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(18));

-- Location: LABCELL_X31_Y8_N18
\inst8|dpcr[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[17]~feeder_combout\ = ( \inst3|Mux30~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux30~4_combout\,
	combout => \inst8|dpcr[17]~feeder_combout\);

-- Location: FF_X31_Y8_N19
\inst8|dpcr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[17]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(17));

-- Location: LABCELL_X31_Y8_N33
\inst8|dpcr[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[16]~feeder_combout\ = ( \inst3|Mux31~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux31~4_combout\,
	combout => \inst8|dpcr[16]~feeder_combout\);

-- Location: FF_X31_Y8_N34
\inst8|dpcr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[16]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(16));

-- Location: LABCELL_X45_Y9_N48
\inst8|dpcr[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[15]~feeder_combout\ = ( \inst3|regs[7][15]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs[7][15]~q\,
	combout => \inst8|dpcr[15]~feeder_combout\);

-- Location: LABCELL_X48_Y8_N48
\inst7|dpcr_lsb_sel~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|dpcr_lsb_sel~0_combout\ = ( \inst7|dpcr_lsb_sel~q\ & ( \inst2|opcode\(4) ) ) # ( \inst7|dpcr_lsb_sel~q\ & ( !\inst2|opcode\(4) & ( (!\inst7|Selector22~0_combout\) # ((\inst2|opcode\(1)) # (\inst2|opcode\(0))) ) ) ) # ( !\inst7|dpcr_lsb_sel~q\ & ( 
-- !\inst2|opcode\(4) & ( (\inst7|Selector22~0_combout\ & (\inst2|opcode\(0) & !\inst2|opcode\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000101011111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_Selector22~0_combout\,
	datac => \inst2|ALT_INV_opcode\(0),
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst7|ALT_INV_dpcr_lsb_sel~q\,
	dataf => \inst2|ALT_INV_opcode\(4),
	combout => \inst7|dpcr_lsb_sel~0_combout\);

-- Location: FF_X48_Y8_N50
\inst7|dpcr_lsb_sel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst7|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|dpcr_lsb_sel~q\);

-- Location: FF_X45_Y9_N49
\inst8|dpcr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[15]~feeder_combout\,
	asdata => \inst2|operand\(15),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(15));

-- Location: LABCELL_X45_Y9_N9
\inst8|dpcr[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[14]~feeder_combout\ = \inst3|regs[7][14]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[7][14]~q\,
	combout => \inst8|dpcr[14]~feeder_combout\);

-- Location: FF_X45_Y9_N11
\inst8|dpcr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[14]~feeder_combout\,
	asdata => \inst2|operand\(14),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(14));

-- Location: LABCELL_X45_Y9_N24
\inst8|dpcr[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[13]~feeder_combout\ = ( \inst3|regs[7][13]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs[7][13]~q\,
	combout => \inst8|dpcr[13]~feeder_combout\);

-- Location: FF_X45_Y9_N25
\inst8|dpcr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[13]~feeder_combout\,
	asdata => \inst2|operand\(13),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(13));

-- Location: LABCELL_X45_Y9_N45
\inst8|dpcr[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[12]~feeder_combout\ = \inst3|regs[7][12]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[7][12]~q\,
	combout => \inst8|dpcr[12]~feeder_combout\);

-- Location: FF_X45_Y9_N46
\inst8|dpcr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[12]~feeder_combout\,
	asdata => \inst2|operand\(12),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(12));

-- Location: LABCELL_X45_Y9_N15
\inst8|dpcr[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[11]~feeder_combout\ = \inst3|regs[7][11]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[7][11]~q\,
	combout => \inst8|dpcr[11]~feeder_combout\);

-- Location: FF_X45_Y9_N16
\inst8|dpcr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[11]~feeder_combout\,
	asdata => \inst2|operand\(11),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(11));

-- Location: LABCELL_X45_Y9_N30
\inst8|dpcr[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[10]~feeder_combout\ = ( \inst3|regs[7][10]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs[7][10]~q\,
	combout => \inst8|dpcr[10]~feeder_combout\);

-- Location: FF_X45_Y9_N31
\inst8|dpcr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[10]~feeder_combout\,
	asdata => \inst2|operand\(10),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(10));

-- Location: FF_X36_Y8_N49
\inst3|regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~6_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][9]~q\);

-- Location: LABCELL_X31_Y8_N36
\inst8|dpcr[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[9]~feeder_combout\ = \inst3|regs[7][9]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_regs[7][9]~q\,
	combout => \inst8|dpcr[9]~feeder_combout\);

-- Location: FF_X31_Y8_N37
\inst8|dpcr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[9]~feeder_combout\,
	asdata => \inst2|operand\(9),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(9));

-- Location: FF_X40_Y7_N49
\inst3|regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~7_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][8]~q\);

-- Location: LABCELL_X31_Y8_N42
\inst8|dpcr[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[8]~feeder_combout\ = \inst3|regs[7][8]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_regs[7][8]~q\,
	combout => \inst8|dpcr[8]~feeder_combout\);

-- Location: FF_X31_Y8_N43
\inst8|dpcr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[8]~feeder_combout\,
	asdata => \inst2|operand\(8),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(8));

-- Location: LABCELL_X31_Y8_N12
\inst8|dpcr[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[7]~feeder_combout\ = ( \inst3|regs[7][7]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs[7][7]~q\,
	combout => \inst8|dpcr[7]~feeder_combout\);

-- Location: FF_X31_Y8_N13
\inst8|dpcr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[7]~feeder_combout\,
	asdata => \inst2|operand\(7),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(7));

-- Location: LABCELL_X45_Y9_N39
\inst8|dpcr[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[6]~feeder_combout\ = ( \inst3|regs[7][6]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs[7][6]~q\,
	combout => \inst8|dpcr[6]~feeder_combout\);

-- Location: FF_X45_Y9_N40
\inst8|dpcr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[6]~feeder_combout\,
	asdata => \inst2|operand\(6),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(6));

-- Location: LABCELL_X31_Y8_N9
\inst8|dpcr[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[5]~feeder_combout\ = \inst3|regs[7][5]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_regs[7][5]~DUPLICATE_q\,
	combout => \inst8|dpcr[5]~feeder_combout\);

-- Location: FF_X31_Y8_N11
\inst8|dpcr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[5]~feeder_combout\,
	asdata => \inst2|operand\(5),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(5));

-- Location: LABCELL_X31_Y8_N27
\inst8|dpcr[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[4]~feeder_combout\ = ( \inst3|regs[7][4]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs[7][4]~q\,
	combout => \inst8|dpcr[4]~feeder_combout\);

-- Location: FF_X31_Y8_N28
\inst8|dpcr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[4]~feeder_combout\,
	asdata => \inst2|operand\(4),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(4));

-- Location: FF_X36_Y8_N58
\inst3|regs[7][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|regs~12_combout\,
	sload => VCC,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][3]~DUPLICATE_q\);

-- Location: LABCELL_X45_Y9_N27
\inst8|dpcr[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[3]~feeder_combout\ = \inst3|regs[7][3]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[7][3]~DUPLICATE_q\,
	combout => \inst8|dpcr[3]~feeder_combout\);

-- Location: FF_X45_Y9_N28
\inst8|dpcr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[3]~feeder_combout\,
	asdata => \inst2|operand\(3),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(3));

-- Location: LABCELL_X37_Y7_N36
\inst8|dpcr[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[2]~feeder_combout\ = \inst3|regs[7][2]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_regs[7][2]~q\,
	combout => \inst8|dpcr[2]~feeder_combout\);

-- Location: FF_X37_Y7_N37
\inst8|dpcr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[2]~feeder_combout\,
	asdata => \inst2|operand\(2),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(2));

-- Location: LABCELL_X31_Y8_N54
\inst8|dpcr[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[1]~feeder_combout\ = \inst3|regs[7][1]~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_regs[7][1]~q\,
	combout => \inst8|dpcr[1]~feeder_combout\);

-- Location: FF_X31_Y8_N55
\inst8|dpcr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[1]~feeder_combout\,
	asdata => \inst2|operand\(1),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(1));

-- Location: LABCELL_X37_Y7_N42
\inst8|dpcr[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|dpcr[0]~feeder_combout\ = ( \inst3|regs[7][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_regs[7][0]~q\,
	combout => \inst8|dpcr[0]~feeder_combout\);

-- Location: FF_X37_Y7_N43
\inst8|dpcr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|dpcr[0]~feeder_combout\,
	asdata => \inst2|operand\(0),
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => \inst7|dpcr_lsb_sel~q\,
	ena => \inst7|dpcr_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|dpcr\(0));

-- Location: LABCELL_X40_Y11_N12
\inst8|sop[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sop[15]~feeder_combout\ = ( \inst3|Mux16~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux16~4_combout\,
	combout => \inst8|sop[15]~feeder_combout\);

-- Location: FF_X40_Y11_N13
\inst8|sop[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sop[15]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(15));

-- Location: FF_X43_Y9_N13
\inst8|sop[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux17~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(14));

-- Location: LABCELL_X43_Y9_N42
\inst8|sop[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sop[13]~feeder_combout\ = ( \inst3|Mux18~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux18~4_combout\,
	combout => \inst8|sop[13]~feeder_combout\);

-- Location: FF_X43_Y9_N43
\inst8|sop[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sop[13]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(13));

-- Location: LABCELL_X36_Y6_N9
\inst8|sop[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sop[12]~feeder_combout\ = ( \inst3|Mux19~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux19~4_combout\,
	combout => \inst8|sop[12]~feeder_combout\);

-- Location: FF_X36_Y6_N10
\inst8|sop[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sop[12]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(12));

-- Location: LABCELL_X36_Y6_N24
\inst8|sop[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sop[11]~feeder_combout\ = ( \inst3|Mux20~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux20~4_combout\,
	combout => \inst8|sop[11]~feeder_combout\);

-- Location: FF_X36_Y6_N25
\inst8|sop[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sop[11]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(11));

-- Location: FF_X40_Y11_N31
\inst8|sop[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux21~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(10));

-- Location: LABCELL_X36_Y6_N42
\inst8|sop[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sop[9]~feeder_combout\ = ( \inst3|Mux22~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux22~4_combout\,
	combout => \inst8|sop[9]~feeder_combout\);

-- Location: FF_X36_Y6_N44
\inst8|sop[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sop[9]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(9));

-- Location: LABCELL_X42_Y3_N6
\inst8|sop[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sop[8]~feeder_combout\ = ( \inst3|Mux23~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux23~4_combout\,
	combout => \inst8|sop[8]~feeder_combout\);

-- Location: FF_X42_Y3_N7
\inst8|sop[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sop[8]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(8));

-- Location: MLABCELL_X39_Y7_N24
\inst8|sop[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sop[7]~feeder_combout\ = ( \inst3|Mux24~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux24~4_combout\,
	combout => \inst8|sop[7]~feeder_combout\);

-- Location: FF_X39_Y7_N25
\inst8|sop[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sop[7]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(7));

-- Location: FF_X43_Y9_N37
\inst8|sop[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux25~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(6));

-- Location: LABCELL_X36_Y6_N36
\inst8|sop[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sop[5]~feeder_combout\ = ( \inst3|Mux26~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux26~4_combout\,
	combout => \inst8|sop[5]~feeder_combout\);

-- Location: FF_X36_Y6_N38
\inst8|sop[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sop[5]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(5));

-- Location: FF_X36_Y6_N14
\inst8|sop[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux27~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(4));

-- Location: FF_X36_Y6_N32
\inst8|sop[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux28~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(3));

-- Location: FF_X42_Y3_N16
\inst8|sop[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux29~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(2));

-- Location: FF_X36_Y6_N49
\inst8|sop[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst3|Mux30~4_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(1));

-- Location: MLABCELL_X39_Y7_N54
\inst8|sop[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|sop[0]~feeder_combout\ = ( \inst3|Mux31~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Mux31~4_combout\,
	combout => \inst8|sop[0]~feeder_combout\);

-- Location: FF_X39_Y7_N55
\inst8|sop[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst8|sop[0]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~input_o\,
	ena => \inst7|sop_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|sop\(0));

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: MLABCELL_X28_Y49_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


