<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><title>Examples · VerilogWriter Document</title><script data-outdated-warner src="assets/warner.js"></script><link href="https://cdnjs.cloudflare.com/ajax/libs/lato-font/3.0.0/css/lato-font.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/juliamono/0.045/juliamono.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/fontawesome.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/solid.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/brands.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.13.24/katex.min.css" rel="stylesheet" type="text/css"/><script>documenterBaseURL="."</script><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.3.6/require.min.js" data-main="assets/documenter.js"></script><script src="siteinfo.js"></script><script src="../versions.js"></script><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-dark.css" data-theme-name="documenter-dark" data-theme-primary-dark/><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-light.css" data-theme-name="documenter-light" data-theme-primary/><script src="assets/themeswap.js"></script></head><body><div id="documenter"><nav class="docs-sidebar"><div class="docs-package-name"><span class="docs-autofit"><a href="index.html">VerilogWriter Document</a></span></div><form class="docs-search" action="search.html"><input class="docs-search-query" id="documenter-search-query" name="q" type="text" placeholder="Search docs"/></form><ul class="docs-menu"><li class="is-active"><a class="tocitem" href="index.html">Examples</a><ul class="internal"><li><a class="tocitem" href="#Convert-Verilog-like-Julia-Code-into-Objects"><span>Convert Verilog-like Julia Code into Objects</span></a></li><li><a class="tocitem" href="#Embed-Generated-Objects-Back-into-Verilog-like-Codes"><span>Embed Generated Objects Back into Verilog-like Codes</span></a></li><li><a class="tocitem" href="#Wire-Width-Inference"><span>Wire Width Inference</span></a></li><li><a class="tocitem" href="#Easy-construction-of-Finite-State-Machines"><span>Easy construction of Finite State Machines</span></a></li></ul></li><li><a class="tocitem" href="intro.html">Introduction</a></li><li><a class="tocitem" href="structs.html">Basic Structs</a></li><li><a class="tocitem" href="inference.html">Basic Automation</a></li><li><a class="tocitem" href="fsm.html">Finite State Machines</a></li><li><a class="tocitem" href="reference.html">Reference</a></li></ul><div class="docs-version-selector field has-addons"><div class="control"><span class="docs-label button is-static is-size-7">Version</span></div><div class="docs-selector control is-expanded"><div class="select is-fullwidth is-size-7"><select id="documenter-version-selector"></select></div></div></div></nav><div class="docs-main"><header class="docs-navbar"><nav class="breadcrumb"><ul class="is-hidden-mobile"><li class="is-active"><a href="index.html">Examples</a></li></ul><ul class="is-hidden-tablet"><li class="is-active"><a href="index.html">Examples</a></li></ul></nav><div class="docs-right"><a class="docs-edit-link" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/master/docs/src/index.md" title="Edit on GitHub"><span class="docs-icon fab"></span><span class="docs-label is-hidden-touch">Edit on GitHub</span></a><a class="docs-settings-button fas fa-cog" id="documenter-settings-button" href="#" title="Settings"></a><a class="docs-sidebar-button fa fa-bars is-hidden-desktop" id="documenter-sidebar-button" href="#"></a></div></header><article class="content" id="documenter-page"><h1 id="What-You-Can-Do-with-VerilogWriter.jl"><a class="docs-heading-anchor" href="#What-You-Can-Do-with-VerilogWriter.jl">What You Can Do with <code>VerilogWriter.jl</code></a><a id="What-You-Can-Do-with-VerilogWriter.jl-1"></a><a class="docs-heading-anchor-permalink" href="#What-You-Can-Do-with-VerilogWriter.jl" title="Permalink"></a></h1><h2 id="Convert-Verilog-like-Julia-Code-into-Objects"><a class="docs-heading-anchor" href="#Convert-Verilog-like-Julia-Code-into-Objects">Convert Verilog-like Julia Code into Objects</a><a id="Convert-Verilog-like-Julia-Code-into-Objects-1"></a><a class="docs-heading-anchor-permalink" href="#Convert-Verilog-like-Julia-Code-into-Objects" title="Permalink"></a></h2><pre><code class="language-julia-repl hljs">julia&gt; a = @portoneline @in x;

julia&gt; vshow(a);
input x
type: Oneport

julia&gt; b = @portoneline @out @reg 8 d1, d2;

julia&gt; vshow(b);
output reg [7:0] d1
type: Oneport
output reg [7:0] d2
type: Oneport</code></pre><pre><code class="language-julia hljs">c = @always (
    @posedge clk;
    
    d1 &lt;= d2 + d3;
    if b1 &amp;&amp; b2
        d4 &lt;= d5 ^ d6 
    else
        d4 &lt;= ~d4[7:0] 
    end
)
vshow(c)

# output

always_ff @( posedge clk ) begin
    d1 &lt;= (d2 + d3);
    if ((b1 &amp;&amp; b2)) begin
        d4 &lt;= (d5 ^ d6);
    end else begin
        d4 &lt;= ~d4[7:0];
    end
end
type: Alwayscontent</code></pre><pre><code class="language-julia hljs">prs = @parameters splind = 5

ps = @ports (
    @in clk, sig1, sig2;
    @in 8 din, din2;
    @out @reg 8 dout
)

ds = @decls (
    @reg 8 dbuf
)

proc = @always (
    @posedge clk;

    if sig2 &amp;&amp; |(din2)
        dbuf &lt;= din 
    elseif sig1 ^ sig2
        dout[7:splind] &lt;= dbuf[7:splind]
        dout[splind-1:0] &lt;= din[splind-1:0]
    else
        dout &lt;= ~din 
    end
)

mymod = Vmodule(
    &quot;mymodule&quot;,
    prs,
    ps,
    ds,
    Assign[],
    [proc]
)

vshow(mymod, systemverilog=false)

# output

module mymodule #(
    parameter splind = 5
)(
    input clk,
    input sig1,
    input sig2,
    input [7:0] din,
    input [7:0] din2,
    output reg [7:0] dout
);
    reg [7:0] dbuf;

    always @( posedge clk ) begin
        if ((sig2 &amp;&amp; |(din2))) begin
            dbuf &lt;= din;
        end else if ((sig1 ^ sig2)) begin
            dout[7:splind] &lt;= dbuf[7:splind];
            dout[(splind - 1):0] &lt;= din[(splind - 1):0];
        end else begin
            dout &lt;= ~din;
        end
    end
endmodule
type: Vmodule</code></pre><p>You may also create objects from constructors and apply some operations.</p><pre><code class="language-julia-repl hljs">julia&gt; c = Wireexpr(&quot;wire1&quot;);

julia&gt; d = Wireexpr(&quot;wire2&quot;);

julia&gt; e = @wireexpr wire3 &lt;&lt; 5;

julia&gt; vshow((c &amp; d) + e);
((wire1 &amp; wire2) + (wire3 &lt;&lt; 5))
type: Wireexpr</code></pre><h2 id="Embed-Generated-Objects-Back-into-Verilog-like-Codes"><a class="docs-heading-anchor" href="#Embed-Generated-Objects-Back-into-Verilog-like-Codes">Embed Generated Objects Back into Verilog-like Codes</a><a id="Embed-Generated-Objects-Back-into-Verilog-like-Codes-1"></a><a class="docs-heading-anchor-permalink" href="#Embed-Generated-Objects-Back-into-Verilog-like-Codes" title="Permalink"></a></h2><p>Using <a href="https://docs.julialang.org/en/v1/manual/metaprogramming/">metaprogramming</a>, you would do, for example, </p><pre><code class="language-julia hljs">a = @always (
    d1 = d2 + d3;
    d4 = d4 &amp; d5
)
b = always(:(
    $(a);
    if b1 == b2 
        d6 = ~d7
    end
))
vshow(b)

# output

always_comb begin
    d1 = (d2 + d3);
    d4 = (d4 &amp; d5);
    if ((b1 == b2)) begin
        d6 = ~d7;
    end
end
type: Alwayscontent</code></pre><p>Note that you cannot use macros when embedding objects in Verilog-like codes.</p><p>One application of this syntax would be </p><pre><code class="language-julia hljs">a = @ports (
    @in 8 bus1, bus2;
    @out 8 bus3
)
send = Vmodule(
    &quot;send&quot;,
    ports(:(
        @in sendin;
        $(a)
    )),
    Decls(),
    Alwayscontent[]
)
recv = Vmodule(
    &quot;recv&quot;,
    ports(:(
        @in recvin;
        $(invports(a))
    )),
    Decls(),
    Alwayscontent[]
)
vshow(send)
println()
vshow(recv)

# output

module send (
    input sendin,
    input [7:0] bus1,
    input [7:0] bus2,
    output [7:0] bus3
);

endmodule
type: Vmodule

module recv (
    input recvin,
    output [7:0] bus1,
    output [7:0] bus2,
    input [7:0] bus3
);

endmodule
type: Vmodule</code></pre><p>where you can construct <code>Ports</code> objects first and embed them in multiple modules.</p><h2 id="Wire-Width-Inference"><a class="docs-heading-anchor" href="#Wire-Width-Inference">Wire Width Inference</a><a id="Wire-Width-Inference-1"></a><a class="docs-heading-anchor-permalink" href="#Wire-Width-Inference" title="Permalink"></a></h2><pre><code class="language-julia hljs">ds = @decls (
    @wire dwire1;
    @wire 10 dwire2
)

c = @ifcontent (
    reg1 = 0;
    reg2 = 0;
    if dwire1
        reg1 = dwire2[0] &amp; dwire2[1]
        reg2 = dwire2 + 1
    end
)

env = Vmodenv(
    Parameters(),
    Ports(),
    Localparams(),
    ds
)</code></pre><pre><code class="language-julia-repl hljs">julia&gt; autodecl(c); # fail in width inference with no additional information
ERROR: Wire width cannot be inferred for the following wires.
1. dwire1
2. reg2 = dwire2

julia&gt; d, _ = autodecl(c, env); vshow(d); # using information in `env`
reg reg1;
reg [9:0] reg2;
type: Decls</code></pre><h2 id="Easy-construction-of-Finite-State-Machines"><a class="docs-heading-anchor" href="#Easy-construction-of-Finite-State-Machines">Easy construction of Finite State Machines</a><a id="Easy-construction-of-Finite-State-Machines-1"></a><a class="docs-heading-anchor-permalink" href="#Easy-construction-of-Finite-State-Machines" title="Permalink"></a></h2><pre><code class="language-julia-repl hljs">julia&gt; fsm = @FSM nstate (uno, dos, tres); # create a new Finite State Machine

julia&gt; transadd!(fsm, (@wireexpr b1 == b2), @tstate uno =&gt; dos); # transition from &quot;uno&quot; to &quot;dos&quot;

julia&gt; transadd!(fsm, (@wireexpr b3), @tstate uno =&gt; tres); # &quot;uno&quot; to &quot;tres&quot;

julia&gt; transadd!(fsm, (@wireexpr b4), &quot;dos&quot; =&gt; &quot;uno&quot;); # &quot;dos&quot; to &quot;uno&quot;

julia&gt; vshow(fsm);
reg [1:0] nstate;

localparam uno = 0;
localparam dos = 1;
localparam tres = 2;

case (nstate)
    uno: begin
        if ((b1 == b2)) begin
            nstate &lt;= dos;
        end else if (b3) begin
            nstate &lt;= tres;
        end
    end
    dos: begin
        if (b4) begin
            nstate &lt;= uno;
        end
    end
    tres: begin
        
    end
endcase
type: FSM</code></pre><p>You may need to include the case statement inside an always block.</p></article><nav class="docs-footer"><a class="docs-footer-nextpage" href="intro.html">Introduction »</a><div class="flexbox-break"></div><p class="footer-message">Powered by <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> and the <a href="https://julialang.org/">Julia Programming Language</a>.</p></nav></div><div class="modal" id="documenter-settings"><div class="modal-background"></div><div class="modal-card"><header class="modal-card-head"><p class="modal-card-title">Settings</p><button class="delete"></button></header><section class="modal-card-body"><p><label class="label">Theme</label><div class="select"><select id="documenter-themepicker"><option value="documenter-light">documenter-light</option><option value="documenter-dark">documenter-dark</option></select></div></p><hr/><p>This document was generated with <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> version 0.27.22 on <span class="colophon-date" title="Sunday 11 September 2022 15:03">Sunday 11 September 2022</span>. Using Julia version 1.7.2.</p></section><footer class="modal-card-foot"></footer></div></div></div></body></html>
