# 
# Steps log generated by SDx
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running xocc
Environment variables :
------------------------------------------
XDG_VTNR=1
XDG_SESSION_ID=1
SSH_AGENT_PID=3232
HOSTNAME=ecs-4cbc.novalocal
IMSETTINGS_INTEGRATE_DESKTOP=yes
GPG_AGENT_INFO=/run/user/0/keyring/gpg:0:1
XILINX_DSP=
TERM=xterm-256color
XDG_MENU_PREFIX=gnome-
VTE_VERSION=3804
SHELL=/bin/bash
HISTSIZE=1000
MAKEFLAGS=w -- SDA_FLOW=hw
FPGA_TOOL_DIR=/root/huaweicloud-fpga/fp1
PERL5LIB=/root/perl5/lib/perl5:
MYVIVADO=
WINDOWID=33570494
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
PERL_MB_OPT=--install_base /root/perl5
SYNTH_COMMON=/software/Xilinx/SDx_2017.1/SDx/2017.1/scripts/rt/data
RT_TCL_PATH=/software/Xilinx/SDx_2017.1/SDx/2017.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/bin
IMSETTINGS_MODULE=IBus
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
USER=root
MAKEOVERRIDES=${-*-command-variables-*-}
LD_LIBRARY_PATH=/software/Xilinx/SDx_2017.1/SDx/2017.1/lib/lnx64.o:/software/Xilinx/SDx_2017.1/SDx/2017.1/tps/lnx64/jre/lib/amd64:/software/Xilinx/SDx_2017.1/SDx/2017.1/tps/lnx64/jre/lib/amd64/server:/software/Xilinx/SDx_2017.1/SDx/2017.1/lib/lnx64.o:/software/Xilinx/SDx_2017.1/SDx/2017.1/runtime/lib/x86_64:/software/Xilinx/SDx_2017.1/SDx/2017.1/lib/lnx64.o:/software/Xilinx/SDx_2017.1/SDx/2017.1/bin/../lnx64/tools/dot/lib
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
RDI_PATCHROOT=
TCL_LIBRARY=/software/Xilinx/SDx_2017.1/SDx/2017.1/tps/tcl/tcl8.5
SSH_AUTH_SOCK=/run/user/0/keyring/ssh
RDI_PLATFORM=lnx64
MAKELEVEL=2
HW_FPGA_DIR=/root/huaweicloud-fpga/fp1
SESSION_MANAGER=local/unix:@/tmp/.ICE-unix/3064,unix/unix:/tmp/.ICE-unix/3064
USERNAME=root
RDI_BUILD=yes
MFLAGS=-w
RT_LIBPATH=/software/Xilinx/SDx_2017.1/SDx/2017.1/scripts/rt/data
RDI_LIBDIR=/software/Xilinx/SDx_2017.1/SDx/2017.1/lib/lnx64.o
GNOME_SHELL_SESSION_MODE=classic
MAIL=/var/spool/mail/root
PATH=/software/Xilinx/SDx_2017.1/SDx/2017.1/bin/../gnu/binutils/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/gnu/aarch64/lin/aarch64-linux/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/gcc/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/tps/lnx64/jre/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado_HLS/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/lnx64/tools/gdb/gdb-7.9.1/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado_HLS/lnx64/tools/gcc/bin:/software/Xilinx/SDx_2017.1/DocNav:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/gnu/microblaze/lin/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/gnu/arm/lin/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/gnu/microblaze/linux_toolchain/lin64_be/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/gnu/microblaze/linux_toolchain/lin64_le/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/gnu/aarch64/lin/aarch64-linux/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/gnu/aarch64/lin/aarch64-none/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/gnu/armr5/lin/gcc-arm-none-eabi/bin:/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK/tps/lnx64/cmake-3.3.2/bin:/usr/lib64/qt-3.3/bin:/root/perl5/bin:/usr/local/bin:/usr/local/sbin:/usr/bin:/usr/sbin:/bin:/sbin:/root/bin
LIB_DIR=/root/huaweicloud-fpga/fp1/hardware/vivado_design/lib
DESKTOP_SESSION=gnome-classic
QT_IM_MODULE=ibus
WORK_DIR=/root/huaweicloud-fpga/fp1
PWD=/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src
XIL_CHECK_TCL_DEBUG=False
XMODIFIERS=@im=ibus
LANG=zh_CN.utf8
XILINX_VIVADO_HLS=/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado_HLS
GDM_LANG=zh_CN.utf8
HDI_APPROOT=/software/Xilinx/SDx_2017.1/SDx/2017.1
QT_GRAPHICSSYSTEM=native
KDEDIRS=/usr
XILINX_VIVADO=/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado
LM_LICENSE_FILE=2100@100.125.1.240:2100@100.125.1.245:
GDMSESSION=gnome-classic
HISTCONTROL=ignoredups
XILINX_SDK=/software/Xilinx/SDx_2017.1/SDx/2017.1/SDK
XILINX_OPENCL=/software/Xilinx/SDx_2017.1/SDx/2017.1
ISL_IOSTREAMS_RSA=/software/Xilinx/SDx_2017.1/SDx/2017.1/tps/isl
SHLVL=7
XDG_SEAT=seat0
HOME=/root
RDI_BASEROOT=/software/Xilinx/SDx_2017.1/SDx
RDI_APPROOT=/software/Xilinx/SDx_2017.1/SDx/2017.1
SDA_FLOW=hw
PERL_LOCAL_LIB_ROOT=:/root/perl5
LOGNAME=root
XDG_SESSION_DESKTOP=gnome-classic
RDI_JAVA_PLATFORM=amd64
QTLIB=/usr/lib64/qt-3.3/lib
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-34M5IG46Rf,guid=7ff344d305f4792e974bb59c5b2a16cf
RDI_BINROOT=/software/Xilinx/SDx_2017.1/SDx/2017.1/bin
LESSOPEN=||/usr/bin/lesspipe.sh %s
XILINX_SDX=/software/Xilinx/SDx_2017.1/SDx/2017.1
WINDOWPATH=1
RDI_PROG=/software/Xilinx/SDx_2017.1/SDx/2017.1/bin/unwrapped/lnx64.o/xocc
DISPLAY=:0
XDG_RUNTIME_DIR=/run/user/0
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/software/Xilinx/SDx_2017.1/SDx/2017.1
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
XDG_CURRENT_DESKTOP=GNOME-Classic:GNOME
HDIPRELDPATH=/software/Xilinx/SDx_2017.1/SDx/2017.1/lib/lnx64.o:/software/Xilinx/SDx_2017.1/SDx/2017.1/runtime/lib/x86_64:/software/Xilinx/SDx_2017.1/SDx/2017.1/lib/lnx64.o:/software/Xilinx/SDx_2017.1/SDx/2017.1/bin/../lnx64/tools/dot/lib
HISTTIMEFORMAT=%F %T root 
PERL_MM_OPT=INSTALL_BASE=/root/perl5
RDI_DATADIR=/software/Xilinx/SDx_2017.1/SDx/2017.1/data
XAUTHORITY=/run/gdm/auth-for-root-Ooca2f/database
_=/software/Xilinx/SDx_2017.1/SDx/2017.1/bin/unwrapped/lnx64.o/xocc


XOCC command line :
------------------------------------------
/software/Xilinx/SDx_2017.1/SDx/2017.1/bin/unwrapped/lnx64.o/xocc -t hw -f ./../../../lib/platform/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1.xpfm -o ../prj/bin/bin_mmult_hw.xclbin -s --kernel mmult mmult.c 


------------------------------------------
step: performing high-level synthesis for kernel:mmult
timestamp: 22 Jun 2018 11:07:06
launch dir: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/kernels/mmult
cmd: vivado_hls -f /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/kernels/mmult/mmult.tcl -messageDb vivado_hls.pb
------------------------------------------
internal step: generating ipirun.tcl for vivado
timestamp: 22 Jun 2018 11:07:06
output: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipirun.tcl
------------------------------------------
internal step: generating xclbin xml file
timestamp: 22 Jun 2018 11:07:06
output: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw.xml
------------------------------------------
internal step: running regiongen
timestamp: 22 Jun 2018 11:07:06
launch dir: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream
cmd: /software/Xilinx/SDx_2017.1/SDx/2017.1/bin/../runtime/bin/regiongen_new -m /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw.xml -t ipihip -o bin_mmult_hw_ipi/map.tcl
status: success
------------------------------------------
step: running vivado to generate bitstream
timestamp: 22 Jun 2018 11:07:06
launch dir: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi
cmd: /software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/bin/vivado -mode batch -notrace -source /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipirun.tcl -messageDb /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/vivado.pb
   -----------------------
   internal step: creating ipiprj project for generating ocl dcp
   timestamp: 22 June 2018 11:07:19
   -----------------------
   internal step: creating ocl region bd
   timestamp: 22 June 2018 11:07:24
   -----------------------
   internal step: launch_runs synth_1 -jobs 8 
   timestamp: 22 June 2018 11:07:43
   -----------------------
   internal step: launched run synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_auto_cc_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_xlconstant_zero_2_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_xlconstant_zero_4_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_xlconstant_zero_512_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_xlconstant_zero_64_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_master_bridge_2_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_master_bridge_3_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_s00_regslice_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_auto_us_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_auto_rs_w_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_data_sys_reset_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_control_sys_reset_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_mmult_1_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_slave_bridge_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_master_bridge_0_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_master_bridge_1_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_xlconstant_zero_1_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_xlconstant_zero_36_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_xlconstant_zero_8_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: launched run dr_xlconstant_zero_3_0_synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: open_run synth_1 -name synth_1
   timestamp: 22 June 2018 11:13:18
   -----------------------
   internal step: write_checkpoint ./dr.dcp -force
   timestamp: 22 June 2018 11:14:05
   -----------------------
   internal step: open_checkpoint -skip_xdef /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/.Xil/xocc-23528-ecs-4cbc.novalocal/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1.dcp
   timestamp: 22 June 2018 11:14:15
   -----------------------
   internal step: read_xdef -no_clear /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/.Xil/xocc-23528-ecs-4cbc.novalocal/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1.xdef
   timestamp: 22 June 2018 11:24:14
   -----------------------
   internal step: update_design -black_box -cell [get_cells xcl_design_i/expanded_region/u_ocl_region]
   timestamp: 22 June 2018 11:25:07
   -----------------------
   internal step: lock_design -exclude_cells xcl_design_i/expanded_region -level routing
   timestamp: 22 June 2018 11:25:51
   -----------------------
   internal step: read_checkpoint -cell xcl_design_i/expanded_region/u_ocl_region ./dr.dcp
   timestamp: 22 June 2018 11:26:43
   -----------------------
   internal step: create_project ipiimpl ipiimpl -part xcvu9p-flgb2104-2-i -force
   timestamp: 22 June 2018 11:30:16
   -----------------------
   internal step: launch_runs impl_1 -to_step write_bitstream 
   timestamp: 22 June 2018 11:30:19
status: success
------------------------------------------
internal step: running xclbincat to generate xclbin
timestamp: 22 Jun 2018 13:47:06
launch dir: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream
cmd: /software/Xilinx/SDx_2017.1/SDx/2017.1/bin/../runtime/bin/xclbincat -bitstream /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/partial.bit -k mode:hw_pr -k featureRomTimestamp:1523399010 -k platformVBNV:xilinx:huawei-vu9p-fp1:4ddr-xpr:4.1 /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw.xml /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw.xclbin
status: success
------------------------------------------
hw completed
timestamp: 22 Jun 2018 13:47:06
