<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Page Tables on Namaste</title><link>https://pranav083.github.io/tags/page-tables/</link><description>Recent content in Page Tables on Namaste</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>Copyright © 2016–2030, Pranav Kumar</copyright><lastBuildDate>Sat, 15 Nov 2025 00:00:00 +0530</lastBuildDate><atom:link href="https://pranav083.github.io/tags/page-tables/index.xml" rel="self" type="application/rss+xml"/><item><title>Virtual Memory Analysis: Page Table Walker</title><link>https://pranav083.github.io/post/project/s3-page-table-walker/</link><pubDate>Sat, 15 Nov 2025 00:00:00 +0530</pubDate><guid>https://pranav083.github.io/post/project/s3-page-table-walker/</guid><description>
Course: CS 5204 - Advanced Operating Systems Project 2 | Semester: Fall 2025
Technical Focus: Virtual Memory Management, Page Table Structures, TLB Behavior
Problem Statement &amp;amp; Motivation Modern systems use multi-level page tables for virtual-to-physical (VA→PA) address translation. Understanding memory layout is critical for optimization and debugging. This project investigates: How do different allocation strategies produce distinct physical memory layouts, and what's the performance impact on TLB efficiency and cache behavior?</description></item></channel></rss>