2021-01-15T11:18:41.67700300255-11:18:41 **** Build of configuration Emulation-SW for project arrayb_block_partitioning ****
000-make -j8 incremental 
000-/opt/Xilinx/Vitis/2020.1/bin/v++ --target sw_emu --compile -I"../src" --config common-config.cfg --config matmul-matmul_naive-compile.cfg -o"matmul.build/matmul_naive.xo" "../src/matmul.cl"
000-Option Map File Used: '/opt/Xilinx/Vitis/2020.1/data/vitis/vpp/optMap.xml'
000-
000-****** v++ v2020.1 (64-bit)
000-  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
000-    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
000-
000-INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
000-	Reports: /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/reports/matmul_naive
000-	Log files: /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/logs/matmul_naive
000-INFO: [v++ 60-1657] Initializing dispatch client.
000-Running Dispatch Server on port:36865
000-INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_naive.xo.compile_summary, at Fri Jan 15 11:18:54 2021
000-INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan 15 11:18:54 2021
000-INFO: [v++ 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
000-INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
000-INFO: [v++ 60-585] Compiling for software emulation target
000-INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
000-INFO: [v++ 60-242] Creating kernel: 'matmul_naive'
000-INFO: [v++ 60-594] Finished kernel compilation
000-INFO: [v++ 60-586] Created matmul.build/matmul_naive.xo
000-INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
000-    vitis_analyzer /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_naive.xo.compile_summary 
000-INFO: [v++ 60-791] Total elapsed time: 0h 0m 21s
000-INFO: [v++ 60-1653] Closing dispatch client.
000-/opt/Xilinx/Vitis/2020.1/bin/v++ --target sw_emu --compile -I"../src" --config common-config.cfg --config matmul-matmul_partition-compile.cfg -o"matmul.build/matmul_partition.xo" "../src/matmul.cl"
000-Option Map File Used: '/opt/Xilinx/Vitis/2020.1/data/vitis/vpp/optMap.xml'
000-
000-****** v++ v2020.1 (64-bit)
000-  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
000-    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
000-
000-INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
000-	Reports: /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/reports/matmul_partition
000-	Log files: /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/logs/matmul_partition
000-INFO: [v++ 60-1657] Initializing dispatch client.
000-Running Dispatch Server on port:44682
000-INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition.xo.compile_summary, at Fri Jan 15 11:19:18 2021
000-INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan 15 11:19:18 2021
000-INFO: [v++ 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
000-INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
000-INFO: [v++ 60-585] Compiling for software emulation target
000-INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
000-INFO: [v++ 60-242] Creating kernel: 'matmul_partition'
000-INFO: [v++ 60-594] Finished kernel compilation
000-INFO: [v++ 60-586] Created matmul.build/matmul_partition.xo
000-INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
000-    vitis_analyzer /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition.xo.compile_summary 
000-INFO: [v++ 60-791] Total elapsed time: 0h 0m 22s
000-INFO: [v++ 60-1653] Closing dispatch client.
000-/opt/Xilinx/Vitis/2020.1/bin/v++ --target sw_emu --link --config common-config.cfg --config matmul-link.cfg -o"matmul.xclbin" matmul.build/matmul_naive.xo matmul.build/matmul_partition.xo
000-Option Map File Used: '/opt/Xilinx/Vitis/2020.1/data/vitis/vpp/optMap.xml'
000-
000-****** v++ v2020.1 (64-bit)
000-  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
000-    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
000-
000-INFO: [v++ 60-897] Reading --xp value from platform: param:compiler.lockFlowCritSlackThreshold=0
000-INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.routingContainmentAreaExpansion=true
000-INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1
000-INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:bitstream.enablePR=4123
000-INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:physynth.ultraRAMOptOutput=false
000-INFO: [v++ 60-897] Reading --xp value from platform: vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
000-INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
000-WARNING: [v++ 60-642] Invalid or deprecated parameter name: compiler.lockFlowCritSlackThreshold
000-INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
000-	Reports: /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/reports/link
000-	Log files: /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/logs/link
000-INFO: [v++ 60-1657] Initializing dispatch client.
000-Running Dispatch Server on port:46045
000-INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.xclbin.link_summary, at Fri Jan 15 11:19:43 2021
000-INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan 15 11:19:43 2021
000-INFO: [v++ 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
000-INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
000-INFO: [v++ 60-629] Linking for software emulation target
000-INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
000-INFO: [v++ 60-586] Created matmul.xclbin
000-INFO: [v++ 60-1307] Run completed. Additional information can be found in:
000-	Steps Log File: /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/logs/link/link.steps.log
000-
000-INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
000-    vitis_analyzer /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.xclbin.link_summary 
000-INFO: [v++ 60-791] Total elapsed time: 0h 0m 26s
000-INFO: [v++ 60-1653] Closing dispatch client.
000-g++ -std=c++0x -DVITIS_PLATFORM=xilinx_aws-vu9p-f1_shell-v04261818_201920_2 -D__USE_XOPEN2K8 -I/home/centos/workspace/arrayb_block_partitioning/libs/common/includes/xcl2 -I/opt/xilinx/xrt/include/ -I/opt/Xilinx/Vivado/2020.1/include/ -O0 -g -Wall -c -fmessage-length=0 -o "libs/common/includes/xcl2/xcl2.o" "../libs/common/includes/xcl2/xcl2.cpp"
000-g++ -std=c++0x -DVITIS_PLATFORM=xilinx_aws-vu9p-f1_shell-v04261818_201920_2 -D__USE_XOPEN2K8 -I/home/centos/workspace/arrayb_block_partitioning/libs/common/includes/xcl2 -I/opt/xilinx/xrt/include/ -I/opt/Xilinx/Vivado/2020.1/include/ -O0 -g -Wall -c -fmessage-length=0 -o "src/host.o" "../src/host.cpp"
000-g++ -o "arrayb_block_partitioning" libs/common/includes/xcl2/xcl2.o src/host.o -lxilinxopencl -lpthread -lrt -lstdc++ -lmpfr -lgmp -lhlsmc++-GCC46 -lIp_floating_point_v7_0_bitacc_cmodel -lIp_xfft_v9_1_bitacc_cmodel -lIp_fir_compiler_v7_2_bitacc_cmodel -lIp_dds_compiler_v6_0_bitacc_cmodel -L/opt/xilinx/xrt/lib/ -L/opt/Xilinx/Vivado/2020.1/lnx64/tools/fpo_v7_0 -L/opt/Xilinx/Vivado/2020.1/lnx64/lib/csim -L/opt/Xilinx/Vivado/2020.1/lnx64/tools/dds_v6_0 -L/opt/Xilinx/Vivado/2020.1/lnx64/tools/fir_v7_0 -L/opt/Xilinx/Vivado/2020.1/lnx64/tools/fft_v9_1 -Wl,-rpath-link,/opt/xilinx/xrt/lib -Wl,-rpath,/opt/Xilinx/Vivado/2020.1/lnx64/lib/csim -Wl,-rpath,/opt/Xilinx/Vivado/2020.1/lnx64/tools/fpo_v7_0 -Wl,-rpath,/opt/Xilinx/Vivado/2020.1/lnx64/tools/fft_v9_1 -Wl,-rpath,/opt/Xilinx/Vivado/2020.1/lnx64/tools/fir_v7_0 -Wl,-rpath,/opt/Xilinx/Vivado/2020.1/lnx64/tools/dds_v6_0
000/arrayb_block_partitioning/Emulation-SW0-1-1libgmp.so.11, needed by /opt/Xilinx/Vivado/2020.1/lnx64/tools/fft_v9_1/libIp_xfft_v9_1_bitacc_cmodel.so, may conflict with libgmp.so.71-/bin/ld: warning: libgmp.so.11, needed by /opt/Xilinx/Vivado/2020.1/lnx64/tools/fft_v9_1/libIp_xfft_v9_1_bitacc_cmodel.so, may conflict with libgmp.so.7
000-/opt/Xilinx/Vitis/2020.1/bin/v++ --package --config package.cfg matmul.xclbin
000-Option Map File Used: '/opt/Xilinx/Vitis/2020.1/data/vitis/vpp/optMap.xml'
000-
000-****** v++ v2020.1 (64-bit)
000-  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
000-    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
000-
000-INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
000-	Reports: /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/package.build/reports/package
000-	Log files: /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/package.build/logs/package
000-INFO: [v++ 60-1657] Initializing dispatch client.
000-Running Dispatch Server on port:37841
000-INFO: [v++ 60-1548] Creating build summary session with primary output ./v++.package_summary, at Fri Jan 15 11:20:14 2021
000-INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan 15 11:20:14 2021
000-INFO: [v++ 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
000-INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
000-INFO: [v++ 60-2256] Packaging for software emulation
000-INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
000-    vitis_analyzer ./v++.package_summary 
000-INFO: [v++ 60-791] Total elapsed time: 0h 0m 14s
000-INFO: [v++ 60-1653] Closing dispatch client.
000-/opt/Xilinx/Vitis/2020.1/bin/emconfigutil --od . --nd 1  --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
000-
000-****** configutil v2020.1 (64-bit)
000-  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
000-    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
000-
000-INFO: [ConfigUtil 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
000-INFO: [ConfigUtil 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
000-emulation configuration file `emconfig.json` is created in . directory 
00255-
11:20:26 Build Finished (took 1m:44s.633ms)

