|prod
m1 <= devider:inst18.clk2
c => devider:inst18.clk
m2 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
m3 <= shq[0].DB_MAX_OUTPUT_PORT_TYPE
m4 <= shq[1].DB_MAX_OUTPUT_PORT_TYPE
m5 <= shq[2].DB_MAX_OUTPUT_PORT_TYPE
m6 <= shq[3].DB_MAX_OUTPUT_PORT_TYPE
m7 <= shq[4].DB_MAX_OUTPUT_PORT_TYPE
m8 <= shq[5].DB_MAX_OUTPUT_PORT_TYPE
m9 <= shq[6].DB_MAX_OUTPUT_PORT_TYPE
m10 <= shq[7].DB_MAX_OUTPUT_PORT_TYPE
dec_1[0] <= Block1:inst_dec_1.ledrs[0]
dec_1[1] <= Block1:inst_dec_1.ledrs[1]
dec_1[2] <= Block1:inst_dec_1.ledrs[2]
dec_1[3] <= Block1:inst_dec_1.ledrs[3]
dec_1[4] <= Block1:inst_dec_1.ledrs[4]
dec_1[5] <= Block1:inst_dec_1.ledrs[5]
dec_1[6] <= Block1:inst_dec_1.ledrs[6]
dec_1[7] <= Block1:inst_dec_1.ledrs[7]
dec_2[0] <= Block1:inst_dec_2.ledrs[0]
dec_2[1] <= Block1:inst_dec_2.ledrs[1]
dec_2[2] <= Block1:inst_dec_2.ledrs[2]
dec_2[3] <= Block1:inst_dec_2.ledrs[3]
dec_2[4] <= Block1:inst_dec_2.ledrs[4]
dec_2[5] <= Block1:inst_dec_2.ledrs[5]
dec_2[6] <= Block1:inst_dec_2.ledrs[6]
dec_2[7] <= Block1:inst_dec_2.ledrs[7]
hex_1[0] <= Block1:inst7.ledrs[0]
hex_1[1] <= Block1:inst7.ledrs[1]
hex_1[2] <= Block1:inst7.ledrs[2]
hex_1[3] <= Block1:inst7.ledrs[3]
hex_1[4] <= Block1:inst7.ledrs[4]
hex_1[5] <= Block1:inst7.ledrs[5]
hex_1[6] <= Block1:inst7.ledrs[6]
hex_1[7] <= Block1:inst7.ledrs[7]
hex_2[0] <= Block1:inst8.ledrs[0]
hex_2[1] <= Block1:inst8.ledrs[1]
hex_2[2] <= Block1:inst8.ledrs[2]
hex_2[3] <= Block1:inst8.ledrs[3]
hex_2[4] <= Block1:inst8.ledrs[4]
hex_2[5] <= Block1:inst8.ledrs[5]
hex_2[6] <= Block1:inst8.ledrs[6]
hex_2[7] <= Block1:inst8.ledrs[7]


|prod|devider:inst18
clk2 <= timer_comp_s1:inst1.agb
clk => timer_counter_s:inst.clock
D3 => BUSMUX:inst3.sel


|prod|devider:inst18|timer_comp_s1:inst1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
agb <= lpm_compare:LPM_COMPARE_component.agb


|prod|devider:inst18|timer_comp_s1:inst1|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_22g:auto_generated.dataa[0]
dataa[1] => cmpr_22g:auto_generated.dataa[1]
dataa[2] => cmpr_22g:auto_generated.dataa[2]
dataa[3] => cmpr_22g:auto_generated.dataa[3]
dataa[4] => cmpr_22g:auto_generated.dataa[4]
dataa[5] => cmpr_22g:auto_generated.dataa[5]
dataa[6] => cmpr_22g:auto_generated.dataa[6]
dataa[7] => cmpr_22g:auto_generated.dataa[7]
dataa[8] => cmpr_22g:auto_generated.dataa[8]
dataa[9] => cmpr_22g:auto_generated.dataa[9]
dataa[10] => cmpr_22g:auto_generated.dataa[10]
dataa[11] => cmpr_22g:auto_generated.dataa[11]
dataa[12] => cmpr_22g:auto_generated.dataa[12]
dataa[13] => cmpr_22g:auto_generated.dataa[13]
dataa[14] => cmpr_22g:auto_generated.dataa[14]
dataa[15] => cmpr_22g:auto_generated.dataa[15]
dataa[16] => cmpr_22g:auto_generated.dataa[16]
dataa[17] => cmpr_22g:auto_generated.dataa[17]
dataa[18] => cmpr_22g:auto_generated.dataa[18]
dataa[19] => cmpr_22g:auto_generated.dataa[19]
dataa[20] => cmpr_22g:auto_generated.dataa[20]
dataa[21] => cmpr_22g:auto_generated.dataa[21]
dataa[22] => cmpr_22g:auto_generated.dataa[22]
dataa[23] => cmpr_22g:auto_generated.dataa[23]
dataa[24] => cmpr_22g:auto_generated.dataa[24]
dataa[25] => cmpr_22g:auto_generated.dataa[25]
dataa[26] => cmpr_22g:auto_generated.dataa[26]
dataa[27] => cmpr_22g:auto_generated.dataa[27]
dataa[28] => cmpr_22g:auto_generated.dataa[28]
dataa[29] => cmpr_22g:auto_generated.dataa[29]
datab[0] => cmpr_22g:auto_generated.datab[0]
datab[1] => cmpr_22g:auto_generated.datab[1]
datab[2] => cmpr_22g:auto_generated.datab[2]
datab[3] => cmpr_22g:auto_generated.datab[3]
datab[4] => cmpr_22g:auto_generated.datab[4]
datab[5] => cmpr_22g:auto_generated.datab[5]
datab[6] => cmpr_22g:auto_generated.datab[6]
datab[7] => cmpr_22g:auto_generated.datab[7]
datab[8] => cmpr_22g:auto_generated.datab[8]
datab[9] => cmpr_22g:auto_generated.datab[9]
datab[10] => cmpr_22g:auto_generated.datab[10]
datab[11] => cmpr_22g:auto_generated.datab[11]
datab[12] => cmpr_22g:auto_generated.datab[12]
datab[13] => cmpr_22g:auto_generated.datab[13]
datab[14] => cmpr_22g:auto_generated.datab[14]
datab[15] => cmpr_22g:auto_generated.datab[15]
datab[16] => cmpr_22g:auto_generated.datab[16]
datab[17] => cmpr_22g:auto_generated.datab[17]
datab[18] => cmpr_22g:auto_generated.datab[18]
datab[19] => cmpr_22g:auto_generated.datab[19]
datab[20] => cmpr_22g:auto_generated.datab[20]
datab[21] => cmpr_22g:auto_generated.datab[21]
datab[22] => cmpr_22g:auto_generated.datab[22]
datab[23] => cmpr_22g:auto_generated.datab[23]
datab[24] => cmpr_22g:auto_generated.datab[24]
datab[25] => cmpr_22g:auto_generated.datab[25]
datab[26] => cmpr_22g:auto_generated.datab[26]
datab[27] => cmpr_22g:auto_generated.datab[27]
datab[28] => cmpr_22g:auto_generated.datab[28]
datab[29] => cmpr_22g:auto_generated.datab[29]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_22g:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|prod|devider:inst18|timer_comp_s1:inst1|lpm_compare:LPM_COMPARE_component|cmpr_22g:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN60
dataa[1] => op_1.IN58
dataa[2] => op_1.IN56
dataa[3] => op_1.IN54
dataa[4] => op_1.IN52
dataa[5] => op_1.IN50
dataa[6] => op_1.IN48
dataa[7] => op_1.IN46
dataa[8] => op_1.IN44
dataa[9] => op_1.IN42
dataa[10] => op_1.IN40
dataa[11] => op_1.IN38
dataa[12] => op_1.IN36
dataa[13] => op_1.IN34
dataa[14] => op_1.IN32
dataa[15] => op_1.IN30
dataa[16] => op_1.IN28
dataa[17] => op_1.IN26
dataa[18] => op_1.IN24
dataa[19] => op_1.IN22
dataa[20] => op_1.IN20
dataa[21] => op_1.IN18
dataa[22] => op_1.IN16
dataa[23] => op_1.IN14
dataa[24] => op_1.IN12
dataa[25] => op_1.IN10
dataa[26] => op_1.IN8
dataa[27] => op_1.IN6
dataa[28] => op_1.IN4
dataa[29] => op_1.IN2
datab[0] => op_1.IN59
datab[1] => op_1.IN57
datab[2] => op_1.IN55
datab[3] => op_1.IN53
datab[4] => op_1.IN51
datab[5] => op_1.IN49
datab[6] => op_1.IN47
datab[7] => op_1.IN45
datab[8] => op_1.IN43
datab[9] => op_1.IN41
datab[10] => op_1.IN39
datab[11] => op_1.IN37
datab[12] => op_1.IN35
datab[13] => op_1.IN33
datab[14] => op_1.IN31
datab[15] => op_1.IN29
datab[16] => op_1.IN27
datab[17] => op_1.IN25
datab[18] => op_1.IN23
datab[19] => op_1.IN21
datab[20] => op_1.IN19
datab[21] => op_1.IN17
datab[22] => op_1.IN15
datab[23] => op_1.IN13
datab[24] => op_1.IN11
datab[25] => op_1.IN9
datab[26] => op_1.IN7
datab[27] => op_1.IN5
datab[28] => op_1.IN3
datab[29] => op_1.IN1


|prod|devider:inst18|timer_counter_s:inst
aclr => aclr.IN1
clock => clock.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q
q[11] <= lpm_counter:LPM_COUNTER_component.q
q[12] <= lpm_counter:LPM_COUNTER_component.q
q[13] <= lpm_counter:LPM_COUNTER_component.q
q[14] <= lpm_counter:LPM_COUNTER_component.q
q[15] <= lpm_counter:LPM_COUNTER_component.q
q[16] <= lpm_counter:LPM_COUNTER_component.q
q[17] <= lpm_counter:LPM_COUNTER_component.q
q[18] <= lpm_counter:LPM_COUNTER_component.q
q[19] <= lpm_counter:LPM_COUNTER_component.q
q[20] <= lpm_counter:LPM_COUNTER_component.q
q[21] <= lpm_counter:LPM_COUNTER_component.q
q[22] <= lpm_counter:LPM_COUNTER_component.q
q[23] <= lpm_counter:LPM_COUNTER_component.q
q[24] <= lpm_counter:LPM_COUNTER_component.q
q[25] <= lpm_counter:LPM_COUNTER_component.q
q[26] <= lpm_counter:LPM_COUNTER_component.q
q[27] <= lpm_counter:LPM_COUNTER_component.q
q[28] <= lpm_counter:LPM_COUNTER_component.q
q[29] <= lpm_counter:LPM_COUNTER_component.q


|prod|devider:inst18|timer_counter_s:inst|lpm_counter:LPM_COUNTER_component
clock => cntr_52i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_52i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_52i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_52i:auto_generated.q[0]
q[1] <= cntr_52i:auto_generated.q[1]
q[2] <= cntr_52i:auto_generated.q[2]
q[3] <= cntr_52i:auto_generated.q[3]
q[4] <= cntr_52i:auto_generated.q[4]
q[5] <= cntr_52i:auto_generated.q[5]
q[6] <= cntr_52i:auto_generated.q[6]
q[7] <= cntr_52i:auto_generated.q[7]
q[8] <= cntr_52i:auto_generated.q[8]
q[9] <= cntr_52i:auto_generated.q[9]
q[10] <= cntr_52i:auto_generated.q[10]
q[11] <= cntr_52i:auto_generated.q[11]
q[12] <= cntr_52i:auto_generated.q[12]
q[13] <= cntr_52i:auto_generated.q[13]
q[14] <= cntr_52i:auto_generated.q[14]
q[15] <= cntr_52i:auto_generated.q[15]
q[16] <= cntr_52i:auto_generated.q[16]
q[17] <= cntr_52i:auto_generated.q[17]
q[18] <= cntr_52i:auto_generated.q[18]
q[19] <= cntr_52i:auto_generated.q[19]
q[20] <= cntr_52i:auto_generated.q[20]
q[21] <= cntr_52i:auto_generated.q[21]
q[22] <= cntr_52i:auto_generated.q[22]
q[23] <= cntr_52i:auto_generated.q[23]
q[24] <= cntr_52i:auto_generated.q[24]
q[25] <= cntr_52i:auto_generated.q[25]
q[26] <= cntr_52i:auto_generated.q[26]
q[27] <= cntr_52i:auto_generated.q[27]
q[28] <= cntr_52i:auto_generated.q[28]
q[29] <= cntr_52i:auto_generated.q[29]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|prod|devider:inst18|timer_counter_s:inst|lpm_counter:LPM_COUNTER_component|cntr_52i:auto_generated
aclr => counter_reg_bit[29].IN0
clock => counter_reg_bit[29].CLK
clock => counter_reg_bit[28].CLK
clock => counter_reg_bit[27].CLK
clock => counter_reg_bit[26].CLK
clock => counter_reg_bit[25].CLK
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= counter_reg_bit[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= counter_reg_bit[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= counter_reg_bit[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= counter_reg_bit[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= counter_reg_bit[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= counter_reg_bit[29].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|prod|devider:inst18|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]


|prod|devider:inst18|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_f7c:auto_generated.data[0]
data[0][1] => mux_f7c:auto_generated.data[1]
data[0][2] => mux_f7c:auto_generated.data[2]
data[0][3] => mux_f7c:auto_generated.data[3]
data[0][4] => mux_f7c:auto_generated.data[4]
data[0][5] => mux_f7c:auto_generated.data[5]
data[0][6] => mux_f7c:auto_generated.data[6]
data[0][7] => mux_f7c:auto_generated.data[7]
data[0][8] => mux_f7c:auto_generated.data[8]
data[0][9] => mux_f7c:auto_generated.data[9]
data[0][10] => mux_f7c:auto_generated.data[10]
data[0][11] => mux_f7c:auto_generated.data[11]
data[0][12] => mux_f7c:auto_generated.data[12]
data[0][13] => mux_f7c:auto_generated.data[13]
data[0][14] => mux_f7c:auto_generated.data[14]
data[0][15] => mux_f7c:auto_generated.data[15]
data[0][16] => mux_f7c:auto_generated.data[16]
data[0][17] => mux_f7c:auto_generated.data[17]
data[0][18] => mux_f7c:auto_generated.data[18]
data[0][19] => mux_f7c:auto_generated.data[19]
data[0][20] => mux_f7c:auto_generated.data[20]
data[0][21] => mux_f7c:auto_generated.data[21]
data[0][22] => mux_f7c:auto_generated.data[22]
data[0][23] => mux_f7c:auto_generated.data[23]
data[0][24] => mux_f7c:auto_generated.data[24]
data[0][25] => mux_f7c:auto_generated.data[25]
data[0][26] => mux_f7c:auto_generated.data[26]
data[0][27] => mux_f7c:auto_generated.data[27]
data[0][28] => mux_f7c:auto_generated.data[28]
data[0][29] => mux_f7c:auto_generated.data[29]
data[1][0] => mux_f7c:auto_generated.data[30]
data[1][1] => mux_f7c:auto_generated.data[31]
data[1][2] => mux_f7c:auto_generated.data[32]
data[1][3] => mux_f7c:auto_generated.data[33]
data[1][4] => mux_f7c:auto_generated.data[34]
data[1][5] => mux_f7c:auto_generated.data[35]
data[1][6] => mux_f7c:auto_generated.data[36]
data[1][7] => mux_f7c:auto_generated.data[37]
data[1][8] => mux_f7c:auto_generated.data[38]
data[1][9] => mux_f7c:auto_generated.data[39]
data[1][10] => mux_f7c:auto_generated.data[40]
data[1][11] => mux_f7c:auto_generated.data[41]
data[1][12] => mux_f7c:auto_generated.data[42]
data[1][13] => mux_f7c:auto_generated.data[43]
data[1][14] => mux_f7c:auto_generated.data[44]
data[1][15] => mux_f7c:auto_generated.data[45]
data[1][16] => mux_f7c:auto_generated.data[46]
data[1][17] => mux_f7c:auto_generated.data[47]
data[1][18] => mux_f7c:auto_generated.data[48]
data[1][19] => mux_f7c:auto_generated.data[49]
data[1][20] => mux_f7c:auto_generated.data[50]
data[1][21] => mux_f7c:auto_generated.data[51]
data[1][22] => mux_f7c:auto_generated.data[52]
data[1][23] => mux_f7c:auto_generated.data[53]
data[1][24] => mux_f7c:auto_generated.data[54]
data[1][25] => mux_f7c:auto_generated.data[55]
data[1][26] => mux_f7c:auto_generated.data[56]
data[1][27] => mux_f7c:auto_generated.data[57]
data[1][28] => mux_f7c:auto_generated.data[58]
data[1][29] => mux_f7c:auto_generated.data[59]
sel[0] => mux_f7c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f7c:auto_generated.result[0]
result[1] <= mux_f7c:auto_generated.result[1]
result[2] <= mux_f7c:auto_generated.result[2]
result[3] <= mux_f7c:auto_generated.result[3]
result[4] <= mux_f7c:auto_generated.result[4]
result[5] <= mux_f7c:auto_generated.result[5]
result[6] <= mux_f7c:auto_generated.result[6]
result[7] <= mux_f7c:auto_generated.result[7]
result[8] <= mux_f7c:auto_generated.result[8]
result[9] <= mux_f7c:auto_generated.result[9]
result[10] <= mux_f7c:auto_generated.result[10]
result[11] <= mux_f7c:auto_generated.result[11]
result[12] <= mux_f7c:auto_generated.result[12]
result[13] <= mux_f7c:auto_generated.result[13]
result[14] <= mux_f7c:auto_generated.result[14]
result[15] <= mux_f7c:auto_generated.result[15]
result[16] <= mux_f7c:auto_generated.result[16]
result[17] <= mux_f7c:auto_generated.result[17]
result[18] <= mux_f7c:auto_generated.result[18]
result[19] <= mux_f7c:auto_generated.result[19]
result[20] <= mux_f7c:auto_generated.result[20]
result[21] <= mux_f7c:auto_generated.result[21]
result[22] <= mux_f7c:auto_generated.result[22]
result[23] <= mux_f7c:auto_generated.result[23]
result[24] <= mux_f7c:auto_generated.result[24]
result[25] <= mux_f7c:auto_generated.result[25]
result[26] <= mux_f7c:auto_generated.result[26]
result[27] <= mux_f7c:auto_generated.result[27]
result[28] <= mux_f7c:auto_generated.result[28]
result[29] <= mux_f7c:auto_generated.result[29]


|prod|devider:inst18|BUSMUX:inst3|lpm_mux:$00000|mux_f7c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[0].IN1
data[31] => result_node[1].IN1
data[32] => result_node[2].IN1
data[33] => result_node[3].IN1
data[34] => result_node[4].IN1
data[35] => result_node[5].IN1
data[36] => result_node[6].IN1
data[37] => result_node[7].IN1
data[38] => result_node[8].IN1
data[39] => result_node[9].IN1
data[40] => result_node[10].IN1
data[41] => result_node[11].IN1
data[42] => result_node[12].IN1
data[43] => result_node[13].IN1
data[44] => result_node[14].IN1
data[45] => result_node[15].IN1
data[46] => result_node[16].IN1
data[47] => result_node[17].IN1
data[48] => result_node[18].IN1
data[49] => result_node[19].IN1
data[50] => result_node[20].IN1
data[51] => result_node[21].IN1
data[52] => result_node[22].IN1
data[53] => result_node[23].IN1
data[54] => result_node[24].IN1
data[55] => result_node[25].IN1
data[56] => result_node[26].IN1
data[57] => result_node[27].IN1
data[58] => result_node[28].IN1
data[59] => result_node[29].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|prod|devider:inst18|constant_50m:inst4
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result
result[10] <= lpm_constant:LPM_CONSTANT_component.result
result[11] <= lpm_constant:LPM_CONSTANT_component.result
result[12] <= lpm_constant:LPM_CONSTANT_component.result
result[13] <= lpm_constant:LPM_CONSTANT_component.result
result[14] <= lpm_constant:LPM_CONSTANT_component.result
result[15] <= lpm_constant:LPM_CONSTANT_component.result
result[16] <= lpm_constant:LPM_CONSTANT_component.result
result[17] <= lpm_constant:LPM_CONSTANT_component.result
result[18] <= lpm_constant:LPM_CONSTANT_component.result
result[19] <= lpm_constant:LPM_CONSTANT_component.result
result[20] <= lpm_constant:LPM_CONSTANT_component.result
result[21] <= lpm_constant:LPM_CONSTANT_component.result
result[22] <= lpm_constant:LPM_CONSTANT_component.result
result[23] <= lpm_constant:LPM_CONSTANT_component.result
result[24] <= lpm_constant:LPM_CONSTANT_component.result
result[25] <= lpm_constant:LPM_CONSTANT_component.result
result[26] <= lpm_constant:LPM_CONSTANT_component.result
result[27] <= lpm_constant:LPM_CONSTANT_component.result
result[28] <= lpm_constant:LPM_CONSTANT_component.result
result[29] <= lpm_constant:LPM_CONSTANT_component.result


|prod|devider:inst18|constant_50m:inst4|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <VCC>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>


|prod|devider:inst18|constant_25m:inst5
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result
result[10] <= lpm_constant:LPM_CONSTANT_component.result
result[11] <= lpm_constant:LPM_CONSTANT_component.result
result[12] <= lpm_constant:LPM_CONSTANT_component.result
result[13] <= lpm_constant:LPM_CONSTANT_component.result
result[14] <= lpm_constant:LPM_CONSTANT_component.result
result[15] <= lpm_constant:LPM_CONSTANT_component.result
result[16] <= lpm_constant:LPM_CONSTANT_component.result
result[17] <= lpm_constant:LPM_CONSTANT_component.result
result[18] <= lpm_constant:LPM_CONSTANT_component.result
result[19] <= lpm_constant:LPM_CONSTANT_component.result
result[20] <= lpm_constant:LPM_CONSTANT_component.result
result[21] <= lpm_constant:LPM_CONSTANT_component.result
result[22] <= lpm_constant:LPM_CONSTANT_component.result
result[23] <= lpm_constant:LPM_CONSTANT_component.result
result[24] <= lpm_constant:LPM_CONSTANT_component.result
result[25] <= lpm_constant:LPM_CONSTANT_component.result
result[26] <= lpm_constant:LPM_CONSTANT_component.result
result[27] <= lpm_constant:LPM_CONSTANT_component.result
result[28] <= lpm_constant:LPM_CONSTANT_component.result
result[29] <= lpm_constant:LPM_CONSTANT_component.result


|prod|devider:inst18|constant_25m:inst5|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <GND>
result[16] <= <VCC>
result[17] <= <GND>
result[18] <= <VCC>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <VCC>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>


|prod|compare_timer:inst3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|prod|compare_timer:inst3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_u1g:auto_generated.dataa[0]
dataa[1] => cmpr_u1g:auto_generated.dataa[1]
dataa[2] => cmpr_u1g:auto_generated.dataa[2]
dataa[3] => cmpr_u1g:auto_generated.dataa[3]
dataa[4] => cmpr_u1g:auto_generated.dataa[4]
dataa[5] => cmpr_u1g:auto_generated.dataa[5]
dataa[6] => cmpr_u1g:auto_generated.dataa[6]
dataa[7] => cmpr_u1g:auto_generated.dataa[7]
dataa[8] => cmpr_u1g:auto_generated.dataa[8]
dataa[9] => cmpr_u1g:auto_generated.dataa[9]
datab[0] => cmpr_u1g:auto_generated.datab[0]
datab[1] => cmpr_u1g:auto_generated.datab[1]
datab[2] => cmpr_u1g:auto_generated.datab[2]
datab[3] => cmpr_u1g:auto_generated.datab[3]
datab[4] => cmpr_u1g:auto_generated.datab[4]
datab[5] => cmpr_u1g:auto_generated.datab[5]
datab[6] => cmpr_u1g:auto_generated.datab[6]
datab[7] => cmpr_u1g:auto_generated.datab[7]
datab[8] => cmpr_u1g:auto_generated.datab[8]
datab[9] => cmpr_u1g:auto_generated.datab[9]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_u1g:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|prod|compare_timer:inst3|lpm_compare:LPM_COMPARE_component|cmpr_u1g:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|prod|counter_timer:inst1
clock => clock.IN1
updown => updown.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q


|prod|counter_timer:inst1|lpm_counter:LPM_COUNTER_component
clock => cntr_osf:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => cntr_osf:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_osf:auto_generated.q[0]
q[1] <= cntr_osf:auto_generated.q[1]
q[2] <= cntr_osf:auto_generated.q[2]
q[3] <= cntr_osf:auto_generated.q[3]
q[4] <= cntr_osf:auto_generated.q[4]
q[5] <= cntr_osf:auto_generated.q[5]
q[6] <= cntr_osf:auto_generated.q[6]
q[7] <= cntr_osf:auto_generated.q[7]
q[8] <= cntr_osf:auto_generated.q[8]
q[9] <= cntr_osf:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|prod|counter_timer:inst1|lpm_counter:LPM_COUNTER_component|cntr_osf:auto_generated
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB


|prod|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]


|prod|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_d7c:auto_generated.data[0]
data[0][1] => mux_d7c:auto_generated.data[1]
data[0][2] => mux_d7c:auto_generated.data[2]
data[0][3] => mux_d7c:auto_generated.data[3]
data[0][4] => mux_d7c:auto_generated.data[4]
data[0][5] => mux_d7c:auto_generated.data[5]
data[0][6] => mux_d7c:auto_generated.data[6]
data[0][7] => mux_d7c:auto_generated.data[7]
data[0][8] => mux_d7c:auto_generated.data[8]
data[0][9] => mux_d7c:auto_generated.data[9]
data[1][0] => mux_d7c:auto_generated.data[10]
data[1][1] => mux_d7c:auto_generated.data[11]
data[1][2] => mux_d7c:auto_generated.data[12]
data[1][3] => mux_d7c:auto_generated.data[13]
data[1][4] => mux_d7c:auto_generated.data[14]
data[1][5] => mux_d7c:auto_generated.data[15]
data[1][6] => mux_d7c:auto_generated.data[16]
data[1][7] => mux_d7c:auto_generated.data[17]
data[1][8] => mux_d7c:auto_generated.data[18]
data[1][9] => mux_d7c:auto_generated.data[19]
sel[0] => mux_d7c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d7c:auto_generated.result[0]
result[1] <= mux_d7c:auto_generated.result[1]
result[2] <= mux_d7c:auto_generated.result[2]
result[3] <= mux_d7c:auto_generated.result[3]
result[4] <= mux_d7c:auto_generated.result[4]
result[5] <= mux_d7c:auto_generated.result[5]
result[6] <= mux_d7c:auto_generated.result[6]
result[7] <= mux_d7c:auto_generated.result[7]
result[8] <= mux_d7c:auto_generated.result[8]
result[9] <= mux_d7c:auto_generated.result[9]


|prod|BUSMUX:inst4|lpm_mux:$00000|mux_d7c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[0].IN1
data[11] => result_node[1].IN1
data[12] => result_node[2].IN1
data[13] => result_node[3].IN1
data[14] => result_node[4].IN1
data[15] => result_node[5].IN1
data[16] => result_node[6].IN1
data[17] => result_node[7].IN1
data[18] => result_node[8].IN1
data[19] => result_node[9].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|prod|target_value:inst6
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result


|prod|target_value:inst6|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|prod|zero:inst5
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result


|prod|zero:inst5|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>


|prod|shift_reg:inst17
clock => clock.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[1] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[2] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[3] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[4] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[5] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[6] <= lpm_shiftreg:LPM_SHIFTREG_component.q
q[7] <= lpm_shiftreg:LPM_SHIFTREG_component.q


|prod|shift_reg:inst17|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|prod|Block1:inst_dec_1
ledrs[0] <= mux_my:inst.result[0]
ledrs[1] <= mux_my:inst.result[1]
ledrs[2] <= mux_my:inst.result[2]
ledrs[3] <= mux_my:inst.result[3]
ledrs[4] <= mux_my:inst.result[4]
ledrs[5] <= mux_my:inst.result[5]
ledrs[6] <= mux_my:inst.result[6]
ledrs[7] <= mux_my:inst.result[7]
ch[0] => mux_my:inst.sel[0]
ch[1] => mux_my:inst.sel[1]
ch[2] => mux_my:inst.sel[2]
ch[3] => mux_my:inst.sel[3]


|prod|Block1:inst_dec_1|mux_my:inst
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data10x[0] => sub_wire1[80].IN1
data10x[1] => sub_wire1[81].IN1
data10x[2] => sub_wire1[82].IN1
data10x[3] => sub_wire1[83].IN1
data10x[4] => sub_wire1[84].IN1
data10x[5] => sub_wire1[85].IN1
data10x[6] => sub_wire1[86].IN1
data10x[7] => sub_wire1[87].IN1
data11x[0] => sub_wire1[88].IN1
data11x[1] => sub_wire1[89].IN1
data11x[2] => sub_wire1[90].IN1
data11x[3] => sub_wire1[91].IN1
data11x[4] => sub_wire1[92].IN1
data11x[5] => sub_wire1[93].IN1
data11x[6] => sub_wire1[94].IN1
data11x[7] => sub_wire1[95].IN1
data12x[0] => sub_wire1[96].IN1
data12x[1] => sub_wire1[97].IN1
data12x[2] => sub_wire1[98].IN1
data12x[3] => sub_wire1[99].IN1
data12x[4] => sub_wire1[100].IN1
data12x[5] => sub_wire1[101].IN1
data12x[6] => sub_wire1[102].IN1
data12x[7] => sub_wire1[103].IN1
data13x[0] => sub_wire1[104].IN1
data13x[1] => sub_wire1[105].IN1
data13x[2] => sub_wire1[106].IN1
data13x[3] => sub_wire1[107].IN1
data13x[4] => sub_wire1[108].IN1
data13x[5] => sub_wire1[109].IN1
data13x[6] => sub_wire1[110].IN1
data13x[7] => sub_wire1[111].IN1
data14x[0] => sub_wire1[112].IN1
data14x[1] => sub_wire1[113].IN1
data14x[2] => sub_wire1[114].IN1
data14x[3] => sub_wire1[115].IN1
data14x[4] => sub_wire1[116].IN1
data14x[5] => sub_wire1[117].IN1
data14x[6] => sub_wire1[118].IN1
data14x[7] => sub_wire1[119].IN1
data15x[0] => sub_wire1[120].IN1
data15x[1] => sub_wire1[121].IN1
data15x[2] => sub_wire1[122].IN1
data15x[3] => sub_wire1[123].IN1
data15x[4] => sub_wire1[124].IN1
data15x[5] => sub_wire1[125].IN1
data15x[6] => sub_wire1[126].IN1
data15x[7] => sub_wire1[127].IN1
data1x[0] => sub_wire1[8].IN1
data1x[1] => sub_wire1[9].IN1
data1x[2] => sub_wire1[10].IN1
data1x[3] => sub_wire1[11].IN1
data1x[4] => sub_wire1[12].IN1
data1x[5] => sub_wire1[13].IN1
data1x[6] => sub_wire1[14].IN1
data1x[7] => sub_wire1[15].IN1
data2x[0] => sub_wire1[16].IN1
data2x[1] => sub_wire1[17].IN1
data2x[2] => sub_wire1[18].IN1
data2x[3] => sub_wire1[19].IN1
data2x[4] => sub_wire1[20].IN1
data2x[5] => sub_wire1[21].IN1
data2x[6] => sub_wire1[22].IN1
data2x[7] => sub_wire1[23].IN1
data3x[0] => sub_wire1[24].IN1
data3x[1] => sub_wire1[25].IN1
data3x[2] => sub_wire1[26].IN1
data3x[3] => sub_wire1[27].IN1
data3x[4] => sub_wire1[28].IN1
data3x[5] => sub_wire1[29].IN1
data3x[6] => sub_wire1[30].IN1
data3x[7] => sub_wire1[31].IN1
data4x[0] => sub_wire1[32].IN1
data4x[1] => sub_wire1[33].IN1
data4x[2] => sub_wire1[34].IN1
data4x[3] => sub_wire1[35].IN1
data4x[4] => sub_wire1[36].IN1
data4x[5] => sub_wire1[37].IN1
data4x[6] => sub_wire1[38].IN1
data4x[7] => sub_wire1[39].IN1
data5x[0] => sub_wire1[40].IN1
data5x[1] => sub_wire1[41].IN1
data5x[2] => sub_wire1[42].IN1
data5x[3] => sub_wire1[43].IN1
data5x[4] => sub_wire1[44].IN1
data5x[5] => sub_wire1[45].IN1
data5x[6] => sub_wire1[46].IN1
data5x[7] => sub_wire1[47].IN1
data6x[0] => sub_wire1[48].IN1
data6x[1] => sub_wire1[49].IN1
data6x[2] => sub_wire1[50].IN1
data6x[3] => sub_wire1[51].IN1
data6x[4] => sub_wire1[52].IN1
data6x[5] => sub_wire1[53].IN1
data6x[6] => sub_wire1[54].IN1
data6x[7] => sub_wire1[55].IN1
data7x[0] => sub_wire1[56].IN1
data7x[1] => sub_wire1[57].IN1
data7x[2] => sub_wire1[58].IN1
data7x[3] => sub_wire1[59].IN1
data7x[4] => sub_wire1[60].IN1
data7x[5] => sub_wire1[61].IN1
data7x[6] => sub_wire1[62].IN1
data7x[7] => sub_wire1[63].IN1
data8x[0] => sub_wire1[64].IN1
data8x[1] => sub_wire1[65].IN1
data8x[2] => sub_wire1[66].IN1
data8x[3] => sub_wire1[67].IN1
data8x[4] => sub_wire1[68].IN1
data8x[5] => sub_wire1[69].IN1
data8x[6] => sub_wire1[70].IN1
data8x[7] => sub_wire1[71].IN1
data9x[0] => sub_wire1[72].IN1
data9x[1] => sub_wire1[73].IN1
data9x[2] => sub_wire1[74].IN1
data9x[3] => sub_wire1[75].IN1
data9x[4] => sub_wire1[76].IN1
data9x[5] => sub_wire1[77].IN1
data9x[6] => sub_wire1[78].IN1
data9x[7] => sub_wire1[79].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|prod|Block1:inst_dec_1|mux_my:inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_s7c:auto_generated.data[0]
data[0][1] => mux_s7c:auto_generated.data[1]
data[0][2] => mux_s7c:auto_generated.data[2]
data[0][3] => mux_s7c:auto_generated.data[3]
data[0][4] => mux_s7c:auto_generated.data[4]
data[0][5] => mux_s7c:auto_generated.data[5]
data[0][6] => mux_s7c:auto_generated.data[6]
data[0][7] => mux_s7c:auto_generated.data[7]
data[1][0] => mux_s7c:auto_generated.data[8]
data[1][1] => mux_s7c:auto_generated.data[9]
data[1][2] => mux_s7c:auto_generated.data[10]
data[1][3] => mux_s7c:auto_generated.data[11]
data[1][4] => mux_s7c:auto_generated.data[12]
data[1][5] => mux_s7c:auto_generated.data[13]
data[1][6] => mux_s7c:auto_generated.data[14]
data[1][7] => mux_s7c:auto_generated.data[15]
data[2][0] => mux_s7c:auto_generated.data[16]
data[2][1] => mux_s7c:auto_generated.data[17]
data[2][2] => mux_s7c:auto_generated.data[18]
data[2][3] => mux_s7c:auto_generated.data[19]
data[2][4] => mux_s7c:auto_generated.data[20]
data[2][5] => mux_s7c:auto_generated.data[21]
data[2][6] => mux_s7c:auto_generated.data[22]
data[2][7] => mux_s7c:auto_generated.data[23]
data[3][0] => mux_s7c:auto_generated.data[24]
data[3][1] => mux_s7c:auto_generated.data[25]
data[3][2] => mux_s7c:auto_generated.data[26]
data[3][3] => mux_s7c:auto_generated.data[27]
data[3][4] => mux_s7c:auto_generated.data[28]
data[3][5] => mux_s7c:auto_generated.data[29]
data[3][6] => mux_s7c:auto_generated.data[30]
data[3][7] => mux_s7c:auto_generated.data[31]
data[4][0] => mux_s7c:auto_generated.data[32]
data[4][1] => mux_s7c:auto_generated.data[33]
data[4][2] => mux_s7c:auto_generated.data[34]
data[4][3] => mux_s7c:auto_generated.data[35]
data[4][4] => mux_s7c:auto_generated.data[36]
data[4][5] => mux_s7c:auto_generated.data[37]
data[4][6] => mux_s7c:auto_generated.data[38]
data[4][7] => mux_s7c:auto_generated.data[39]
data[5][0] => mux_s7c:auto_generated.data[40]
data[5][1] => mux_s7c:auto_generated.data[41]
data[5][2] => mux_s7c:auto_generated.data[42]
data[5][3] => mux_s7c:auto_generated.data[43]
data[5][4] => mux_s7c:auto_generated.data[44]
data[5][5] => mux_s7c:auto_generated.data[45]
data[5][6] => mux_s7c:auto_generated.data[46]
data[5][7] => mux_s7c:auto_generated.data[47]
data[6][0] => mux_s7c:auto_generated.data[48]
data[6][1] => mux_s7c:auto_generated.data[49]
data[6][2] => mux_s7c:auto_generated.data[50]
data[6][3] => mux_s7c:auto_generated.data[51]
data[6][4] => mux_s7c:auto_generated.data[52]
data[6][5] => mux_s7c:auto_generated.data[53]
data[6][6] => mux_s7c:auto_generated.data[54]
data[6][7] => mux_s7c:auto_generated.data[55]
data[7][0] => mux_s7c:auto_generated.data[56]
data[7][1] => mux_s7c:auto_generated.data[57]
data[7][2] => mux_s7c:auto_generated.data[58]
data[7][3] => mux_s7c:auto_generated.data[59]
data[7][4] => mux_s7c:auto_generated.data[60]
data[7][5] => mux_s7c:auto_generated.data[61]
data[7][6] => mux_s7c:auto_generated.data[62]
data[7][7] => mux_s7c:auto_generated.data[63]
data[8][0] => mux_s7c:auto_generated.data[64]
data[8][1] => mux_s7c:auto_generated.data[65]
data[8][2] => mux_s7c:auto_generated.data[66]
data[8][3] => mux_s7c:auto_generated.data[67]
data[8][4] => mux_s7c:auto_generated.data[68]
data[8][5] => mux_s7c:auto_generated.data[69]
data[8][6] => mux_s7c:auto_generated.data[70]
data[8][7] => mux_s7c:auto_generated.data[71]
data[9][0] => mux_s7c:auto_generated.data[72]
data[9][1] => mux_s7c:auto_generated.data[73]
data[9][2] => mux_s7c:auto_generated.data[74]
data[9][3] => mux_s7c:auto_generated.data[75]
data[9][4] => mux_s7c:auto_generated.data[76]
data[9][5] => mux_s7c:auto_generated.data[77]
data[9][6] => mux_s7c:auto_generated.data[78]
data[9][7] => mux_s7c:auto_generated.data[79]
data[10][0] => mux_s7c:auto_generated.data[80]
data[10][1] => mux_s7c:auto_generated.data[81]
data[10][2] => mux_s7c:auto_generated.data[82]
data[10][3] => mux_s7c:auto_generated.data[83]
data[10][4] => mux_s7c:auto_generated.data[84]
data[10][5] => mux_s7c:auto_generated.data[85]
data[10][6] => mux_s7c:auto_generated.data[86]
data[10][7] => mux_s7c:auto_generated.data[87]
data[11][0] => mux_s7c:auto_generated.data[88]
data[11][1] => mux_s7c:auto_generated.data[89]
data[11][2] => mux_s7c:auto_generated.data[90]
data[11][3] => mux_s7c:auto_generated.data[91]
data[11][4] => mux_s7c:auto_generated.data[92]
data[11][5] => mux_s7c:auto_generated.data[93]
data[11][6] => mux_s7c:auto_generated.data[94]
data[11][7] => mux_s7c:auto_generated.data[95]
data[12][0] => mux_s7c:auto_generated.data[96]
data[12][1] => mux_s7c:auto_generated.data[97]
data[12][2] => mux_s7c:auto_generated.data[98]
data[12][3] => mux_s7c:auto_generated.data[99]
data[12][4] => mux_s7c:auto_generated.data[100]
data[12][5] => mux_s7c:auto_generated.data[101]
data[12][6] => mux_s7c:auto_generated.data[102]
data[12][7] => mux_s7c:auto_generated.data[103]
data[13][0] => mux_s7c:auto_generated.data[104]
data[13][1] => mux_s7c:auto_generated.data[105]
data[13][2] => mux_s7c:auto_generated.data[106]
data[13][3] => mux_s7c:auto_generated.data[107]
data[13][4] => mux_s7c:auto_generated.data[108]
data[13][5] => mux_s7c:auto_generated.data[109]
data[13][6] => mux_s7c:auto_generated.data[110]
data[13][7] => mux_s7c:auto_generated.data[111]
data[14][0] => mux_s7c:auto_generated.data[112]
data[14][1] => mux_s7c:auto_generated.data[113]
data[14][2] => mux_s7c:auto_generated.data[114]
data[14][3] => mux_s7c:auto_generated.data[115]
data[14][4] => mux_s7c:auto_generated.data[116]
data[14][5] => mux_s7c:auto_generated.data[117]
data[14][6] => mux_s7c:auto_generated.data[118]
data[14][7] => mux_s7c:auto_generated.data[119]
data[15][0] => mux_s7c:auto_generated.data[120]
data[15][1] => mux_s7c:auto_generated.data[121]
data[15][2] => mux_s7c:auto_generated.data[122]
data[15][3] => mux_s7c:auto_generated.data[123]
data[15][4] => mux_s7c:auto_generated.data[124]
data[15][5] => mux_s7c:auto_generated.data[125]
data[15][6] => mux_s7c:auto_generated.data[126]
data[15][7] => mux_s7c:auto_generated.data[127]
sel[0] => mux_s7c:auto_generated.sel[0]
sel[1] => mux_s7c:auto_generated.sel[1]
sel[2] => mux_s7c:auto_generated.sel[2]
sel[3] => mux_s7c:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_s7c:auto_generated.result[0]
result[1] <= mux_s7c:auto_generated.result[1]
result[2] <= mux_s7c:auto_generated.result[2]
result[3] <= mux_s7c:auto_generated.result[3]
result[4] <= mux_s7c:auto_generated.result[4]
result[5] <= mux_s7c:auto_generated.result[5]
result[6] <= mux_s7c:auto_generated.result[6]
result[7] <= mux_s7c:auto_generated.result[7]


|prod|Block1:inst_dec_1|mux_my:inst|lpm_mux:LPM_MUX_component|mux_s7c:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|prod|Block1:inst_dec_1|lpm_constant:inst2
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst12
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst13
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst14
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst15
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst16
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst17
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst3
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst4
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst5
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst6
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst7
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst8
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst9
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst10
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_1|lpm_constant:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|devide_t:inst_devider_qr
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain


|prod|devide_t:inst_devider_qr|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_12s:auto_generated.numer[0]
numer[1] => lpm_divide_12s:auto_generated.numer[1]
numer[2] => lpm_divide_12s:auto_generated.numer[2]
numer[3] => lpm_divide_12s:auto_generated.numer[3]
numer[4] => lpm_divide_12s:auto_generated.numer[4]
numer[5] => lpm_divide_12s:auto_generated.numer[5]
numer[6] => lpm_divide_12s:auto_generated.numer[6]
numer[7] => lpm_divide_12s:auto_generated.numer[7]
numer[8] => lpm_divide_12s:auto_generated.numer[8]
numer[9] => lpm_divide_12s:auto_generated.numer[9]
denom[0] => lpm_divide_12s:auto_generated.denom[0]
denom[1] => lpm_divide_12s:auto_generated.denom[1]
denom[2] => lpm_divide_12s:auto_generated.denom[2]
denom[3] => lpm_divide_12s:auto_generated.denom[3]
denom[4] => lpm_divide_12s:auto_generated.denom[4]
denom[5] => lpm_divide_12s:auto_generated.denom[5]
denom[6] => lpm_divide_12s:auto_generated.denom[6]
denom[7] => lpm_divide_12s:auto_generated.denom[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_12s:auto_generated.quotient[0]
quotient[1] <= lpm_divide_12s:auto_generated.quotient[1]
quotient[2] <= lpm_divide_12s:auto_generated.quotient[2]
quotient[3] <= lpm_divide_12s:auto_generated.quotient[3]
quotient[4] <= lpm_divide_12s:auto_generated.quotient[4]
quotient[5] <= lpm_divide_12s:auto_generated.quotient[5]
quotient[6] <= lpm_divide_12s:auto_generated.quotient[6]
quotient[7] <= lpm_divide_12s:auto_generated.quotient[7]
quotient[8] <= lpm_divide_12s:auto_generated.quotient[8]
quotient[9] <= lpm_divide_12s:auto_generated.quotient[9]
remain[0] <= lpm_divide_12s:auto_generated.remain[0]
remain[1] <= lpm_divide_12s:auto_generated.remain[1]
remain[2] <= lpm_divide_12s:auto_generated.remain[2]
remain[3] <= lpm_divide_12s:auto_generated.remain[3]
remain[4] <= lpm_divide_12s:auto_generated.remain[4]
remain[5] <= lpm_divide_12s:auto_generated.remain[5]
remain[6] <= lpm_divide_12s:auto_generated.remain[6]
remain[7] <= lpm_divide_12s:auto_generated.remain[7]


|prod|devide_t:inst_devider_qr|lpm_divide:LPM_DIVIDE_component|lpm_divide_12s:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_olh:divider.denominator[0]
denom[1] => sign_div_unsign_olh:divider.denominator[1]
denom[2] => sign_div_unsign_olh:divider.denominator[2]
denom[3] => sign_div_unsign_olh:divider.denominator[3]
denom[4] => sign_div_unsign_olh:divider.denominator[4]
denom[5] => sign_div_unsign_olh:divider.denominator[5]
denom[6] => sign_div_unsign_olh:divider.denominator[6]
denom[7] => sign_div_unsign_olh:divider.denominator[7]
numer[0] => sign_div_unsign_olh:divider.numerator[0]
numer[1] => sign_div_unsign_olh:divider.numerator[1]
numer[2] => sign_div_unsign_olh:divider.numerator[2]
numer[3] => sign_div_unsign_olh:divider.numerator[3]
numer[4] => sign_div_unsign_olh:divider.numerator[4]
numer[5] => sign_div_unsign_olh:divider.numerator[5]
numer[6] => sign_div_unsign_olh:divider.numerator[6]
numer[7] => sign_div_unsign_olh:divider.numerator[7]
numer[8] => sign_div_unsign_olh:divider.numerator[8]
numer[9] => sign_div_unsign_olh:divider.numerator[9]
quotient[0] <= sign_div_unsign_olh:divider.quotient[0]
quotient[1] <= sign_div_unsign_olh:divider.quotient[1]
quotient[2] <= sign_div_unsign_olh:divider.quotient[2]
quotient[3] <= sign_div_unsign_olh:divider.quotient[3]
quotient[4] <= sign_div_unsign_olh:divider.quotient[4]
quotient[5] <= sign_div_unsign_olh:divider.quotient[5]
quotient[6] <= sign_div_unsign_olh:divider.quotient[6]
quotient[7] <= sign_div_unsign_olh:divider.quotient[7]
quotient[8] <= sign_div_unsign_olh:divider.quotient[8]
quotient[9] <= sign_div_unsign_olh:divider.quotient[9]
remain[0] <= sign_div_unsign_olh:divider.remainder[0]
remain[1] <= sign_div_unsign_olh:divider.remainder[1]
remain[2] <= sign_div_unsign_olh:divider.remainder[2]
remain[3] <= sign_div_unsign_olh:divider.remainder[3]
remain[4] <= sign_div_unsign_olh:divider.remainder[4]
remain[5] <= sign_div_unsign_olh:divider.remainder[5]
remain[6] <= sign_div_unsign_olh:divider.remainder[6]
remain[7] <= sign_div_unsign_olh:divider.remainder[7]


|prod|devide_t:inst_devider_qr|lpm_divide:LPM_DIVIDE_component|lpm_divide_12s:auto_generated|sign_div_unsign_olh:divider
denominator[0] => alt_u_div_qhe:divider.denominator[0]
denominator[1] => alt_u_div_qhe:divider.denominator[1]
denominator[2] => alt_u_div_qhe:divider.denominator[2]
denominator[3] => alt_u_div_qhe:divider.denominator[3]
denominator[4] => alt_u_div_qhe:divider.denominator[4]
denominator[5] => alt_u_div_qhe:divider.denominator[5]
denominator[6] => alt_u_div_qhe:divider.denominator[6]
denominator[7] => alt_u_div_qhe:divider.denominator[7]
numerator[0] => alt_u_div_qhe:divider.numerator[0]
numerator[1] => alt_u_div_qhe:divider.numerator[1]
numerator[2] => alt_u_div_qhe:divider.numerator[2]
numerator[3] => alt_u_div_qhe:divider.numerator[3]
numerator[4] => alt_u_div_qhe:divider.numerator[4]
numerator[5] => alt_u_div_qhe:divider.numerator[5]
numerator[6] => alt_u_div_qhe:divider.numerator[6]
numerator[7] => alt_u_div_qhe:divider.numerator[7]
numerator[8] => alt_u_div_qhe:divider.numerator[8]
numerator[9] => alt_u_div_qhe:divider.numerator[9]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE


|prod|devide_t:inst_devider_qr|lpm_divide:LPM_DIVIDE_component|lpm_divide_12s:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider
denominator[0] => add_sub_t3c:add_sub_0.datab[0]
denominator[0] => add_sub_u3c:add_sub_1.datab[0]
denominator[0] => op_1.IN8
denominator[0] => op_2.IN10
denominator[0] => op_3.IN12
denominator[0] => op_4.IN14
denominator[0] => op_5.IN16
denominator[0] => op_6.IN18
denominator[0] => op_7.IN20
denominator[0] => op_8.IN20
denominator[1] => sel[0].IN1
denominator[1] => add_sub_u3c:add_sub_1.datab[1]
denominator[1] => sel[8].IN1
denominator[1] => sel[16].IN1
denominator[1] => op_1.IN6
denominator[1] => sel[24].IN1
denominator[1] => op_2.IN8
denominator[1] => sel[32].IN1
denominator[1] => op_3.IN10
denominator[1] => sel[40].IN1
denominator[1] => op_4.IN12
denominator[1] => sel[48].IN1
denominator[1] => op_5.IN14
denominator[1] => sel[56].IN1
denominator[1] => op_6.IN16
denominator[1] => sel[64].IN1
denominator[1] => op_7.IN18
denominator[1] => sel[72].IN1
denominator[1] => op_8.IN18
denominator[1] => sel[80].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[9].IN1
denominator[2] => sel[17].IN1
denominator[2] => op_1.IN4
denominator[2] => sel[25].IN1
denominator[2] => op_2.IN6
denominator[2] => sel[33].IN1
denominator[2] => op_3.IN8
denominator[2] => sel[41].IN1
denominator[2] => op_4.IN10
denominator[2] => sel[49].IN1
denominator[2] => op_5.IN12
denominator[2] => sel[57].IN1
denominator[2] => op_6.IN14
denominator[2] => sel[65].IN1
denominator[2] => op_7.IN16
denominator[2] => sel[73].IN1
denominator[2] => op_8.IN16
denominator[2] => sel[81].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[18].IN1
denominator[3] => sel[26].IN1
denominator[3] => op_2.IN4
denominator[3] => sel[34].IN1
denominator[3] => op_3.IN6
denominator[3] => sel[42].IN1
denominator[3] => op_4.IN8
denominator[3] => sel[50].IN1
denominator[3] => op_5.IN10
denominator[3] => sel[58].IN1
denominator[3] => op_6.IN12
denominator[3] => sel[66].IN1
denominator[3] => op_7.IN14
denominator[3] => sel[74].IN1
denominator[3] => op_8.IN14
denominator[3] => sel[82].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[11].IN1
denominator[4] => sel[19].IN1
denominator[4] => sel[27].IN1
denominator[4] => sel[35].IN1
denominator[4] => op_3.IN4
denominator[4] => sel[43].IN1
denominator[4] => op_4.IN6
denominator[4] => sel[51].IN1
denominator[4] => op_5.IN8
denominator[4] => sel[59].IN1
denominator[4] => op_6.IN10
denominator[4] => sel[67].IN1
denominator[4] => op_7.IN12
denominator[4] => sel[75].IN1
denominator[4] => op_8.IN12
denominator[4] => sel[83].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[12].IN1
denominator[5] => sel[20].IN1
denominator[5] => sel[28].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[44].IN1
denominator[5] => op_4.IN4
denominator[5] => sel[52].IN1
denominator[5] => op_5.IN6
denominator[5] => sel[60].IN1
denominator[5] => op_6.IN8
denominator[5] => sel[68].IN1
denominator[5] => op_7.IN10
denominator[5] => sel[76].IN1
denominator[5] => op_8.IN10
denominator[5] => sel[84].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[13].IN1
denominator[6] => sel[21].IN1
denominator[6] => sel[29].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[45].IN1
denominator[6] => sel[53].IN1
denominator[6] => op_5.IN4
denominator[6] => sel[61].IN1
denominator[6] => op_6.IN6
denominator[6] => sel[69].IN1
denominator[6] => op_7.IN8
denominator[6] => sel[77].IN1
denominator[6] => op_8.IN8
denominator[6] => sel[85].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[14].IN1
denominator[7] => sel[22].IN1
denominator[7] => sel[30].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[46].IN1
denominator[7] => sel[54].IN1
denominator[7] => sel[62].IN1
denominator[7] => op_6.IN4
denominator[7] => sel[70].IN1
denominator[7] => op_7.IN6
denominator[7] => sel[78].IN1
denominator[7] => op_8.IN6
denominator[7] => sel[86].IN1
numerator[0] => StageOut[81].IN0
numerator[0] => op_8.IN19
numerator[1] => StageOut[72].IN0
numerator[1] => op_7.IN19
numerator[2] => StageOut[63].IN0
numerator[2] => op_6.IN17
numerator[3] => StageOut[54].IN0
numerator[3] => op_5.IN15
numerator[4] => StageOut[45].IN0
numerator[4] => op_4.IN13
numerator[5] => StageOut[36].IN0
numerator[5] => op_3.IN11
numerator[6] => StageOut[27].IN0
numerator[6] => op_2.IN9
numerator[7] => StageOut[18].IN0
numerator[7] => op_1.IN7
numerator[8] => add_sub_u3c:add_sub_1.dataa[0]
numerator[8] => StageOut[9].IN0
numerator[9] => add_sub_t3c:add_sub_0.dataa[0]
numerator[9] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[81].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[82].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[83].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[84].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[85].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[86].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[87].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[88].DB_MAX_OUTPUT_PORT_TYPE


|prod|devide_t:inst_devider_qr|lpm_divide:LPM_DIVIDE_component|lpm_divide_12s:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_t3c:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|prod|devide_t:inst_devider_qr|lpm_divide:LPM_DIVIDE_component|lpm_divide_12s:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_u3c:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|prod|delay_x:inst9
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|prod|delay_x:inst9|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|prod|devide_t:inst15
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain


|prod|devide_t:inst15|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_12s:auto_generated.numer[0]
numer[1] => lpm_divide_12s:auto_generated.numer[1]
numer[2] => lpm_divide_12s:auto_generated.numer[2]
numer[3] => lpm_divide_12s:auto_generated.numer[3]
numer[4] => lpm_divide_12s:auto_generated.numer[4]
numer[5] => lpm_divide_12s:auto_generated.numer[5]
numer[6] => lpm_divide_12s:auto_generated.numer[6]
numer[7] => lpm_divide_12s:auto_generated.numer[7]
numer[8] => lpm_divide_12s:auto_generated.numer[8]
numer[9] => lpm_divide_12s:auto_generated.numer[9]
denom[0] => lpm_divide_12s:auto_generated.denom[0]
denom[1] => lpm_divide_12s:auto_generated.denom[1]
denom[2] => lpm_divide_12s:auto_generated.denom[2]
denom[3] => lpm_divide_12s:auto_generated.denom[3]
denom[4] => lpm_divide_12s:auto_generated.denom[4]
denom[5] => lpm_divide_12s:auto_generated.denom[5]
denom[6] => lpm_divide_12s:auto_generated.denom[6]
denom[7] => lpm_divide_12s:auto_generated.denom[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_12s:auto_generated.quotient[0]
quotient[1] <= lpm_divide_12s:auto_generated.quotient[1]
quotient[2] <= lpm_divide_12s:auto_generated.quotient[2]
quotient[3] <= lpm_divide_12s:auto_generated.quotient[3]
quotient[4] <= lpm_divide_12s:auto_generated.quotient[4]
quotient[5] <= lpm_divide_12s:auto_generated.quotient[5]
quotient[6] <= lpm_divide_12s:auto_generated.quotient[6]
quotient[7] <= lpm_divide_12s:auto_generated.quotient[7]
quotient[8] <= lpm_divide_12s:auto_generated.quotient[8]
quotient[9] <= lpm_divide_12s:auto_generated.quotient[9]
remain[0] <= lpm_divide_12s:auto_generated.remain[0]
remain[1] <= lpm_divide_12s:auto_generated.remain[1]
remain[2] <= lpm_divide_12s:auto_generated.remain[2]
remain[3] <= lpm_divide_12s:auto_generated.remain[3]
remain[4] <= lpm_divide_12s:auto_generated.remain[4]
remain[5] <= lpm_divide_12s:auto_generated.remain[5]
remain[6] <= lpm_divide_12s:auto_generated.remain[6]
remain[7] <= lpm_divide_12s:auto_generated.remain[7]


|prod|devide_t:inst15|lpm_divide:LPM_DIVIDE_component|lpm_divide_12s:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_olh:divider.denominator[0]
denom[1] => sign_div_unsign_olh:divider.denominator[1]
denom[2] => sign_div_unsign_olh:divider.denominator[2]
denom[3] => sign_div_unsign_olh:divider.denominator[3]
denom[4] => sign_div_unsign_olh:divider.denominator[4]
denom[5] => sign_div_unsign_olh:divider.denominator[5]
denom[6] => sign_div_unsign_olh:divider.denominator[6]
denom[7] => sign_div_unsign_olh:divider.denominator[7]
numer[0] => sign_div_unsign_olh:divider.numerator[0]
numer[1] => sign_div_unsign_olh:divider.numerator[1]
numer[2] => sign_div_unsign_olh:divider.numerator[2]
numer[3] => sign_div_unsign_olh:divider.numerator[3]
numer[4] => sign_div_unsign_olh:divider.numerator[4]
numer[5] => sign_div_unsign_olh:divider.numerator[5]
numer[6] => sign_div_unsign_olh:divider.numerator[6]
numer[7] => sign_div_unsign_olh:divider.numerator[7]
numer[8] => sign_div_unsign_olh:divider.numerator[8]
numer[9] => sign_div_unsign_olh:divider.numerator[9]
quotient[0] <= sign_div_unsign_olh:divider.quotient[0]
quotient[1] <= sign_div_unsign_olh:divider.quotient[1]
quotient[2] <= sign_div_unsign_olh:divider.quotient[2]
quotient[3] <= sign_div_unsign_olh:divider.quotient[3]
quotient[4] <= sign_div_unsign_olh:divider.quotient[4]
quotient[5] <= sign_div_unsign_olh:divider.quotient[5]
quotient[6] <= sign_div_unsign_olh:divider.quotient[6]
quotient[7] <= sign_div_unsign_olh:divider.quotient[7]
quotient[8] <= sign_div_unsign_olh:divider.quotient[8]
quotient[9] <= sign_div_unsign_olh:divider.quotient[9]
remain[0] <= sign_div_unsign_olh:divider.remainder[0]
remain[1] <= sign_div_unsign_olh:divider.remainder[1]
remain[2] <= sign_div_unsign_olh:divider.remainder[2]
remain[3] <= sign_div_unsign_olh:divider.remainder[3]
remain[4] <= sign_div_unsign_olh:divider.remainder[4]
remain[5] <= sign_div_unsign_olh:divider.remainder[5]
remain[6] <= sign_div_unsign_olh:divider.remainder[6]
remain[7] <= sign_div_unsign_olh:divider.remainder[7]


|prod|devide_t:inst15|lpm_divide:LPM_DIVIDE_component|lpm_divide_12s:auto_generated|sign_div_unsign_olh:divider
denominator[0] => alt_u_div_qhe:divider.denominator[0]
denominator[1] => alt_u_div_qhe:divider.denominator[1]
denominator[2] => alt_u_div_qhe:divider.denominator[2]
denominator[3] => alt_u_div_qhe:divider.denominator[3]
denominator[4] => alt_u_div_qhe:divider.denominator[4]
denominator[5] => alt_u_div_qhe:divider.denominator[5]
denominator[6] => alt_u_div_qhe:divider.denominator[6]
denominator[7] => alt_u_div_qhe:divider.denominator[7]
numerator[0] => alt_u_div_qhe:divider.numerator[0]
numerator[1] => alt_u_div_qhe:divider.numerator[1]
numerator[2] => alt_u_div_qhe:divider.numerator[2]
numerator[3] => alt_u_div_qhe:divider.numerator[3]
numerator[4] => alt_u_div_qhe:divider.numerator[4]
numerator[5] => alt_u_div_qhe:divider.numerator[5]
numerator[6] => alt_u_div_qhe:divider.numerator[6]
numerator[7] => alt_u_div_qhe:divider.numerator[7]
numerator[8] => alt_u_div_qhe:divider.numerator[8]
numerator[9] => alt_u_div_qhe:divider.numerator[9]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE


|prod|devide_t:inst15|lpm_divide:LPM_DIVIDE_component|lpm_divide_12s:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider
denominator[0] => add_sub_t3c:add_sub_0.datab[0]
denominator[0] => add_sub_u3c:add_sub_1.datab[0]
denominator[0] => op_1.IN8
denominator[0] => op_2.IN10
denominator[0] => op_3.IN12
denominator[0] => op_4.IN14
denominator[0] => op_5.IN16
denominator[0] => op_6.IN18
denominator[0] => op_7.IN20
denominator[0] => op_8.IN20
denominator[1] => sel[0].IN1
denominator[1] => add_sub_u3c:add_sub_1.datab[1]
denominator[1] => sel[8].IN1
denominator[1] => sel[16].IN1
denominator[1] => op_1.IN6
denominator[1] => sel[24].IN1
denominator[1] => op_2.IN8
denominator[1] => sel[32].IN1
denominator[1] => op_3.IN10
denominator[1] => sel[40].IN1
denominator[1] => op_4.IN12
denominator[1] => sel[48].IN1
denominator[1] => op_5.IN14
denominator[1] => sel[56].IN1
denominator[1] => op_6.IN16
denominator[1] => sel[64].IN1
denominator[1] => op_7.IN18
denominator[1] => sel[72].IN1
denominator[1] => op_8.IN18
denominator[1] => sel[80].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[9].IN1
denominator[2] => sel[17].IN1
denominator[2] => op_1.IN4
denominator[2] => sel[25].IN1
denominator[2] => op_2.IN6
denominator[2] => sel[33].IN1
denominator[2] => op_3.IN8
denominator[2] => sel[41].IN1
denominator[2] => op_4.IN10
denominator[2] => sel[49].IN1
denominator[2] => op_5.IN12
denominator[2] => sel[57].IN1
denominator[2] => op_6.IN14
denominator[2] => sel[65].IN1
denominator[2] => op_7.IN16
denominator[2] => sel[73].IN1
denominator[2] => op_8.IN16
denominator[2] => sel[81].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[18].IN1
denominator[3] => sel[26].IN1
denominator[3] => op_2.IN4
denominator[3] => sel[34].IN1
denominator[3] => op_3.IN6
denominator[3] => sel[42].IN1
denominator[3] => op_4.IN8
denominator[3] => sel[50].IN1
denominator[3] => op_5.IN10
denominator[3] => sel[58].IN1
denominator[3] => op_6.IN12
denominator[3] => sel[66].IN1
denominator[3] => op_7.IN14
denominator[3] => sel[74].IN1
denominator[3] => op_8.IN14
denominator[3] => sel[82].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[11].IN1
denominator[4] => sel[19].IN1
denominator[4] => sel[27].IN1
denominator[4] => sel[35].IN1
denominator[4] => op_3.IN4
denominator[4] => sel[43].IN1
denominator[4] => op_4.IN6
denominator[4] => sel[51].IN1
denominator[4] => op_5.IN8
denominator[4] => sel[59].IN1
denominator[4] => op_6.IN10
denominator[4] => sel[67].IN1
denominator[4] => op_7.IN12
denominator[4] => sel[75].IN1
denominator[4] => op_8.IN12
denominator[4] => sel[83].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[12].IN1
denominator[5] => sel[20].IN1
denominator[5] => sel[28].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[44].IN1
denominator[5] => op_4.IN4
denominator[5] => sel[52].IN1
denominator[5] => op_5.IN6
denominator[5] => sel[60].IN1
denominator[5] => op_6.IN8
denominator[5] => sel[68].IN1
denominator[5] => op_7.IN10
denominator[5] => sel[76].IN1
denominator[5] => op_8.IN10
denominator[5] => sel[84].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[13].IN1
denominator[6] => sel[21].IN1
denominator[6] => sel[29].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[45].IN1
denominator[6] => sel[53].IN1
denominator[6] => op_5.IN4
denominator[6] => sel[61].IN1
denominator[6] => op_6.IN6
denominator[6] => sel[69].IN1
denominator[6] => op_7.IN8
denominator[6] => sel[77].IN1
denominator[6] => op_8.IN8
denominator[6] => sel[85].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[14].IN1
denominator[7] => sel[22].IN1
denominator[7] => sel[30].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[46].IN1
denominator[7] => sel[54].IN1
denominator[7] => sel[62].IN1
denominator[7] => op_6.IN4
denominator[7] => sel[70].IN1
denominator[7] => op_7.IN6
denominator[7] => sel[78].IN1
denominator[7] => op_8.IN6
denominator[7] => sel[86].IN1
numerator[0] => StageOut[81].IN0
numerator[0] => op_8.IN19
numerator[1] => StageOut[72].IN0
numerator[1] => op_7.IN19
numerator[2] => StageOut[63].IN0
numerator[2] => op_6.IN17
numerator[3] => StageOut[54].IN0
numerator[3] => op_5.IN15
numerator[4] => StageOut[45].IN0
numerator[4] => op_4.IN13
numerator[5] => StageOut[36].IN0
numerator[5] => op_3.IN11
numerator[6] => StageOut[27].IN0
numerator[6] => op_2.IN9
numerator[7] => StageOut[18].IN0
numerator[7] => op_1.IN7
numerator[8] => add_sub_u3c:add_sub_1.dataa[0]
numerator[8] => StageOut[9].IN0
numerator[9] => add_sub_t3c:add_sub_0.dataa[0]
numerator[9] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[81].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[82].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[83].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[84].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[85].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[86].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[87].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[88].DB_MAX_OUTPUT_PORT_TYPE


|prod|devide_t:inst15|lpm_divide:LPM_DIVIDE_component|lpm_divide_12s:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_t3c:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|prod|devide_t:inst15|lpm_divide:LPM_DIVIDE_component|lpm_divide_12s:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_u3c:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|prod|delay_x:inst16
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|prod|delay_x:inst16|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|prod|Block1:inst_dec_2
ledrs[0] <= mux_my:inst.result[0]
ledrs[1] <= mux_my:inst.result[1]
ledrs[2] <= mux_my:inst.result[2]
ledrs[3] <= mux_my:inst.result[3]
ledrs[4] <= mux_my:inst.result[4]
ledrs[5] <= mux_my:inst.result[5]
ledrs[6] <= mux_my:inst.result[6]
ledrs[7] <= mux_my:inst.result[7]
ch[0] => mux_my:inst.sel[0]
ch[1] => mux_my:inst.sel[1]
ch[2] => mux_my:inst.sel[2]
ch[3] => mux_my:inst.sel[3]


|prod|Block1:inst_dec_2|mux_my:inst
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data10x[0] => sub_wire1[80].IN1
data10x[1] => sub_wire1[81].IN1
data10x[2] => sub_wire1[82].IN1
data10x[3] => sub_wire1[83].IN1
data10x[4] => sub_wire1[84].IN1
data10x[5] => sub_wire1[85].IN1
data10x[6] => sub_wire1[86].IN1
data10x[7] => sub_wire1[87].IN1
data11x[0] => sub_wire1[88].IN1
data11x[1] => sub_wire1[89].IN1
data11x[2] => sub_wire1[90].IN1
data11x[3] => sub_wire1[91].IN1
data11x[4] => sub_wire1[92].IN1
data11x[5] => sub_wire1[93].IN1
data11x[6] => sub_wire1[94].IN1
data11x[7] => sub_wire1[95].IN1
data12x[0] => sub_wire1[96].IN1
data12x[1] => sub_wire1[97].IN1
data12x[2] => sub_wire1[98].IN1
data12x[3] => sub_wire1[99].IN1
data12x[4] => sub_wire1[100].IN1
data12x[5] => sub_wire1[101].IN1
data12x[6] => sub_wire1[102].IN1
data12x[7] => sub_wire1[103].IN1
data13x[0] => sub_wire1[104].IN1
data13x[1] => sub_wire1[105].IN1
data13x[2] => sub_wire1[106].IN1
data13x[3] => sub_wire1[107].IN1
data13x[4] => sub_wire1[108].IN1
data13x[5] => sub_wire1[109].IN1
data13x[6] => sub_wire1[110].IN1
data13x[7] => sub_wire1[111].IN1
data14x[0] => sub_wire1[112].IN1
data14x[1] => sub_wire1[113].IN1
data14x[2] => sub_wire1[114].IN1
data14x[3] => sub_wire1[115].IN1
data14x[4] => sub_wire1[116].IN1
data14x[5] => sub_wire1[117].IN1
data14x[6] => sub_wire1[118].IN1
data14x[7] => sub_wire1[119].IN1
data15x[0] => sub_wire1[120].IN1
data15x[1] => sub_wire1[121].IN1
data15x[2] => sub_wire1[122].IN1
data15x[3] => sub_wire1[123].IN1
data15x[4] => sub_wire1[124].IN1
data15x[5] => sub_wire1[125].IN1
data15x[6] => sub_wire1[126].IN1
data15x[7] => sub_wire1[127].IN1
data1x[0] => sub_wire1[8].IN1
data1x[1] => sub_wire1[9].IN1
data1x[2] => sub_wire1[10].IN1
data1x[3] => sub_wire1[11].IN1
data1x[4] => sub_wire1[12].IN1
data1x[5] => sub_wire1[13].IN1
data1x[6] => sub_wire1[14].IN1
data1x[7] => sub_wire1[15].IN1
data2x[0] => sub_wire1[16].IN1
data2x[1] => sub_wire1[17].IN1
data2x[2] => sub_wire1[18].IN1
data2x[3] => sub_wire1[19].IN1
data2x[4] => sub_wire1[20].IN1
data2x[5] => sub_wire1[21].IN1
data2x[6] => sub_wire1[22].IN1
data2x[7] => sub_wire1[23].IN1
data3x[0] => sub_wire1[24].IN1
data3x[1] => sub_wire1[25].IN1
data3x[2] => sub_wire1[26].IN1
data3x[3] => sub_wire1[27].IN1
data3x[4] => sub_wire1[28].IN1
data3x[5] => sub_wire1[29].IN1
data3x[6] => sub_wire1[30].IN1
data3x[7] => sub_wire1[31].IN1
data4x[0] => sub_wire1[32].IN1
data4x[1] => sub_wire1[33].IN1
data4x[2] => sub_wire1[34].IN1
data4x[3] => sub_wire1[35].IN1
data4x[4] => sub_wire1[36].IN1
data4x[5] => sub_wire1[37].IN1
data4x[6] => sub_wire1[38].IN1
data4x[7] => sub_wire1[39].IN1
data5x[0] => sub_wire1[40].IN1
data5x[1] => sub_wire1[41].IN1
data5x[2] => sub_wire1[42].IN1
data5x[3] => sub_wire1[43].IN1
data5x[4] => sub_wire1[44].IN1
data5x[5] => sub_wire1[45].IN1
data5x[6] => sub_wire1[46].IN1
data5x[7] => sub_wire1[47].IN1
data6x[0] => sub_wire1[48].IN1
data6x[1] => sub_wire1[49].IN1
data6x[2] => sub_wire1[50].IN1
data6x[3] => sub_wire1[51].IN1
data6x[4] => sub_wire1[52].IN1
data6x[5] => sub_wire1[53].IN1
data6x[6] => sub_wire1[54].IN1
data6x[7] => sub_wire1[55].IN1
data7x[0] => sub_wire1[56].IN1
data7x[1] => sub_wire1[57].IN1
data7x[2] => sub_wire1[58].IN1
data7x[3] => sub_wire1[59].IN1
data7x[4] => sub_wire1[60].IN1
data7x[5] => sub_wire1[61].IN1
data7x[6] => sub_wire1[62].IN1
data7x[7] => sub_wire1[63].IN1
data8x[0] => sub_wire1[64].IN1
data8x[1] => sub_wire1[65].IN1
data8x[2] => sub_wire1[66].IN1
data8x[3] => sub_wire1[67].IN1
data8x[4] => sub_wire1[68].IN1
data8x[5] => sub_wire1[69].IN1
data8x[6] => sub_wire1[70].IN1
data8x[7] => sub_wire1[71].IN1
data9x[0] => sub_wire1[72].IN1
data9x[1] => sub_wire1[73].IN1
data9x[2] => sub_wire1[74].IN1
data9x[3] => sub_wire1[75].IN1
data9x[4] => sub_wire1[76].IN1
data9x[5] => sub_wire1[77].IN1
data9x[6] => sub_wire1[78].IN1
data9x[7] => sub_wire1[79].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|prod|Block1:inst_dec_2|mux_my:inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_s7c:auto_generated.data[0]
data[0][1] => mux_s7c:auto_generated.data[1]
data[0][2] => mux_s7c:auto_generated.data[2]
data[0][3] => mux_s7c:auto_generated.data[3]
data[0][4] => mux_s7c:auto_generated.data[4]
data[0][5] => mux_s7c:auto_generated.data[5]
data[0][6] => mux_s7c:auto_generated.data[6]
data[0][7] => mux_s7c:auto_generated.data[7]
data[1][0] => mux_s7c:auto_generated.data[8]
data[1][1] => mux_s7c:auto_generated.data[9]
data[1][2] => mux_s7c:auto_generated.data[10]
data[1][3] => mux_s7c:auto_generated.data[11]
data[1][4] => mux_s7c:auto_generated.data[12]
data[1][5] => mux_s7c:auto_generated.data[13]
data[1][6] => mux_s7c:auto_generated.data[14]
data[1][7] => mux_s7c:auto_generated.data[15]
data[2][0] => mux_s7c:auto_generated.data[16]
data[2][1] => mux_s7c:auto_generated.data[17]
data[2][2] => mux_s7c:auto_generated.data[18]
data[2][3] => mux_s7c:auto_generated.data[19]
data[2][4] => mux_s7c:auto_generated.data[20]
data[2][5] => mux_s7c:auto_generated.data[21]
data[2][6] => mux_s7c:auto_generated.data[22]
data[2][7] => mux_s7c:auto_generated.data[23]
data[3][0] => mux_s7c:auto_generated.data[24]
data[3][1] => mux_s7c:auto_generated.data[25]
data[3][2] => mux_s7c:auto_generated.data[26]
data[3][3] => mux_s7c:auto_generated.data[27]
data[3][4] => mux_s7c:auto_generated.data[28]
data[3][5] => mux_s7c:auto_generated.data[29]
data[3][6] => mux_s7c:auto_generated.data[30]
data[3][7] => mux_s7c:auto_generated.data[31]
data[4][0] => mux_s7c:auto_generated.data[32]
data[4][1] => mux_s7c:auto_generated.data[33]
data[4][2] => mux_s7c:auto_generated.data[34]
data[4][3] => mux_s7c:auto_generated.data[35]
data[4][4] => mux_s7c:auto_generated.data[36]
data[4][5] => mux_s7c:auto_generated.data[37]
data[4][6] => mux_s7c:auto_generated.data[38]
data[4][7] => mux_s7c:auto_generated.data[39]
data[5][0] => mux_s7c:auto_generated.data[40]
data[5][1] => mux_s7c:auto_generated.data[41]
data[5][2] => mux_s7c:auto_generated.data[42]
data[5][3] => mux_s7c:auto_generated.data[43]
data[5][4] => mux_s7c:auto_generated.data[44]
data[5][5] => mux_s7c:auto_generated.data[45]
data[5][6] => mux_s7c:auto_generated.data[46]
data[5][7] => mux_s7c:auto_generated.data[47]
data[6][0] => mux_s7c:auto_generated.data[48]
data[6][1] => mux_s7c:auto_generated.data[49]
data[6][2] => mux_s7c:auto_generated.data[50]
data[6][3] => mux_s7c:auto_generated.data[51]
data[6][4] => mux_s7c:auto_generated.data[52]
data[6][5] => mux_s7c:auto_generated.data[53]
data[6][6] => mux_s7c:auto_generated.data[54]
data[6][7] => mux_s7c:auto_generated.data[55]
data[7][0] => mux_s7c:auto_generated.data[56]
data[7][1] => mux_s7c:auto_generated.data[57]
data[7][2] => mux_s7c:auto_generated.data[58]
data[7][3] => mux_s7c:auto_generated.data[59]
data[7][4] => mux_s7c:auto_generated.data[60]
data[7][5] => mux_s7c:auto_generated.data[61]
data[7][6] => mux_s7c:auto_generated.data[62]
data[7][7] => mux_s7c:auto_generated.data[63]
data[8][0] => mux_s7c:auto_generated.data[64]
data[8][1] => mux_s7c:auto_generated.data[65]
data[8][2] => mux_s7c:auto_generated.data[66]
data[8][3] => mux_s7c:auto_generated.data[67]
data[8][4] => mux_s7c:auto_generated.data[68]
data[8][5] => mux_s7c:auto_generated.data[69]
data[8][6] => mux_s7c:auto_generated.data[70]
data[8][7] => mux_s7c:auto_generated.data[71]
data[9][0] => mux_s7c:auto_generated.data[72]
data[9][1] => mux_s7c:auto_generated.data[73]
data[9][2] => mux_s7c:auto_generated.data[74]
data[9][3] => mux_s7c:auto_generated.data[75]
data[9][4] => mux_s7c:auto_generated.data[76]
data[9][5] => mux_s7c:auto_generated.data[77]
data[9][6] => mux_s7c:auto_generated.data[78]
data[9][7] => mux_s7c:auto_generated.data[79]
data[10][0] => mux_s7c:auto_generated.data[80]
data[10][1] => mux_s7c:auto_generated.data[81]
data[10][2] => mux_s7c:auto_generated.data[82]
data[10][3] => mux_s7c:auto_generated.data[83]
data[10][4] => mux_s7c:auto_generated.data[84]
data[10][5] => mux_s7c:auto_generated.data[85]
data[10][6] => mux_s7c:auto_generated.data[86]
data[10][7] => mux_s7c:auto_generated.data[87]
data[11][0] => mux_s7c:auto_generated.data[88]
data[11][1] => mux_s7c:auto_generated.data[89]
data[11][2] => mux_s7c:auto_generated.data[90]
data[11][3] => mux_s7c:auto_generated.data[91]
data[11][4] => mux_s7c:auto_generated.data[92]
data[11][5] => mux_s7c:auto_generated.data[93]
data[11][6] => mux_s7c:auto_generated.data[94]
data[11][7] => mux_s7c:auto_generated.data[95]
data[12][0] => mux_s7c:auto_generated.data[96]
data[12][1] => mux_s7c:auto_generated.data[97]
data[12][2] => mux_s7c:auto_generated.data[98]
data[12][3] => mux_s7c:auto_generated.data[99]
data[12][4] => mux_s7c:auto_generated.data[100]
data[12][5] => mux_s7c:auto_generated.data[101]
data[12][6] => mux_s7c:auto_generated.data[102]
data[12][7] => mux_s7c:auto_generated.data[103]
data[13][0] => mux_s7c:auto_generated.data[104]
data[13][1] => mux_s7c:auto_generated.data[105]
data[13][2] => mux_s7c:auto_generated.data[106]
data[13][3] => mux_s7c:auto_generated.data[107]
data[13][4] => mux_s7c:auto_generated.data[108]
data[13][5] => mux_s7c:auto_generated.data[109]
data[13][6] => mux_s7c:auto_generated.data[110]
data[13][7] => mux_s7c:auto_generated.data[111]
data[14][0] => mux_s7c:auto_generated.data[112]
data[14][1] => mux_s7c:auto_generated.data[113]
data[14][2] => mux_s7c:auto_generated.data[114]
data[14][3] => mux_s7c:auto_generated.data[115]
data[14][4] => mux_s7c:auto_generated.data[116]
data[14][5] => mux_s7c:auto_generated.data[117]
data[14][6] => mux_s7c:auto_generated.data[118]
data[14][7] => mux_s7c:auto_generated.data[119]
data[15][0] => mux_s7c:auto_generated.data[120]
data[15][1] => mux_s7c:auto_generated.data[121]
data[15][2] => mux_s7c:auto_generated.data[122]
data[15][3] => mux_s7c:auto_generated.data[123]
data[15][4] => mux_s7c:auto_generated.data[124]
data[15][5] => mux_s7c:auto_generated.data[125]
data[15][6] => mux_s7c:auto_generated.data[126]
data[15][7] => mux_s7c:auto_generated.data[127]
sel[0] => mux_s7c:auto_generated.sel[0]
sel[1] => mux_s7c:auto_generated.sel[1]
sel[2] => mux_s7c:auto_generated.sel[2]
sel[3] => mux_s7c:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_s7c:auto_generated.result[0]
result[1] <= mux_s7c:auto_generated.result[1]
result[2] <= mux_s7c:auto_generated.result[2]
result[3] <= mux_s7c:auto_generated.result[3]
result[4] <= mux_s7c:auto_generated.result[4]
result[5] <= mux_s7c:auto_generated.result[5]
result[6] <= mux_s7c:auto_generated.result[6]
result[7] <= mux_s7c:auto_generated.result[7]


|prod|Block1:inst_dec_2|mux_my:inst|lpm_mux:LPM_MUX_component|mux_s7c:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|prod|Block1:inst_dec_2|lpm_constant:inst2
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst12
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst13
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst14
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst15
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst16
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst17
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst3
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst4
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst5
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst6
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst7
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst8
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst9
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst10
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst_dec_2|lpm_constant:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7
ledrs[0] <= mux_my:inst.result[0]
ledrs[1] <= mux_my:inst.result[1]
ledrs[2] <= mux_my:inst.result[2]
ledrs[3] <= mux_my:inst.result[3]
ledrs[4] <= mux_my:inst.result[4]
ledrs[5] <= mux_my:inst.result[5]
ledrs[6] <= mux_my:inst.result[6]
ledrs[7] <= mux_my:inst.result[7]
ch[0] => mux_my:inst.sel[0]
ch[1] => mux_my:inst.sel[1]
ch[2] => mux_my:inst.sel[2]
ch[3] => mux_my:inst.sel[3]


|prod|Block1:inst7|mux_my:inst
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data10x[0] => sub_wire1[80].IN1
data10x[1] => sub_wire1[81].IN1
data10x[2] => sub_wire1[82].IN1
data10x[3] => sub_wire1[83].IN1
data10x[4] => sub_wire1[84].IN1
data10x[5] => sub_wire1[85].IN1
data10x[6] => sub_wire1[86].IN1
data10x[7] => sub_wire1[87].IN1
data11x[0] => sub_wire1[88].IN1
data11x[1] => sub_wire1[89].IN1
data11x[2] => sub_wire1[90].IN1
data11x[3] => sub_wire1[91].IN1
data11x[4] => sub_wire1[92].IN1
data11x[5] => sub_wire1[93].IN1
data11x[6] => sub_wire1[94].IN1
data11x[7] => sub_wire1[95].IN1
data12x[0] => sub_wire1[96].IN1
data12x[1] => sub_wire1[97].IN1
data12x[2] => sub_wire1[98].IN1
data12x[3] => sub_wire1[99].IN1
data12x[4] => sub_wire1[100].IN1
data12x[5] => sub_wire1[101].IN1
data12x[6] => sub_wire1[102].IN1
data12x[7] => sub_wire1[103].IN1
data13x[0] => sub_wire1[104].IN1
data13x[1] => sub_wire1[105].IN1
data13x[2] => sub_wire1[106].IN1
data13x[3] => sub_wire1[107].IN1
data13x[4] => sub_wire1[108].IN1
data13x[5] => sub_wire1[109].IN1
data13x[6] => sub_wire1[110].IN1
data13x[7] => sub_wire1[111].IN1
data14x[0] => sub_wire1[112].IN1
data14x[1] => sub_wire1[113].IN1
data14x[2] => sub_wire1[114].IN1
data14x[3] => sub_wire1[115].IN1
data14x[4] => sub_wire1[116].IN1
data14x[5] => sub_wire1[117].IN1
data14x[6] => sub_wire1[118].IN1
data14x[7] => sub_wire1[119].IN1
data15x[0] => sub_wire1[120].IN1
data15x[1] => sub_wire1[121].IN1
data15x[2] => sub_wire1[122].IN1
data15x[3] => sub_wire1[123].IN1
data15x[4] => sub_wire1[124].IN1
data15x[5] => sub_wire1[125].IN1
data15x[6] => sub_wire1[126].IN1
data15x[7] => sub_wire1[127].IN1
data1x[0] => sub_wire1[8].IN1
data1x[1] => sub_wire1[9].IN1
data1x[2] => sub_wire1[10].IN1
data1x[3] => sub_wire1[11].IN1
data1x[4] => sub_wire1[12].IN1
data1x[5] => sub_wire1[13].IN1
data1x[6] => sub_wire1[14].IN1
data1x[7] => sub_wire1[15].IN1
data2x[0] => sub_wire1[16].IN1
data2x[1] => sub_wire1[17].IN1
data2x[2] => sub_wire1[18].IN1
data2x[3] => sub_wire1[19].IN1
data2x[4] => sub_wire1[20].IN1
data2x[5] => sub_wire1[21].IN1
data2x[6] => sub_wire1[22].IN1
data2x[7] => sub_wire1[23].IN1
data3x[0] => sub_wire1[24].IN1
data3x[1] => sub_wire1[25].IN1
data3x[2] => sub_wire1[26].IN1
data3x[3] => sub_wire1[27].IN1
data3x[4] => sub_wire1[28].IN1
data3x[5] => sub_wire1[29].IN1
data3x[6] => sub_wire1[30].IN1
data3x[7] => sub_wire1[31].IN1
data4x[0] => sub_wire1[32].IN1
data4x[1] => sub_wire1[33].IN1
data4x[2] => sub_wire1[34].IN1
data4x[3] => sub_wire1[35].IN1
data4x[4] => sub_wire1[36].IN1
data4x[5] => sub_wire1[37].IN1
data4x[6] => sub_wire1[38].IN1
data4x[7] => sub_wire1[39].IN1
data5x[0] => sub_wire1[40].IN1
data5x[1] => sub_wire1[41].IN1
data5x[2] => sub_wire1[42].IN1
data5x[3] => sub_wire1[43].IN1
data5x[4] => sub_wire1[44].IN1
data5x[5] => sub_wire1[45].IN1
data5x[6] => sub_wire1[46].IN1
data5x[7] => sub_wire1[47].IN1
data6x[0] => sub_wire1[48].IN1
data6x[1] => sub_wire1[49].IN1
data6x[2] => sub_wire1[50].IN1
data6x[3] => sub_wire1[51].IN1
data6x[4] => sub_wire1[52].IN1
data6x[5] => sub_wire1[53].IN1
data6x[6] => sub_wire1[54].IN1
data6x[7] => sub_wire1[55].IN1
data7x[0] => sub_wire1[56].IN1
data7x[1] => sub_wire1[57].IN1
data7x[2] => sub_wire1[58].IN1
data7x[3] => sub_wire1[59].IN1
data7x[4] => sub_wire1[60].IN1
data7x[5] => sub_wire1[61].IN1
data7x[6] => sub_wire1[62].IN1
data7x[7] => sub_wire1[63].IN1
data8x[0] => sub_wire1[64].IN1
data8x[1] => sub_wire1[65].IN1
data8x[2] => sub_wire1[66].IN1
data8x[3] => sub_wire1[67].IN1
data8x[4] => sub_wire1[68].IN1
data8x[5] => sub_wire1[69].IN1
data8x[6] => sub_wire1[70].IN1
data8x[7] => sub_wire1[71].IN1
data9x[0] => sub_wire1[72].IN1
data9x[1] => sub_wire1[73].IN1
data9x[2] => sub_wire1[74].IN1
data9x[3] => sub_wire1[75].IN1
data9x[4] => sub_wire1[76].IN1
data9x[5] => sub_wire1[77].IN1
data9x[6] => sub_wire1[78].IN1
data9x[7] => sub_wire1[79].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|prod|Block1:inst7|mux_my:inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_s7c:auto_generated.data[0]
data[0][1] => mux_s7c:auto_generated.data[1]
data[0][2] => mux_s7c:auto_generated.data[2]
data[0][3] => mux_s7c:auto_generated.data[3]
data[0][4] => mux_s7c:auto_generated.data[4]
data[0][5] => mux_s7c:auto_generated.data[5]
data[0][6] => mux_s7c:auto_generated.data[6]
data[0][7] => mux_s7c:auto_generated.data[7]
data[1][0] => mux_s7c:auto_generated.data[8]
data[1][1] => mux_s7c:auto_generated.data[9]
data[1][2] => mux_s7c:auto_generated.data[10]
data[1][3] => mux_s7c:auto_generated.data[11]
data[1][4] => mux_s7c:auto_generated.data[12]
data[1][5] => mux_s7c:auto_generated.data[13]
data[1][6] => mux_s7c:auto_generated.data[14]
data[1][7] => mux_s7c:auto_generated.data[15]
data[2][0] => mux_s7c:auto_generated.data[16]
data[2][1] => mux_s7c:auto_generated.data[17]
data[2][2] => mux_s7c:auto_generated.data[18]
data[2][3] => mux_s7c:auto_generated.data[19]
data[2][4] => mux_s7c:auto_generated.data[20]
data[2][5] => mux_s7c:auto_generated.data[21]
data[2][6] => mux_s7c:auto_generated.data[22]
data[2][7] => mux_s7c:auto_generated.data[23]
data[3][0] => mux_s7c:auto_generated.data[24]
data[3][1] => mux_s7c:auto_generated.data[25]
data[3][2] => mux_s7c:auto_generated.data[26]
data[3][3] => mux_s7c:auto_generated.data[27]
data[3][4] => mux_s7c:auto_generated.data[28]
data[3][5] => mux_s7c:auto_generated.data[29]
data[3][6] => mux_s7c:auto_generated.data[30]
data[3][7] => mux_s7c:auto_generated.data[31]
data[4][0] => mux_s7c:auto_generated.data[32]
data[4][1] => mux_s7c:auto_generated.data[33]
data[4][2] => mux_s7c:auto_generated.data[34]
data[4][3] => mux_s7c:auto_generated.data[35]
data[4][4] => mux_s7c:auto_generated.data[36]
data[4][5] => mux_s7c:auto_generated.data[37]
data[4][6] => mux_s7c:auto_generated.data[38]
data[4][7] => mux_s7c:auto_generated.data[39]
data[5][0] => mux_s7c:auto_generated.data[40]
data[5][1] => mux_s7c:auto_generated.data[41]
data[5][2] => mux_s7c:auto_generated.data[42]
data[5][3] => mux_s7c:auto_generated.data[43]
data[5][4] => mux_s7c:auto_generated.data[44]
data[5][5] => mux_s7c:auto_generated.data[45]
data[5][6] => mux_s7c:auto_generated.data[46]
data[5][7] => mux_s7c:auto_generated.data[47]
data[6][0] => mux_s7c:auto_generated.data[48]
data[6][1] => mux_s7c:auto_generated.data[49]
data[6][2] => mux_s7c:auto_generated.data[50]
data[6][3] => mux_s7c:auto_generated.data[51]
data[6][4] => mux_s7c:auto_generated.data[52]
data[6][5] => mux_s7c:auto_generated.data[53]
data[6][6] => mux_s7c:auto_generated.data[54]
data[6][7] => mux_s7c:auto_generated.data[55]
data[7][0] => mux_s7c:auto_generated.data[56]
data[7][1] => mux_s7c:auto_generated.data[57]
data[7][2] => mux_s7c:auto_generated.data[58]
data[7][3] => mux_s7c:auto_generated.data[59]
data[7][4] => mux_s7c:auto_generated.data[60]
data[7][5] => mux_s7c:auto_generated.data[61]
data[7][6] => mux_s7c:auto_generated.data[62]
data[7][7] => mux_s7c:auto_generated.data[63]
data[8][0] => mux_s7c:auto_generated.data[64]
data[8][1] => mux_s7c:auto_generated.data[65]
data[8][2] => mux_s7c:auto_generated.data[66]
data[8][3] => mux_s7c:auto_generated.data[67]
data[8][4] => mux_s7c:auto_generated.data[68]
data[8][5] => mux_s7c:auto_generated.data[69]
data[8][6] => mux_s7c:auto_generated.data[70]
data[8][7] => mux_s7c:auto_generated.data[71]
data[9][0] => mux_s7c:auto_generated.data[72]
data[9][1] => mux_s7c:auto_generated.data[73]
data[9][2] => mux_s7c:auto_generated.data[74]
data[9][3] => mux_s7c:auto_generated.data[75]
data[9][4] => mux_s7c:auto_generated.data[76]
data[9][5] => mux_s7c:auto_generated.data[77]
data[9][6] => mux_s7c:auto_generated.data[78]
data[9][7] => mux_s7c:auto_generated.data[79]
data[10][0] => mux_s7c:auto_generated.data[80]
data[10][1] => mux_s7c:auto_generated.data[81]
data[10][2] => mux_s7c:auto_generated.data[82]
data[10][3] => mux_s7c:auto_generated.data[83]
data[10][4] => mux_s7c:auto_generated.data[84]
data[10][5] => mux_s7c:auto_generated.data[85]
data[10][6] => mux_s7c:auto_generated.data[86]
data[10][7] => mux_s7c:auto_generated.data[87]
data[11][0] => mux_s7c:auto_generated.data[88]
data[11][1] => mux_s7c:auto_generated.data[89]
data[11][2] => mux_s7c:auto_generated.data[90]
data[11][3] => mux_s7c:auto_generated.data[91]
data[11][4] => mux_s7c:auto_generated.data[92]
data[11][5] => mux_s7c:auto_generated.data[93]
data[11][6] => mux_s7c:auto_generated.data[94]
data[11][7] => mux_s7c:auto_generated.data[95]
data[12][0] => mux_s7c:auto_generated.data[96]
data[12][1] => mux_s7c:auto_generated.data[97]
data[12][2] => mux_s7c:auto_generated.data[98]
data[12][3] => mux_s7c:auto_generated.data[99]
data[12][4] => mux_s7c:auto_generated.data[100]
data[12][5] => mux_s7c:auto_generated.data[101]
data[12][6] => mux_s7c:auto_generated.data[102]
data[12][7] => mux_s7c:auto_generated.data[103]
data[13][0] => mux_s7c:auto_generated.data[104]
data[13][1] => mux_s7c:auto_generated.data[105]
data[13][2] => mux_s7c:auto_generated.data[106]
data[13][3] => mux_s7c:auto_generated.data[107]
data[13][4] => mux_s7c:auto_generated.data[108]
data[13][5] => mux_s7c:auto_generated.data[109]
data[13][6] => mux_s7c:auto_generated.data[110]
data[13][7] => mux_s7c:auto_generated.data[111]
data[14][0] => mux_s7c:auto_generated.data[112]
data[14][1] => mux_s7c:auto_generated.data[113]
data[14][2] => mux_s7c:auto_generated.data[114]
data[14][3] => mux_s7c:auto_generated.data[115]
data[14][4] => mux_s7c:auto_generated.data[116]
data[14][5] => mux_s7c:auto_generated.data[117]
data[14][6] => mux_s7c:auto_generated.data[118]
data[14][7] => mux_s7c:auto_generated.data[119]
data[15][0] => mux_s7c:auto_generated.data[120]
data[15][1] => mux_s7c:auto_generated.data[121]
data[15][2] => mux_s7c:auto_generated.data[122]
data[15][3] => mux_s7c:auto_generated.data[123]
data[15][4] => mux_s7c:auto_generated.data[124]
data[15][5] => mux_s7c:auto_generated.data[125]
data[15][6] => mux_s7c:auto_generated.data[126]
data[15][7] => mux_s7c:auto_generated.data[127]
sel[0] => mux_s7c:auto_generated.sel[0]
sel[1] => mux_s7c:auto_generated.sel[1]
sel[2] => mux_s7c:auto_generated.sel[2]
sel[3] => mux_s7c:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_s7c:auto_generated.result[0]
result[1] <= mux_s7c:auto_generated.result[1]
result[2] <= mux_s7c:auto_generated.result[2]
result[3] <= mux_s7c:auto_generated.result[3]
result[4] <= mux_s7c:auto_generated.result[4]
result[5] <= mux_s7c:auto_generated.result[5]
result[6] <= mux_s7c:auto_generated.result[6]
result[7] <= mux_s7c:auto_generated.result[7]


|prod|Block1:inst7|mux_my:inst|lpm_mux:LPM_MUX_component|mux_s7c:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|prod|Block1:inst7|lpm_constant:inst2
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst12
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst13
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst14
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst15
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst16
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst17
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst3
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst4
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst5
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst6
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst7
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst8
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst9
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst10
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst7|lpm_constant:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8
ledrs[0] <= mux_my:inst.result[0]
ledrs[1] <= mux_my:inst.result[1]
ledrs[2] <= mux_my:inst.result[2]
ledrs[3] <= mux_my:inst.result[3]
ledrs[4] <= mux_my:inst.result[4]
ledrs[5] <= mux_my:inst.result[5]
ledrs[6] <= mux_my:inst.result[6]
ledrs[7] <= mux_my:inst.result[7]
ch[0] => mux_my:inst.sel[0]
ch[1] => mux_my:inst.sel[1]
ch[2] => mux_my:inst.sel[2]
ch[3] => mux_my:inst.sel[3]


|prod|Block1:inst8|mux_my:inst
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data10x[0] => sub_wire1[80].IN1
data10x[1] => sub_wire1[81].IN1
data10x[2] => sub_wire1[82].IN1
data10x[3] => sub_wire1[83].IN1
data10x[4] => sub_wire1[84].IN1
data10x[5] => sub_wire1[85].IN1
data10x[6] => sub_wire1[86].IN1
data10x[7] => sub_wire1[87].IN1
data11x[0] => sub_wire1[88].IN1
data11x[1] => sub_wire1[89].IN1
data11x[2] => sub_wire1[90].IN1
data11x[3] => sub_wire1[91].IN1
data11x[4] => sub_wire1[92].IN1
data11x[5] => sub_wire1[93].IN1
data11x[6] => sub_wire1[94].IN1
data11x[7] => sub_wire1[95].IN1
data12x[0] => sub_wire1[96].IN1
data12x[1] => sub_wire1[97].IN1
data12x[2] => sub_wire1[98].IN1
data12x[3] => sub_wire1[99].IN1
data12x[4] => sub_wire1[100].IN1
data12x[5] => sub_wire1[101].IN1
data12x[6] => sub_wire1[102].IN1
data12x[7] => sub_wire1[103].IN1
data13x[0] => sub_wire1[104].IN1
data13x[1] => sub_wire1[105].IN1
data13x[2] => sub_wire1[106].IN1
data13x[3] => sub_wire1[107].IN1
data13x[4] => sub_wire1[108].IN1
data13x[5] => sub_wire1[109].IN1
data13x[6] => sub_wire1[110].IN1
data13x[7] => sub_wire1[111].IN1
data14x[0] => sub_wire1[112].IN1
data14x[1] => sub_wire1[113].IN1
data14x[2] => sub_wire1[114].IN1
data14x[3] => sub_wire1[115].IN1
data14x[4] => sub_wire1[116].IN1
data14x[5] => sub_wire1[117].IN1
data14x[6] => sub_wire1[118].IN1
data14x[7] => sub_wire1[119].IN1
data15x[0] => sub_wire1[120].IN1
data15x[1] => sub_wire1[121].IN1
data15x[2] => sub_wire1[122].IN1
data15x[3] => sub_wire1[123].IN1
data15x[4] => sub_wire1[124].IN1
data15x[5] => sub_wire1[125].IN1
data15x[6] => sub_wire1[126].IN1
data15x[7] => sub_wire1[127].IN1
data1x[0] => sub_wire1[8].IN1
data1x[1] => sub_wire1[9].IN1
data1x[2] => sub_wire1[10].IN1
data1x[3] => sub_wire1[11].IN1
data1x[4] => sub_wire1[12].IN1
data1x[5] => sub_wire1[13].IN1
data1x[6] => sub_wire1[14].IN1
data1x[7] => sub_wire1[15].IN1
data2x[0] => sub_wire1[16].IN1
data2x[1] => sub_wire1[17].IN1
data2x[2] => sub_wire1[18].IN1
data2x[3] => sub_wire1[19].IN1
data2x[4] => sub_wire1[20].IN1
data2x[5] => sub_wire1[21].IN1
data2x[6] => sub_wire1[22].IN1
data2x[7] => sub_wire1[23].IN1
data3x[0] => sub_wire1[24].IN1
data3x[1] => sub_wire1[25].IN1
data3x[2] => sub_wire1[26].IN1
data3x[3] => sub_wire1[27].IN1
data3x[4] => sub_wire1[28].IN1
data3x[5] => sub_wire1[29].IN1
data3x[6] => sub_wire1[30].IN1
data3x[7] => sub_wire1[31].IN1
data4x[0] => sub_wire1[32].IN1
data4x[1] => sub_wire1[33].IN1
data4x[2] => sub_wire1[34].IN1
data4x[3] => sub_wire1[35].IN1
data4x[4] => sub_wire1[36].IN1
data4x[5] => sub_wire1[37].IN1
data4x[6] => sub_wire1[38].IN1
data4x[7] => sub_wire1[39].IN1
data5x[0] => sub_wire1[40].IN1
data5x[1] => sub_wire1[41].IN1
data5x[2] => sub_wire1[42].IN1
data5x[3] => sub_wire1[43].IN1
data5x[4] => sub_wire1[44].IN1
data5x[5] => sub_wire1[45].IN1
data5x[6] => sub_wire1[46].IN1
data5x[7] => sub_wire1[47].IN1
data6x[0] => sub_wire1[48].IN1
data6x[1] => sub_wire1[49].IN1
data6x[2] => sub_wire1[50].IN1
data6x[3] => sub_wire1[51].IN1
data6x[4] => sub_wire1[52].IN1
data6x[5] => sub_wire1[53].IN1
data6x[6] => sub_wire1[54].IN1
data6x[7] => sub_wire1[55].IN1
data7x[0] => sub_wire1[56].IN1
data7x[1] => sub_wire1[57].IN1
data7x[2] => sub_wire1[58].IN1
data7x[3] => sub_wire1[59].IN1
data7x[4] => sub_wire1[60].IN1
data7x[5] => sub_wire1[61].IN1
data7x[6] => sub_wire1[62].IN1
data7x[7] => sub_wire1[63].IN1
data8x[0] => sub_wire1[64].IN1
data8x[1] => sub_wire1[65].IN1
data8x[2] => sub_wire1[66].IN1
data8x[3] => sub_wire1[67].IN1
data8x[4] => sub_wire1[68].IN1
data8x[5] => sub_wire1[69].IN1
data8x[6] => sub_wire1[70].IN1
data8x[7] => sub_wire1[71].IN1
data9x[0] => sub_wire1[72].IN1
data9x[1] => sub_wire1[73].IN1
data9x[2] => sub_wire1[74].IN1
data9x[3] => sub_wire1[75].IN1
data9x[4] => sub_wire1[76].IN1
data9x[5] => sub_wire1[77].IN1
data9x[6] => sub_wire1[78].IN1
data9x[7] => sub_wire1[79].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|prod|Block1:inst8|mux_my:inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_s7c:auto_generated.data[0]
data[0][1] => mux_s7c:auto_generated.data[1]
data[0][2] => mux_s7c:auto_generated.data[2]
data[0][3] => mux_s7c:auto_generated.data[3]
data[0][4] => mux_s7c:auto_generated.data[4]
data[0][5] => mux_s7c:auto_generated.data[5]
data[0][6] => mux_s7c:auto_generated.data[6]
data[0][7] => mux_s7c:auto_generated.data[7]
data[1][0] => mux_s7c:auto_generated.data[8]
data[1][1] => mux_s7c:auto_generated.data[9]
data[1][2] => mux_s7c:auto_generated.data[10]
data[1][3] => mux_s7c:auto_generated.data[11]
data[1][4] => mux_s7c:auto_generated.data[12]
data[1][5] => mux_s7c:auto_generated.data[13]
data[1][6] => mux_s7c:auto_generated.data[14]
data[1][7] => mux_s7c:auto_generated.data[15]
data[2][0] => mux_s7c:auto_generated.data[16]
data[2][1] => mux_s7c:auto_generated.data[17]
data[2][2] => mux_s7c:auto_generated.data[18]
data[2][3] => mux_s7c:auto_generated.data[19]
data[2][4] => mux_s7c:auto_generated.data[20]
data[2][5] => mux_s7c:auto_generated.data[21]
data[2][6] => mux_s7c:auto_generated.data[22]
data[2][7] => mux_s7c:auto_generated.data[23]
data[3][0] => mux_s7c:auto_generated.data[24]
data[3][1] => mux_s7c:auto_generated.data[25]
data[3][2] => mux_s7c:auto_generated.data[26]
data[3][3] => mux_s7c:auto_generated.data[27]
data[3][4] => mux_s7c:auto_generated.data[28]
data[3][5] => mux_s7c:auto_generated.data[29]
data[3][6] => mux_s7c:auto_generated.data[30]
data[3][7] => mux_s7c:auto_generated.data[31]
data[4][0] => mux_s7c:auto_generated.data[32]
data[4][1] => mux_s7c:auto_generated.data[33]
data[4][2] => mux_s7c:auto_generated.data[34]
data[4][3] => mux_s7c:auto_generated.data[35]
data[4][4] => mux_s7c:auto_generated.data[36]
data[4][5] => mux_s7c:auto_generated.data[37]
data[4][6] => mux_s7c:auto_generated.data[38]
data[4][7] => mux_s7c:auto_generated.data[39]
data[5][0] => mux_s7c:auto_generated.data[40]
data[5][1] => mux_s7c:auto_generated.data[41]
data[5][2] => mux_s7c:auto_generated.data[42]
data[5][3] => mux_s7c:auto_generated.data[43]
data[5][4] => mux_s7c:auto_generated.data[44]
data[5][5] => mux_s7c:auto_generated.data[45]
data[5][6] => mux_s7c:auto_generated.data[46]
data[5][7] => mux_s7c:auto_generated.data[47]
data[6][0] => mux_s7c:auto_generated.data[48]
data[6][1] => mux_s7c:auto_generated.data[49]
data[6][2] => mux_s7c:auto_generated.data[50]
data[6][3] => mux_s7c:auto_generated.data[51]
data[6][4] => mux_s7c:auto_generated.data[52]
data[6][5] => mux_s7c:auto_generated.data[53]
data[6][6] => mux_s7c:auto_generated.data[54]
data[6][7] => mux_s7c:auto_generated.data[55]
data[7][0] => mux_s7c:auto_generated.data[56]
data[7][1] => mux_s7c:auto_generated.data[57]
data[7][2] => mux_s7c:auto_generated.data[58]
data[7][3] => mux_s7c:auto_generated.data[59]
data[7][4] => mux_s7c:auto_generated.data[60]
data[7][5] => mux_s7c:auto_generated.data[61]
data[7][6] => mux_s7c:auto_generated.data[62]
data[7][7] => mux_s7c:auto_generated.data[63]
data[8][0] => mux_s7c:auto_generated.data[64]
data[8][1] => mux_s7c:auto_generated.data[65]
data[8][2] => mux_s7c:auto_generated.data[66]
data[8][3] => mux_s7c:auto_generated.data[67]
data[8][4] => mux_s7c:auto_generated.data[68]
data[8][5] => mux_s7c:auto_generated.data[69]
data[8][6] => mux_s7c:auto_generated.data[70]
data[8][7] => mux_s7c:auto_generated.data[71]
data[9][0] => mux_s7c:auto_generated.data[72]
data[9][1] => mux_s7c:auto_generated.data[73]
data[9][2] => mux_s7c:auto_generated.data[74]
data[9][3] => mux_s7c:auto_generated.data[75]
data[9][4] => mux_s7c:auto_generated.data[76]
data[9][5] => mux_s7c:auto_generated.data[77]
data[9][6] => mux_s7c:auto_generated.data[78]
data[9][7] => mux_s7c:auto_generated.data[79]
data[10][0] => mux_s7c:auto_generated.data[80]
data[10][1] => mux_s7c:auto_generated.data[81]
data[10][2] => mux_s7c:auto_generated.data[82]
data[10][3] => mux_s7c:auto_generated.data[83]
data[10][4] => mux_s7c:auto_generated.data[84]
data[10][5] => mux_s7c:auto_generated.data[85]
data[10][6] => mux_s7c:auto_generated.data[86]
data[10][7] => mux_s7c:auto_generated.data[87]
data[11][0] => mux_s7c:auto_generated.data[88]
data[11][1] => mux_s7c:auto_generated.data[89]
data[11][2] => mux_s7c:auto_generated.data[90]
data[11][3] => mux_s7c:auto_generated.data[91]
data[11][4] => mux_s7c:auto_generated.data[92]
data[11][5] => mux_s7c:auto_generated.data[93]
data[11][6] => mux_s7c:auto_generated.data[94]
data[11][7] => mux_s7c:auto_generated.data[95]
data[12][0] => mux_s7c:auto_generated.data[96]
data[12][1] => mux_s7c:auto_generated.data[97]
data[12][2] => mux_s7c:auto_generated.data[98]
data[12][3] => mux_s7c:auto_generated.data[99]
data[12][4] => mux_s7c:auto_generated.data[100]
data[12][5] => mux_s7c:auto_generated.data[101]
data[12][6] => mux_s7c:auto_generated.data[102]
data[12][7] => mux_s7c:auto_generated.data[103]
data[13][0] => mux_s7c:auto_generated.data[104]
data[13][1] => mux_s7c:auto_generated.data[105]
data[13][2] => mux_s7c:auto_generated.data[106]
data[13][3] => mux_s7c:auto_generated.data[107]
data[13][4] => mux_s7c:auto_generated.data[108]
data[13][5] => mux_s7c:auto_generated.data[109]
data[13][6] => mux_s7c:auto_generated.data[110]
data[13][7] => mux_s7c:auto_generated.data[111]
data[14][0] => mux_s7c:auto_generated.data[112]
data[14][1] => mux_s7c:auto_generated.data[113]
data[14][2] => mux_s7c:auto_generated.data[114]
data[14][3] => mux_s7c:auto_generated.data[115]
data[14][4] => mux_s7c:auto_generated.data[116]
data[14][5] => mux_s7c:auto_generated.data[117]
data[14][6] => mux_s7c:auto_generated.data[118]
data[14][7] => mux_s7c:auto_generated.data[119]
data[15][0] => mux_s7c:auto_generated.data[120]
data[15][1] => mux_s7c:auto_generated.data[121]
data[15][2] => mux_s7c:auto_generated.data[122]
data[15][3] => mux_s7c:auto_generated.data[123]
data[15][4] => mux_s7c:auto_generated.data[124]
data[15][5] => mux_s7c:auto_generated.data[125]
data[15][6] => mux_s7c:auto_generated.data[126]
data[15][7] => mux_s7c:auto_generated.data[127]
sel[0] => mux_s7c:auto_generated.sel[0]
sel[1] => mux_s7c:auto_generated.sel[1]
sel[2] => mux_s7c:auto_generated.sel[2]
sel[3] => mux_s7c:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_s7c:auto_generated.result[0]
result[1] <= mux_s7c:auto_generated.result[1]
result[2] <= mux_s7c:auto_generated.result[2]
result[3] <= mux_s7c:auto_generated.result[3]
result[4] <= mux_s7c:auto_generated.result[4]
result[5] <= mux_s7c:auto_generated.result[5]
result[6] <= mux_s7c:auto_generated.result[6]
result[7] <= mux_s7c:auto_generated.result[7]


|prod|Block1:inst8|mux_my:inst|lpm_mux:LPM_MUX_component|mux_s7c:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|prod|Block1:inst8|lpm_constant:inst2
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst12
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst13
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst14
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst15
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst16
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst17
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst3
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst4
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst5
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst6
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst7
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst8
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst9
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst10
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|prod|Block1:inst8|lpm_constant:inst11
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


