###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec  2 17:42:39 2022
#  Design:            Integrator
#  Command:           timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_signOff -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.551
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.208
- Arrival Time                 23.581
= Slack Time                   26.627
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   26.627 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   26.628 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   27.093 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   27.097 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   27.622 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   27.626 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   29.144 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   29.182 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   29.862 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   29.898 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   30.519 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   30.520 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   31.191 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   31.191 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   32.232 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   32.233 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   33.108 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   33.108 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   33.992 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   33.992 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   34.882 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   34.883 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   35.800 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   35.800 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   36.721 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   36.722 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   37.609 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   37.609 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   38.541 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   38.558 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   39.468 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   39.468 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   40.488 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   40.525 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  14.764 |   41.391 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.765 |   41.392 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  15.601 |   42.228 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.601 |   42.228 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.439 |   43.066 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.439 |   43.066 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.273 |   43.900 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.273 |   43.900 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.106 |   44.733 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.106 |   44.733 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  18.961 |   45.588 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  18.961 |   45.588 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.837 |  19.798 |   46.425 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.798 |   46.425 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.832 |  20.630 |   47.257 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.630 |   47.258 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.824 |  21.455 |   48.082 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.455 |   48.082 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.831 |  22.286 |   48.913 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.286 |   48.914 | 
     | add_123_40/g517/CO                  |   v   | add_123_40/n_40                  | FA_5VX1    | 0.737 |  23.024 |   49.651 | 
     | add_123_40/g516/A                   |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  23.024 |   49.651 | 
     | add_123_40/g516/Q                   |   v   | Out[21]                          | EO3_5VX1   | 0.534 |  23.558 |   50.185 | 
     | Delay2_reg_reg[0][21]/D             |   v   | Out[21]                          | DFRRQ_5VX1 | 0.023 |  23.581 |   50.208 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -26.627 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -26.627 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -26.180 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -26.177 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -25.672 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.959 |  -25.668 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.336
- Arrival Time                 23.404
= Slack Time                   26.931
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   26.931 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   26.932 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   27.398 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   27.401 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   27.927 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   27.930 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   29.448 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   29.486 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   30.166 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   30.203 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   30.824 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   30.824 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   31.495 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   31.496 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   32.537 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   32.537 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   33.412 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   33.412 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   34.296 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   34.297 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   35.186 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   35.187 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   36.104 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   36.105 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   37.026 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   37.026 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   37.913 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   37.913 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   38.845 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   38.863 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   39.772 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   39.772 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   40.792 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   40.830 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  14.764 |   41.696 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.765 |   41.696 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  15.601 |   42.532 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.601 |   42.533 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.439 |   43.370 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.439 |   43.370 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.273 |   44.204 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.273 |   44.204 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.106 |   45.037 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.106 |   45.038 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  18.961 |   45.892 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  18.961 |   45.892 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.837 |  19.798 |   46.729 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.798 |   46.729 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.832 |  20.630 |   47.561 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.630 |   47.562 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.824 |  21.455 |   48.386 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.455 |   48.386 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.831 |  22.286 |   49.217 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.286 |   49.218 | 
     | add_123_40/g517/S                   |   ^   | Out[20]                          | FA_5VX1    | 1.118 |  23.404 |   50.335 | 
     | Delay2_reg_reg[0][20]/D             |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  23.404 |   50.336 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -26.931 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -26.931 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -26.484 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -26.481 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -25.976 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.959 |  -25.972 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 22.566
= Slack Time                   27.771
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   27.771 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   27.772 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   28.237 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   28.241 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   28.766 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   28.770 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   30.288 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   30.326 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   31.006 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   31.042 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   31.663 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   31.663 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   32.335 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   32.335 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   33.376 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   33.376 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   34.251 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   34.252 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   35.136 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   35.136 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   36.026 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   36.026 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   36.944 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   36.944 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   37.865 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   37.866 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   38.752 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   38.753 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   39.685 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   39.702 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   40.611 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   40.612 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   41.632 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   41.669 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  14.764 |   42.535 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.765 |   42.535 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  15.601 |   43.372 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.601 |   43.372 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.439 |   44.209 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.439 |   44.210 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.273 |   45.043 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.273 |   45.044 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.106 |   45.877 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.106 |   45.877 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  18.961 |   46.732 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  18.961 |   46.732 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.837 |  19.798 |   47.569 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.798 |   47.569 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.832 |  20.630 |   48.401 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.631 |   48.401 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.824 |  21.455 |   49.225 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.455 |   49.226 | 
     | add_123_40/g518/S                   |   ^   | Out[19]                          | FA_5VX1    | 1.111 |  22.566 |   50.337 | 
     | Delay2_reg_reg[0][19]/D             |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  22.566 |   50.337 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -27.771 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -27.771 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -27.323 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -27.321 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -26.816 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.959 |  -26.812 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.335
- Arrival Time                 21.771
= Slack Time                   28.564
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   28.564 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   28.565 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   29.030 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   29.034 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   29.559 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   29.563 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   31.081 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   31.119 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   31.799 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   31.835 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   32.456 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   32.456 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   33.128 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   33.128 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   34.169 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   34.169 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   35.044 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   35.044 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   35.929 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   35.929 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   36.819 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   36.819 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   37.736 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   37.737 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   38.658 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   38.659 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   39.545 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   39.546 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   40.478 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   40.495 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   41.404 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   41.405 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   42.425 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   42.462 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  14.764 |   43.328 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.765 |   43.328 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  15.601 |   44.165 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.601 |   44.165 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.439 |   45.002 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.439 |   45.003 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.273 |   45.836 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.273 |   45.837 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.106 |   46.670 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.106 |   46.670 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  18.961 |   47.524 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  18.961 |   47.525 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.837 |  19.798 |   48.362 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.798 |   48.362 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.832 |  20.630 |   49.194 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.630 |   49.194 | 
     | add_123_40/g519/S                   |   ^   | Out[18]                          | FA_5VX1    | 1.126 |  21.757 |   50.320 | 
     | Delay2_reg_reg[0][18]/D             |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.014 |  21.771 |   50.335 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -28.564 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -28.564 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -28.116 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -28.114 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -27.609 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.959 |  -27.605 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.339
- Arrival Time                 20.892
= Slack Time                   29.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   29.447 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   29.448 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   29.913 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   29.917 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   30.442 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   30.446 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   31.964 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   32.002 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   32.682 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   32.718 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   33.339 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   33.339 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   34.011 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   34.011 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   35.052 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   35.053 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   35.927 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   35.928 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   36.812 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   36.812 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   37.702 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   37.702 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   38.620 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   38.620 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   39.541 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   39.542 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   40.428 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   40.429 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   41.361 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   41.378 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   42.287 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   42.288 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   43.308 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   43.345 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  14.764 |   44.211 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.765 |   44.211 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  15.601 |   45.048 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.601 |   45.048 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.439 |   45.885 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.439 |   45.886 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.273 |   46.719 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.273 |   46.720 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.106 |   47.553 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.106 |   47.553 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  18.961 |   48.408 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  18.961 |   48.408 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.837 |  19.798 |   49.245 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.798 |   49.245 | 
     | add_123_40/g520/S                   |   ^   | Out[17]                          | FA_5VX1    | 1.094 |  20.892 |   50.339 | 
     | Delay2_reg_reg[0][17]/D             |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  20.892 |   50.339 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -29.447 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -29.447 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -28.999 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -28.997 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -28.492 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.959 |  -28.488 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 20.072
= Slack Time                   30.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   30.265 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   30.265 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   30.731 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   30.734 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   31.260 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   31.263 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   32.782 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   32.819 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   33.499 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   33.536 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   34.157 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   34.157 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   34.829 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   34.829 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   35.870 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   35.870 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   36.745 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   36.745 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   37.629 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   37.630 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   38.520 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   38.520 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   39.437 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   39.438 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   40.359 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   40.359 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   41.246 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   41.246 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   42.178 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   42.196 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   43.105 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   43.106 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   44.126 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   44.163 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  14.764 |   45.029 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.765 |   45.029 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  15.601 |   45.866 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.601 |   45.866 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.439 |   46.703 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.439 |   46.704 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.273 |   47.537 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.273 |   47.537 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.106 |   48.371 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.106 |   48.371 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  18.961 |   49.225 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  18.961 |   49.226 | 
     | add_123_40/g521/S                   |   ^   | Out[16]                          | FA_5VX1    | 1.111 |  20.072 |   50.337 | 
     | Delay2_reg_reg[0][16]/D             |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  20.072 |   50.337 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -30.265 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -30.265 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -29.817 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -29.815 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -29.310 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.958 |  -29.307 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 19.208
= Slack Time                   31.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.129 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   31.130 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   31.595 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   31.599 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   32.124 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   32.128 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   33.646 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   33.684 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   34.364 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   34.400 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   35.021 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   35.021 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   35.693 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   35.693 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   36.734 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   36.734 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   37.609 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   37.610 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   38.494 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   38.494 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   39.384 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   39.384 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   40.302 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   40.302 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   41.223 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   41.224 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.982 |   42.110 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   42.111 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   43.043 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   43.060 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   43.969 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   43.970 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   44.990 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   45.027 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  14.764 |   45.893 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.765 |   45.893 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  15.601 |   46.730 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.601 |   46.730 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.439 |   47.567 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.439 |   47.568 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.273 |   48.401 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.273 |   48.402 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  18.106 |   49.235 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.106 |   49.235 | 
     | add_123_40/g522/S                   |   ^   | Out[15]                          | FA_5VX1    | 1.101 |  19.208 |   50.336 | 
     | Delay2_reg_reg[0][15]/D             |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  19.208 |   50.337 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -31.129 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -31.129 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -30.681 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -30.679 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -30.174 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.002 |   0.957 |  -30.172 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 18.371
= Slack Time                   31.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.966 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   31.966 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   32.432 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   32.435 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   32.961 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   32.964 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   34.483 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   34.520 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   35.200 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   35.237 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   35.858 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   35.858 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   36.530 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   36.530 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   37.571 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   37.571 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   38.446 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   38.446 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   39.330 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   39.331 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   40.221 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   40.221 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   41.138 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   41.139 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   42.060 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   42.060 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   42.947 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   42.947 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   43.879 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   43.897 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   44.806 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   44.807 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   45.827 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   45.864 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  14.764 |   46.730 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.765 |   46.730 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  15.601 |   47.567 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.601 |   47.567 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.439 |   48.404 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.439 |   48.404 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  17.273 |   49.238 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.273 |   49.238 | 
     | add_123_40/g523/S                   |   ^   | Out[14]                          | FA_5VX1    | 1.098 |  18.371 |   50.337 | 
     | Delay2_reg_reg[0][14]/D             |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  18.371 |   50.337 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -31.966 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -31.966 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -31.518 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -31.516 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -31.011 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.002 |   0.957 |  -31.009 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 17.540
= Slack Time                   32.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   32.797 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   32.798 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   33.263 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   33.267 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   33.792 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   33.796 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   35.314 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   35.352 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   36.032 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   36.068 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   36.689 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   36.689 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   37.361 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   37.361 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   38.402 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   38.403 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   39.277 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   39.278 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   40.162 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   40.162 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   41.052 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   41.052 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   41.970 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   41.970 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   42.891 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   42.892 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   43.778 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   43.779 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   44.711 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   44.728 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   45.638 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   45.638 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   46.658 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   46.695 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  14.764 |   47.561 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.765 |   47.562 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  15.601 |   48.398 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.601 |   48.398 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  16.439 |   49.236 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.439 |   49.236 | 
     | add_123_40/g524/S                   |   ^   | Out[13]                          | FA_5VX1    | 1.101 |  17.540 |   50.337 | 
     | Delay2_reg_reg[0][13]/D             |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  17.540 |   50.337 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -32.797 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -32.797 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -32.349 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -32.347 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -31.842 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.958 |  -31.839 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 16.735
= Slack Time                   33.602
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   33.602 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   33.603 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   34.068 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   34.072 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   34.597 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   34.601 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   36.119 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   36.157 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   36.837 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   36.873 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   37.494 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   37.494 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   38.166 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   38.166 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   39.207 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   39.207 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   40.082 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   40.082 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   40.967 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   40.967 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   41.857 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   41.857 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   42.774 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   42.775 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   43.696 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   43.697 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   44.583 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   44.583 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   45.516 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   45.533 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   46.442 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   46.443 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   47.463 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   47.500 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  14.764 |   48.366 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.765 |   48.366 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  15.601 |   49.203 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.601 |   49.203 | 
     | add_123_40/g525/S                   |   ^   | Out[12]                          | FA_5VX1    | 1.107 |  16.708 |   50.310 | 
     | Delay2_reg_reg[0][12]/D             |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.027 |  16.735 |   50.337 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -33.602 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -33.602 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -33.154 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -33.152 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -32.647 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.958 |  -32.644 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 15.863
= Slack Time                   34.474
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   34.474 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   34.475 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   34.940 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   34.944 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   35.469 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   35.473 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   36.991 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   37.029 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   37.709 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   37.745 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   38.366 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   38.366 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   39.038 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   39.038 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   40.079 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   40.080 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   40.954 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   40.955 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   41.839 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   41.839 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   42.729 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   42.729 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   43.647 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   43.647 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   44.568 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   44.569 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   45.455 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   45.456 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   46.388 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   46.405 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   47.315 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   47.315 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   48.335 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   48.372 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  14.764 |   49.238 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.765 |   49.239 | 
     | add_123_40/g526/S                   |   ^   | Out[11]                          | FA_5VX1    | 1.098 |  15.863 |   50.337 | 
     | Delay2_reg_reg[0][11]/D             |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  15.863 |   50.337 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -34.474 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -34.474 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -34.026 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -34.024 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -33.519 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.958 |  -33.516 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.332
- Arrival Time                 15.089
= Slack Time                   35.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   35.243 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   35.244 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   35.709 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   35.713 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   36.238 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   36.242 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   37.760 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   37.798 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   38.478 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   38.514 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   39.135 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   39.135 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   39.807 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   39.807 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   40.848 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   40.849 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   41.723 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   41.724 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   42.608 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   42.608 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   43.498 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   43.498 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   44.416 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   44.416 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   45.337 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   45.338 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   46.224 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   46.225 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   47.157 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   47.174 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   48.084 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   48.084 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  13.861 |   49.104 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  13.898 |   49.141 | 
     | add_123_40/g527/S                   |   ^   | Out[10]                          | FA_5VX1    | 1.190 |  15.088 |   50.331 | 
     | Delay2_reg_reg[0][10]/D             |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  15.089 |   50.332 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -35.243 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -35.243 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -34.795 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -34.793 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -34.288 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.958 |  -34.285 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.326
- Arrival Time                 14.141
= Slack Time                   36.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   36.185 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   36.186 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   36.652 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   36.655 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   37.181 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   37.184 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   38.702 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   38.740 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   39.420 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   39.457 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   40.078 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   40.078 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   40.749 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   40.750 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   41.791 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   41.791 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   42.666 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   42.666 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   43.550 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   43.551 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   44.440 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   44.441 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   45.358 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   45.359 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   46.280 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   46.280 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   47.167 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   47.167 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   48.099 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   48.117 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |  12.841 |   49.026 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.841 |   49.026 | 
     | add_123_40/g528/S                   |   ^   | Out[9]                           | FA_5VX1    | 1.300 |  14.141 |   50.326 | 
     | Delay2_reg_reg[0][9]/D              |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.000 |  14.141 |   50.326 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -36.185 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -36.185 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -35.738 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -35.735 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -35.221 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.968 |  -35.217 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.311
- Arrival Time                 13.290
= Slack Time                   37.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   37.021 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   37.022 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   37.487 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   37.491 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   38.017 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   38.020 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   39.538 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   39.576 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   40.256 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   40.292 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   40.913 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   40.914 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   41.585 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   41.585 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   42.626 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   42.627 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   43.502 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   43.502 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   44.386 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   44.386 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   45.276 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.256 |   45.277 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   46.194 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   46.194 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   47.116 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   47.116 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.982 |   48.003 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   48.003 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |  11.914 |   48.935 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |  11.931 |   48.952 | 
     | add_123_40/g529/S                   |   ^   | Out[8]                           | FA_5VX1    | 1.308 |  13.239 |   50.260 | 
     | Delay2_reg_reg[0][8]/D              |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.051 |  13.290 |   50.311 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -37.021 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -37.021 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -36.574 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -36.570 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -36.069 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -36.068 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.431
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.322
- Arrival Time                 12.198
= Slack Time                   38.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   38.123 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   38.124 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   38.590 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   38.593 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   39.119 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   39.122 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   40.640 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   40.678 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   41.358 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   41.395 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   42.016 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   42.016 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   42.687 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   42.688 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   43.729 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   43.729 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   44.604 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   44.604 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   45.488 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   45.489 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   46.378 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   46.379 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   47.296 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   47.297 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   48.218 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   48.218 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |  10.981 |   49.105 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  10.982 |   49.105 | 
     | add_123_40/g530/S                   |   ^   | Out[7]                           | FA_5VX1    | 1.216 |  12.198 |   50.321 | 
     | Delay2_reg_reg[0][7]/D              |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.000 |  12.198 |   50.322 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -38.123 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -38.123 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -37.676 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -37.672 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -37.171 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -37.170 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.429
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.324
- Arrival Time                 11.304
= Slack Time                   39.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   39.021 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   39.021 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   39.487 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   39.490 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   40.016 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   40.019 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   41.538 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   41.575 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   42.255 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   42.292 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   42.913 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   42.913 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   43.585 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   43.585 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   44.626 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   44.626 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   45.501 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   45.501 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   46.385 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   46.386 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   47.276 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   47.276 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   48.193 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   48.194 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |  10.094 |   49.115 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.095 |   49.115 | 
     | add_123_40/g531/S                   |   ^   | Out[6]                           | FA_5VX1    | 1.208 |  11.303 |   50.324 | 
     | Delay2_reg_reg[0][6]/D              |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |  11.304 |   50.324 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -39.021 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -39.021 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -38.573 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -38.569 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -38.069 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -38.067 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.331
- Arrival Time                 10.341
= Slack Time                   39.990
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   39.990 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   39.991 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   40.457 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   40.460 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   40.986 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   40.989 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   42.507 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   42.545 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   43.225 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   43.262 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   43.883 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   43.883 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   44.554 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   44.555 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.041 |   5.605 |   45.596 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.606 |   45.596 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.875 |   6.480 |   46.471 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.481 |   46.471 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.884 |   7.365 |   47.355 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.365 |   47.356 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.255 |   48.245 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.255 |   48.246 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   9.173 |   49.163 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   9.173 |   49.164 | 
     | add_123_40/g532/S                   |   ^   | Out[5]                           | FA_5VX1    | 1.167 |  10.341 |   50.331 | 
     | Delay2_reg_reg[0][5]/D              |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |  10.341 |   50.331 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -39.990 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -39.990 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -39.543 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -39.539 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -39.038 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -39.037 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.330
- Arrival Time                  9.468
= Slack Time                   40.862
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   40.862 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   40.863 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   41.328 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   41.332 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   41.858 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   41.861 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   43.379 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   43.417 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   44.097 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.036 |   3.271 |   44.133 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.730 |   4.002 |   44.864 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   4.002 |   44.864 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.447 |   4.449 |   45.311 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.449 |   45.312 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.905 |   5.354 |   46.216 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.354 |   46.217 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   6.234 |   47.096 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.234 |   47.096 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   7.068 |   47.930 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   7.068 |   47.930 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.219 |   8.286 |   49.149 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.000 |   8.287 |   49.149 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.174 |   9.461 |   50.323 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.007 |   9.468 |   50.330 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -40.862 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -40.862 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -40.415 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -40.411 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -39.910 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -39.909 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.331
- Arrival Time                  8.630
= Slack Time                   41.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   41.701 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   41.702 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   42.168 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   42.171 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   42.697 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   42.700 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   44.218 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   44.256 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   44.936 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.036 |   3.271 |   44.973 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.730 |   4.002 |   45.703 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   4.002 |   45.703 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.447 |   4.449 |   46.151 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.449 |   46.151 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.905 |   5.354 |   47.055 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.354 |   47.056 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   6.234 |   47.935 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.234 |   47.936 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.213 |   7.447 |   49.149 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   7.448 |   49.149 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.163 |   8.611 |   50.312 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.019 |   8.630 |   50.331 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -41.701 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -41.701 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -41.254 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -41.250 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -40.749 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -40.748 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.332
- Arrival Time                  7.779
= Slack Time                   42.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   42.553 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   42.553 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   43.019 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   43.022 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   43.548 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   43.551 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   45.070 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   45.107 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   45.787 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.036 |   3.271 |   45.824 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.730 |   4.002 |   46.554 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   4.002 |   46.555 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.447 |   4.449 |   47.002 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.449 |   47.002 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.905 |   5.354 |   47.907 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.354 |   47.907 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.253 |   6.607 |   49.160 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   6.608 |   49.161 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.158 |   7.766 |   50.319 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.014 |   7.779 |   50.332 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -42.553 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -42.553 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -42.105 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -42.102 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -41.601 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.953 |  -41.599 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.344
- Arrival Time                  6.985
= Slack Time                   43.359
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   43.359 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   43.360 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.465 |   0.466 |   43.825 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.470 |   43.829 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.526 |   0.995 |   44.354 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   0.999 |   44.358 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.518 |   2.517 |   45.876 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.038 |   2.555 |   45.914 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.680 |   3.235 |   46.594 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.036 |   3.271 |   46.630 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.621 |   3.892 |   47.251 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.892 |   47.251 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.672 |   4.564 |   47.923 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.564 |   47.923 | 
     | csa_tree_add_110_31_groupi/g505/S   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.264 |   5.828 |   49.187 | 
     | add_123_40/g536/A                   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   5.828 |   49.187 | 
     | add_123_40/g536/S                   |   ^   | Out[1]                           | FA_5VX1    | 1.136 |   6.964 |   50.323 | 
     | Delay2_reg_reg[0][1]/D              |   ^   | Out[1]                           | DFRRQ_5VX1 | 0.021 |   6.985 |   50.344 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -43.359 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -43.359 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -42.911 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -42.909 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -42.395 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.968 |  -42.391 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.499
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.270
- Arrival Time                  4.686
= Slack Time                   45.584
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                            |            |       |   0.000 |   45.584 | 
     | clk__L1_I0/A                      |   ^   | clk                            | IN_5VX16   | 0.001 |   0.001 |   45.585 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                     | IN_5VX16   | 0.465 |   0.466 |   46.050 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                     | IN_5VX16   | 0.004 |   0.470 |   46.054 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                     | IN_5VX16   | 0.526 |   0.995 |   46.579 | 
     | Delay1_out1_reg[0]/C              |   ^   | clk__L2_N1                     | DFRRQ_5VX1 | 0.004 |   0.999 |   46.583 | 
     | Delay1_out1_reg[0]/Q              |   ^   | Delay1_out1[0]                 | DFRRQ_5VX1 | 1.629 |   2.628 |   48.212 | 
     | csa_tree_add_110_31_groupi/g5/A   |   ^   | Delay1_out1[0]                 | IN_5VX1    | 0.000 |   2.629 |   48.212 | 
     | csa_tree_add_110_31_groupi/g5/Q   |   v   | csa_tree_add_110_31_groupi/n_2 | IN_5VX1    | 0.510 |   3.139 |   48.722 | 
     | csa_tree_add_110_31_groupi/g506/A |   v   | csa_tree_add_110_31_groupi/n_2 | HA_5VX1    | 0.036 |   3.175 |   48.758 | 
     | csa_tree_add_110_31_groupi/g506/S |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.795 |   3.970 |   49.553 | 
     | add_123_40/g537/B                 |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   3.970 |   49.554 | 
     | add_123_40/g537/S                 |   v   | Out[0]                         | HA_5VX1    | 0.715 |   4.686 |   50.269 | 
     | Delay2_reg_reg[0][0]/D            |   v   | Out[0]                         | DFRRQ_5VX1 | 0.000 |   4.686 |   50.270 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -45.584 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -45.584 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -45.136 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -45.134 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -44.620 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.968 |  -44.616 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.961
- Setup                         0.514
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.246
- Arrival Time                  3.072
= Slack Time                   47.174
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.174 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.001 |   0.001 |   47.175 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.465 |   0.466 |   47.640 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.005 |   0.471 |   47.645 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.538 |   1.009 |   48.184 | 
     | Delay_out1_reg[7]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.007 |   1.017 |   48.191 | 
     | Delay_out1_reg[7]/Q  |   ^   | Delay_out1[7] | DFRRQ_5VX1 | 1.862 |   2.879 |   50.053 | 
     | Delay1_out1_reg[7]/D |   ^   | Delay_out1[7] | DFRRQ_5VX1 | 0.194 |   3.072 |   50.246 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -47.174 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.174 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.727 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.723 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -46.218 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -46.214 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
- Setup                         0.525
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.242
- Arrival Time                  3.065
= Slack Time                   47.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.178 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.001 |   0.001 |   47.178 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.465 |   0.466 |   47.644 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.005 |   0.471 |   47.649 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.538 |   1.009 |   48.187 | 
     | Delay_out1_reg[5]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.007 |   1.017 |   48.195 | 
     | Delay_out1_reg[5]/Q  |   ^   | Delay_out1[5] | DFRRQ_5VX1 | 1.936 |   2.953 |   50.131 | 
     | Delay1_out1_reg[5]/D |   ^   | Delay_out1[5] | DFRRQ_5VX1 | 0.111 |   3.065 |   50.242 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -47.178 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.178 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.730 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -46.728 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -46.213 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.967 |  -46.211 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay1_out1_reg[11]/C 
Endpoint:   Delay1_out1_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.231
- Arrival Time                  2.965
= Slack Time                   47.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.266 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.001 |   0.001 |   47.267 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.465 |   0.466 |   47.732 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.005 |   0.471 |   47.737 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.538 |   1.010 |   48.276 | 
     | Delay_out1_reg[11]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.008 |   1.017 |   48.283 | 
     | Delay_out1_reg[11]/Q  |   ^   | Delay_out1[11] | DFRRQ_5VX1 | 1.916 |   2.933 |   50.199 | 
     | Delay1_out1_reg[11]/D |   ^   | Delay_out1[11] | DFRRQ_5VX1 | 0.032 |   2.965 |   50.231 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -47.266 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.266 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.819 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.815 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -46.314 | 
     | Delay1_out1_reg[11]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -46.313 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.961
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.261
- Arrival Time                  2.862
= Slack Time                   47.400
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.400 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.001 |   0.001 |   47.400 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.465 |   0.466 |   47.866 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.005 |   0.471 |   47.871 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.538 |   1.010 |   48.409 | 
     | Delay_out1_reg[12]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.008 |   1.017 |   48.417 | 
     | Delay_out1_reg[12]/Q  |   ^   | Delay_out1[12] | DFRRQ_5VX1 | 1.758 |   2.775 |   50.174 | 
     | Delay1_out1_reg[12]/D |   ^   | Delay_out1[12] | DFRRQ_5VX1 | 0.087 |   2.862 |   50.261 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -47.400 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.400 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.952 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.949 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -46.443 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.961 |  -46.439 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.494
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.266
- Arrival Time                  2.822
= Slack Time                   47.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.444 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.001 |   0.001 |   47.445 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.465 |   0.466 |   47.910 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.005 |   0.471 |   47.915 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.538 |   1.009 |   48.453 | 
     | Delay_out1_reg[10]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.008 |   1.017 |   48.461 | 
     | Delay_out1_reg[10]/Q  |   ^   | Delay_out1[10] | DFRRQ_5VX1 | 1.718 |   2.735 |   50.179 | 
     | Delay1_out1_reg[10]/D |   ^   | Delay_out1[10] | DFRRQ_5VX1 | 0.087 |   2.822 |   50.266 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -47.444 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.444 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.996 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.993 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -46.488 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -46.484 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
- Setup                         0.491
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.275
- Arrival Time                  2.764
= Slack Time                   47.511
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.511 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.001 |   0.001 |   47.512 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.465 |   0.466 |   47.977 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.470 |   47.981 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.535 |   1.004 |   48.516 | 
     | Delay_out1_reg[2]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.004 |   1.008 |   48.519 | 
     | Delay_out1_reg[2]/Q  |   ^   | Delay_out1[2] | DFRRQ_5VX1 | 1.697 |   2.705 |   50.217 | 
     | Delay1_out1_reg[2]/D |   ^   | Delay_out1[2] | DFRRQ_5VX1 | 0.059 |   2.764 |   50.275 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -47.511 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.511 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.064 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -47.061 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -46.547 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   0.967 |  -46.545 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
- Setup                         0.486
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.281
- Arrival Time                  2.719
= Slack Time                   47.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.562 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.001 |   0.001 |   47.563 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.465 |   0.466 |   48.028 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.005 |   0.471 |   48.034 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.538 |   1.010 |   48.572 | 
     | Delay_out1_reg[4]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.007 |   1.017 |   48.579 | 
     | Delay_out1_reg[4]/Q  |   ^   | Delay_out1[4] | DFRRQ_5VX1 | 1.660 |   2.677 |   50.240 | 
     | Delay1_out1_reg[4]/D |   ^   | Delay_out1[4] | DFRRQ_5VX1 | 0.041 |   2.719 |   50.281 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -47.562 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.562 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.115 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -47.112 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -46.598 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.967 |  -46.595 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.472
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.288
- Arrival Time                  2.586
= Slack Time                   47.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.702 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.001 |   0.001 |   47.703 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.465 |   0.466 |   48.168 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.471 |   48.172 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.535 |   1.005 |   48.707 | 
     | Delay_out1_reg[14]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   1.010 |   48.712 | 
     | Delay_out1_reg[14]/Q  |   ^   | Delay_out1[14] | DFRRQ_5VX1 | 1.552 |   2.562 |   50.263 | 
     | Delay1_out1_reg[14]/D |   ^   | Delay_out1[14] | DFRRQ_5VX1 | 0.025 |   2.586 |   50.288 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -47.702 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.702 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -47.254 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -47.251 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -46.746 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -46.742 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.470
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  2.581
= Slack Time                   47.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.713 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.001 |   0.001 |   47.714 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.465 |   0.466 |   48.179 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.471 |   48.184 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.535 |   1.005 |   48.718 | 
     | Delay_out1_reg[15]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.005 |   1.011 |   48.724 | 
     | Delay_out1_reg[15]/Q  |   ^   | Delay_out1[15] | DFRRQ_5VX1 | 1.532 |   2.542 |   50.255 | 
     | Delay1_out1_reg[15]/D |   ^   | Delay_out1[15] | DFRRQ_5VX1 | 0.038 |   2.581 |   50.294 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -47.713 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.713 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.266 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -47.263 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -46.753 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.963 |  -46.750 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[3]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
- Setup                         0.474
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  2.572
= Slack Time                   47.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.722 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.001 |   0.001 |   47.722 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.465 |   0.466 |   48.188 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.470 |   48.191 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.535 |   1.005 |   48.726 | 
     | Delay_out1_reg[3]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.004 |   1.008 |   48.730 | 
     | Delay_out1_reg[3]/Q  |   ^   | Delay_out1[3] | DFRRQ_5VX1 | 1.563 |   2.572 |   50.293 | 
     | Delay1_out1_reg[3]/D |   ^   | Delay_out1[3] | DFRRQ_5VX1 | 0.000 |   2.572 |   50.294 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -47.721 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.721 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.274 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -47.271 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -46.757 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.967 |  -46.754 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.468
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.289
- Arrival Time                  2.555
= Slack Time                   47.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.735 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.001 |   0.001 |   47.736 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.465 |   0.466 |   48.201 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.470 |   48.205 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1    | IN_5VX16   | 0.526 |   0.995 |   48.730 | 
     | Delay_out1_reg[0]/C  |   ^   | clk__L2_N1    | DFRRQ_5VX1 | 0.004 |   0.999 |   48.734 | 
     | Delay_out1_reg[0]/Q  |   ^   | Delay_out1[0] | DFRRQ_5VX1 | 1.518 |   2.517 |   50.252 | 
     | Delay1_out1_reg[0]/D |   ^   | Delay_out1[0] | DFRRQ_5VX1 | 0.037 |   2.555 |   50.289 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -47.735 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.735 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.287 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -47.285 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -46.780 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.957 |  -46.777 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.467
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.296
- Arrival Time                  2.561
= Slack Time                   47.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.735 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.001 |   0.001 |   47.736 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.465 |   0.466 |   48.201 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.005 |   0.471 |   48.206 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.538 |   1.010 |   48.744 | 
     | Delay_out1_reg[13]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.007 |   1.016 |   48.751 | 
     | Delay_out1_reg[13]/Q  |   ^   | Delay_out1[13] | DFRRQ_5VX1 | 1.516 |   2.532 |   50.267 | 
     | Delay1_out1_reg[13]/D |   ^   | Delay_out1[13] | DFRRQ_5VX1 | 0.029 |   2.561 |   50.296 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -47.735 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.735 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.287 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -47.284 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -46.774 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.963 |  -46.771 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.966
- Setup                         0.464
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.302
- Arrival Time                  2.528
= Slack Time                   47.774
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.774 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.001 |   0.001 |   47.775 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.465 |   0.466 |   48.240 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.470 |   48.244 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.535 |   1.004 |   48.779 | 
     | Delay_out1_reg[6]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.004 |   1.009 |   48.783 | 
     | Delay_out1_reg[6]/Q  |   ^   | Delay_out1[6] | DFRRQ_5VX1 | 1.489 |   2.497 |   50.272 | 
     | Delay1_out1_reg[6]/D |   ^   | Delay_out1[6] | DFRRQ_5VX1 | 0.031 |   2.528 |   50.302 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -47.774 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.774 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.327 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -47.324 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -46.810 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   0.966 |  -46.808 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[8]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.961
- Setup                         0.453
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.308
- Arrival Time                  2.468
= Slack Time                   47.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.840 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.001 |   0.001 |   47.841 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.465 |   0.466 |   48.306 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.005 |   0.471 |   48.311 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.538 |   1.010 |   48.850 | 
     | Delay_out1_reg[8]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.008 |   1.017 |   48.857 | 
     | Delay_out1_reg[8]/Q  |   ^   | Delay_out1[8] | DFRRQ_5VX1 | 1.399 |   2.417 |   50.257 | 
     | Delay1_out1_reg[8]/D |   ^   | Delay_out1[8] | DFRRQ_5VX1 | 0.051 |   2.468 |   50.308 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -47.840 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.840 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -47.393 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -47.389 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -46.884 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.961 |  -46.879 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.452
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.312
- Arrival Time                  2.449
= Slack Time                   47.863
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.863 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.001 |   0.001 |   47.864 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.465 |   0.466 |   48.329 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.005 |   0.471 |   48.334 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.538 |   1.009 |   48.872 | 
     | Delay_out1_reg[9]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.007 |   1.016 |   48.879 | 
     | Delay_out1_reg[9]/Q  |   ^   | Delay_out1[9] | DFRRQ_5VX1 | 1.390 |   2.406 |   50.269 | 
     | Delay1_out1_reg[9]/D |   ^   | Delay_out1[9] | DFRRQ_5VX1 | 0.043 |   2.449 |   50.312 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -47.863 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.863 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.415 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -47.412 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -46.903 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.963 |  -46.900 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.454
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.304
- Arrival Time                  2.404
= Slack Time                   47.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.900 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.001 |   0.001 |   47.901 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.465 |   0.466 |   48.367 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.470 |   48.370 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4    | IN_5VX16   | 0.525 |   0.995 |   48.896 | 
     | Delay_out1_reg[1]/C  |   ^   | clk__L2_N4    | DFRRQ_5VX1 | 0.004 |   0.999 |   48.899 | 
     | Delay_out1_reg[1]/Q  |   ^   | Delay_out1[1] | DFRRQ_5VX1 | 1.405 |   2.404 |   50.304 | 
     | Delay1_out1_reg[1]/D |   ^   | Delay_out1[1] | DFRRQ_5VX1 | 0.000 |   2.404 |   50.304 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -47.900 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.900 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.453 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -47.450 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -46.945 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.958 |  -46.942 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[16]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.447
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.317
- Arrival Time                  2.385
= Slack Time                   47.932
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.932 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.001 |   0.001 |   47.933 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.465 |   0.466 |   48.398 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.470 |   48.402 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.535 |   1.005 |   48.937 | 
     | Delay_out1_reg[16]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   1.010 |   48.942 | 
     | Delay_out1_reg[16]/Q  |   ^   | Delay_out1[16] | DFRRQ_5VX1 | 1.350 |   2.360 |   50.292 | 
     | Delay1_out1_reg[16]/D |   ^   | Delay_out1[16] | DFRRQ_5VX1 | 0.025 |   2.385 |   50.317 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -47.932 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.932 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -47.485 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -47.482 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -46.972 | 
     | Delay1_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.964 |  -46.968 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[17]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.445
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.319
- Arrival Time                  2.344
= Slack Time                   47.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.975 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.001 |   0.001 |   47.975 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.465 |   0.466 |   48.441 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.470 |   48.445 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.535 |   1.005 |   48.980 | 
     | Delay_out1_reg[17]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.005 |   1.011 |   48.985 | 
     | Delay_out1_reg[17]/Q  |   ^   | Delay_out1[17] | DFRRQ_5VX1 | 1.333 |   2.343 |   50.318 | 
     | Delay1_out1_reg[17]/D |   ^   | Delay_out1[17] | DFRRQ_5VX1 | 0.000 |   2.344 |   50.319 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -47.975 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.975 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.527 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -47.524 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -47.014 | 
     | Delay1_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.964 |  -47.011 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[18]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.445
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.320
- Arrival Time                  2.342
= Slack Time                   47.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.977 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.001 |   0.001 |   47.978 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.465 |   0.466 |   48.444 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.470 |   48.448 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.535 |   1.005 |   48.983 | 
     | Delay_out1_reg[18]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.006 |   1.011 |   48.989 | 
     | Delay_out1_reg[18]/Q  |   ^   | Delay_out1[18] | DFRRQ_5VX1 | 1.331 |   2.342 |   50.319 | 
     | Delay1_out1_reg[18]/D |   ^   | Delay_out1[18] | DFRRQ_5VX1 | 0.000 |   2.342 |   50.320 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -47.977 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.977 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.530 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -47.527 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -47.017 | 
     | Delay1_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.965 |  -47.013 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[19]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.437
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.328
- Arrival Time                  2.272
= Slack Time                   48.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   48.055 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.001 |   0.001 |   48.056 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.465 |   0.466 |   48.522 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.470 |   48.526 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.535 |   1.005 |   49.061 | 
     | Delay_out1_reg[19]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.006 |   1.011 |   49.067 | 
     | Delay_out1_reg[19]/Q  |   ^   | Delay_out1[19] | DFRRQ_5VX1 | 1.261 |   2.272 |   50.327 | 
     | Delay1_out1_reg[19]/D |   ^   | Delay_out1[19] | DFRRQ_5VX1 | 0.000 |   2.272 |   50.328 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -48.055 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -48.055 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.608 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -47.605 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -47.095 | 
     | Delay1_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.965 |  -47.091 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.345
- Arrival Time                  2.121
= Slack Time                   48.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   48.223 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.001 |   0.001 |   48.224 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.465 |   0.466 |   48.690 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.470 |   48.694 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.535 |   1.005 |   49.229 | 
     | Delay_out1_reg[20]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.006 |   1.011 |   49.235 | 
     | Delay_out1_reg[20]/Q  |   ^   | Delay_out1[20] | DFRRQ_5VX1 | 1.110 |   2.121 |   50.345 | 
     | Delay1_out1_reg[20]/D |   ^   | Delay_out1[20] | DFRRQ_5VX1 | 0.000 |   2.121 |   50.345 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -48.223 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -48.223 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.776 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -47.773 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -47.263 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.965 |  -47.259 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                  2.096
= Slack Time                   48.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   48.240 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.001 |   0.001 |   48.241 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.465 |   0.466 |   48.707 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.470 |   48.710 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.535 |   1.005 |   49.245 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.005 |   1.010 |   49.250 | 
     | Delay2_reg_reg[0][0]/Q |   ^   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 1.086 |   2.096 |   50.336 | 
     | Delay2_reg_reg[1][0]/D |   ^   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 0.000 |   2.096 |   50.337 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -48.240 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -48.240 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.793 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -47.789 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -47.288 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.954 |  -47.287 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay2_reg_reg[1][1]/C 
Endpoint:   Delay2_reg_reg[1][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                  2.094
= Slack Time                   48.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   48.243 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.001 |   0.001 |   48.243 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.465 |   0.466 |   48.709 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.470 |   48.713 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.535 |   1.005 |   49.247 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.005 |   1.010 |   49.252 | 
     | Delay2_reg_reg[0][1]/Q |   ^   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 1.084 |   2.094 |   50.337 | 
     | Delay2_reg_reg[1][1]/D |   ^   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 0.000 |   2.094 |   50.337 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -48.243 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -48.243 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.795 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -47.792 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -47.291 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.954 |  -47.289 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.340
- Arrival Time                  2.096
= Slack Time                   48.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   48.244 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.001 |   0.001 |   48.245 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.465 |   0.466 |   48.710 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.004 |   0.470 |   48.714 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.525 |   0.995 |   49.239 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   1.000 |   49.243 | 
     | Delay2_reg_reg[0][16]/Q |   ^   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 1.096 |   2.096 |   50.340 | 
     | Delay2_reg_reg[1][16]/D |   ^   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 0.000 |   2.096 |   50.340 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -48.244 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -48.244 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -47.796 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -47.794 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -47.289 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.958 |  -47.286 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.335
- Arrival Time                  2.090
= Slack Time                   48.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   48.245 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.001 |   0.001 |   48.246 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.465 |   0.466 |   48.711 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.005 |   0.471 |   48.716 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.523 |   0.995 |   49.239 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.002 |   0.996 |   49.241 | 
     | Delay2_reg_reg[0][7]/Q |   ^   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 1.094 |   2.090 |   50.335 | 
     | Delay2_reg_reg[1][7]/D |   ^   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.000 |   2.090 |   50.335 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -48.245 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -48.245 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -47.797 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -47.794 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -47.293 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -47.292 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.340
- Arrival Time                  2.095
= Slack Time                   48.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   48.245 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.001 |   0.001 |   48.246 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.465 |   0.466 |   48.711 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.004 |   0.470 |   48.715 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.526 |   0.995 |   49.240 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.004 |   1.000 |   49.244 | 
     | Delay2_reg_reg[0][10]/Q |   ^   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 1.095 |   2.095 |   50.340 | 
     | Delay2_reg_reg[1][10]/D |   ^   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 0.000 |   2.095 |   50.340 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -48.245 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -48.245 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.797 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -47.795 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -47.290 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.958 |  -47.287 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.340
- Arrival Time                  2.094
= Slack Time                   48.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   48.245 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.001 |   0.001 |   48.246 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.465 |   0.466 |   48.711 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.004 |   0.470 |   48.715 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.526 |   0.995 |   49.241 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.004 |   1.000 |   49.245 | 
     | Delay2_reg_reg[0][11]/Q |   ^   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 1.095 |   2.094 |   50.339 | 
     | Delay2_reg_reg[1][11]/D |   ^   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 0.000 |   2.094 |   50.340 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -48.245 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -48.245 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.798 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -47.795 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -47.290 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.958 |  -47.287 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.341
- Arrival Time                  2.093
= Slack Time                   48.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   48.248 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.001 |   0.001 |   48.249 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.465 |   0.466 |   48.714 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.004 |   0.470 |   48.718 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.525 |   0.995 |   49.243 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.006 |   1.001 |   49.249 | 
     | Delay2_reg_reg[0][19]/Q |   ^   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 1.092 |   2.093 |   50.341 | 
     | Delay2_reg_reg[1][19]/D |   ^   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 0.000 |   2.093 |   50.341 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -48.248 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -48.248 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -47.800 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -47.798 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -47.293 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.959 |  -47.289 | 
     +----------------------------------------------------------------------------------------+ 

