============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 30 2020  02:27:13 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8720 ps) Setup Check with Pin reg_state/q_reg[1]/CK->D
          Group: C2C
     Startpoint: (R) reg_state/q_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_state/q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     116                  
       Uncertainty:-     100                  
     Required Time:=    9784                  
      Launch Clock:-       0                  
         Data Path:-    1064                  
             Slack:=    8720                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_state/q_reg[1]/CK -       -     R     (arrival)      2    -   150     -       0    (-,-) 
  reg_state/q_reg[1]/Q  -       CK->Q R     DFFRHQX1       4  5.2   121   363     363    (-,-) 
  g1454__4547/Y         -       AN->Y R     NOR2BX1        2  3.0   170   202     566    (-,-) 
  g1447__1857/Y         -       B->Y  R     AND2X1         8 10.1   224   312     878    (-,-) 
  g1444__7344/Y         -       AN->Y R     NAND3BX1       1  1.9   102   187    1064    (-,-) 
  reg_state/q_reg[1]/D  -       -     R     DFFRHQX1       1    -     -     0    1064    (-,-) 
#----------------------------------------------------------------------------------------------

