

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_boundary_x1'
================================================================
* Date:           Fri Sep 16 22:30:22 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37409|    37409|  0.125 ms|  0.125 ms|  37409|  37409|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L2_out_boundary_x1_loop_1       |    37408|    37408|      2338|          -|          -|    16|        no|
        | + C_drain_IO_L2_out_boundary_x1_loop_2      |     2336|     2336|       146|          -|          -|    16|        no|
        |  ++ C_drain_IO_L2_out_boundary_x1_loop_4    |      144|      144|        18|          -|          -|     8|        no|
        |   +++ C_drain_IO_L2_out_boundary_x1_loop_5  |       16|       16|         2|          -|          -|     8|        no|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       90|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      100|     -|
|Register             |        -|      -|       43|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       43|      190|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln691_459_fu_122_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_460_fu_134_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_461_fu_146_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_110_p2       |         +|   0|  0|  12|           5|           1|
    |icmp_ln890_458_fu_128_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_459_fu_140_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_460_fu_152_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_116_p2      |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state6           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  90|          38|          28|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  37|          7|    1|          7|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_66                                     |   9|          2|    5|         10|
    |c1_V_reg_77                                     |   9|          2|    5|         10|
    |c4_V_reg_88                                     |   9|          2|    4|          8|
    |c5_V_reg_99                                     |   9|          2|    4|          8|
    |fifo_C_drain_C_drain_IO_L1_out_7_0_x1284_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_7_x1299_blk_n    |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 100|         21|   22|         49|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |add_ln691_459_reg_166  |  5|   0|    5|          0|
    |add_ln691_460_reg_174  |  4|   0|    4|          0|
    |add_ln691_461_reg_182  |  4|   0|    4|          0|
    |add_ln691_reg_158      |  5|   0|    5|          0|
    |ap_CS_fsm              |  6|   0|    6|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |c0_V_reg_66            |  5|   0|    5|          0|
    |c1_V_reg_77            |  5|   0|    5|          0|
    |c4_V_reg_88            |  4|   0|    4|          0|
    |c5_V_reg_99            |  4|   0|    4|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 43|   0|   43|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|             C_drain_IO_L2_out_boundary_x1|  return value|
|fifo_C_drain_C_drain_IO_L2_out_7_x1299_din        |  out|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_7_x1299|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_7_x1299_full_n     |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_7_x1299|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_7_x1299_write      |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_7_x1299|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_7_0_x1284_dout     |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_7_0_x1284|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_7_0_x1284_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_7_0_x1284|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_7_0_x1284_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_7_0_x1284|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

